

## MOS INTEGRATED CIRCUIT V850E/PHO3

## V850E/PHO3 32-Bit Single-Chip Microcontroller

#### DESCRIPTION

The V850E/PHO3 single-chip microcontroller devices make the performance gains attainable with 32bit RISC-based controllers available for embedded control applications. The V850E/PHO3 devices provide an excellent combination of general purpose peripheral functions like serial communication interfaces, timers/counters,measurement and control functions, with dedicated motor control timers and full CAN network support. The integrated FlexRay<sup>™</sup> interface implements the FlexRay<sup>™</sup> network protocol. Thus equipped, the V850E/PHO3 product is ideally suited for automotive control and electric power steering (EPS) applications. It is also an excellent choice for other applications where a combination of sophisticated peripheral functions and CAN network support is required.

#### FEATURE

- 32-bit RISC CPU with Harvard Architecture
- Internal flash memory: 992 KB
- Internal RAM: 60 KB
- Data Flash: 32 KB
- Operating Clocks
- CPU Frequency: 80 / 128MHz with PLL factor 5 / 8

MainOsc: operates on 16MHz crystal PLL ratio: factor 5 FlexRay™: 80MHz

- I/O lines: 143 + 5 input only
- Timers

   10 ch 16-bit general purpose timer/counter
   2 ch 16-bit timer/counter with Motor Control
   2 ch 16-bit general purpose timer/counter with

   PWM function
- A/D Converter: 2 x 10 channels 10 bit resolution
- FlexRay Interface: 1 (2 channels) (protocol specification v2.1)

- CAN Interface: 2 channel (AFCAN)
- Serial Interfaces: 7 channels
  - clocked serial: 2 channels (CSIB)
  - clocked serial: 2 channels (CSIE)
  - UARTC: 3 channels
- DMA: 8 channels
- Random Number Generator
- Aux. Frequency Output
- Clock Monitor
- Power Save Mode: HALT
- On Chip Debug: N-Wire and Non Break Debug interface
- Power supply: 3.3V +/- 0.3V and 1.5V+/-10% (refer to related chapter)
- Temperature range: Package: -40°C to +125°C Bare Die: -40°C to +150°C
- Package: 357 pin FPBGA, 0.8 mm ball-pitch (20 × 20 mm)

Product Name	Product Family	oduct Family Package		RAM
μPD70F3483F1(A2)-JA1	V850E/PHO3	FPBGA 20 × 20 mm	768 KB	60 KB
μPD70F3483W-CAR	V850E/PHO3	Bare Die	768 KB	60 KB
μPD70F3441F1(A2)-JA1	V850E/PHO3	FPBGA 20 × 20 mm	992 KB	60 KB
μPD70F3441W-CAR	V850E/PHO3	Bare Die	992 KB	60 KB

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.

#### ORDERING INFORMATION

NEC

## **Table of Contents**

1.	Elec	ctrical	Target Specification
	1.1		lute Maximum Ratings
	1.2		citance
	1.3	Opera	ation Conditions4
	1.4	Oscill	ator Characteristics4
	1.5		haracteristics
		1.5.1	Input/Output Level
		1.5.2	Pin Leak Current
		1.5.3	Operation and HALT Mode Supply Current7
	1.6		haracteristics
		1.6.1	Power Supply Turning On / Interception Timing
		1.6.2	Reset And Interrupt Timing
		1.6.3	External Asynchronous Memory Access Read Timing
		1.6.4	External Asynchronous Memory Access Write Timing
		1.6.5	Clocked Serial Interface B (CSIB) Characteristics
		1.6.6	Clocked Serial Interface E (CSIE) Timing
		1.6.7	UARTC Timing
		1.6.8	CAN Timing
		1.6.9	AD Converter
		1.6.10	Plash Memory Programming Characteristics
2.	Rec	omme	nded Soldering Conditions 31
3.	Pac	kage D	Drawings
4.	Rev	ision H	listory

## NEC

#### 1. Electrical Target Specification

#### 1.1 Absolute Maximum Ratings

 $T_a = 25^{\circ}C, V_{SS15x} = CV_{SS15} = V_{SS3x} = AV_{SS0.1} = 0V$ 

Parameter	Symbol	Conditions	Ratings	Unit	
	V <sub>DD15x</sub>			-0.5 to +2.0	V
Cumply valtage	CV <sub>DD15</sub>			-0.5 to +2.0	V
Supply voltage	V <sub>DD3x</sub>			-0.5 to +4.6	V
	AV <sub>DD</sub>			-0.5 to +4.6	V
Input voltage	VI	The pin X1 is excluded.		-0.5 to V <sub>DD3</sub> +0.3 (Note 1)	V
Analog input voltage	V <sub>IN</sub>	ANI00 to ANI09 ANI10 to ANI19		-0.3 to AV <sub>DD</sub> +0.3 (Note 1)	V
A/D Converter	AV <sub>REF0,1</sub>			-0.3 to AV <sub>DD</sub> +0.3 (Note 1)	V
High level	I <sub>ОН</sub>	For 1 pin	1 pin	-4.0	mA
output current		Total of all pins (Note 2)	Total	-100.0	mA
Low level	I <sub>OL</sub>	For 1 pin	1 pin	4.0	mA
output current	'UL	Total of all pins (Note 2)	Total	100.0	mA
		Normal operating mode (Package)		-40 to +125	°C
Operating ambient	Ta	NBD Operation		-40 to + 80	°C
temperature	u	Flash programming mode, when flash memor written. (Package)	-40 to +125	°C	
Operating		Normal operating mode (Bare Die)		-40 to +150	°C
junction temperature	т <sub>ј</sub>	Flash programming mode, when flash memor written. (Bare Die)	-40 to +150	°C	
Storage	т	In tray.		-65 to +125	°C
temperature	T <sub>stg</sub>	Off tray, mounted but not powered.		-65 to + 150	°C

#### Table 1-1:Absolute Maximum Ratings

**Notes: 1.** Please do not exceed absolute maximum rating (max. +4.6V) of each power supply voltage.

- 2. Total sum of all input and output currents of all pins.
- Cautions: 1. Cautions: 1. Do not directly connect output (or I/O) pins of IC products to each other, or to VDD, VSs, and GND.
  - 2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded. The ratings and conditions shown below for DC characteristics and AC characteristics are within the range for normal operation and quality assurance.

#### 1.2 Capacitance

#### T<sub>a</sub> = 25°C

 $V_{DD15} = CV_{DD15} = V_{DD3x} = AV_{DD} = V_{SS15x} = CV_{SS15} = V_{SS3x} = AV_{SS0,1} = 0V$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	Cl	fc=1MHz			15	pF
Input/output capacitance	C <sub>IO</sub>	All pins are at 0V excluding the pin that is measured.			15	pF
Output capacitance	CO				15	pF

Table 1-2: Pin Leak Current

#### **1.3 Operation Conditions**

Internal system clock frequency	Oper	ating Temperature (Topt)	Power Supply Voltage
	T <sub>a</sub> = -40 to +125°C	Normal operating mode (Package)	VDD15x=CVDD15=1.5V±0.15V
80MHZ, 128MHz	T <sub>j</sub> = -40 to +150°C	Normal operating mode (Bare Die)	VDD3x=3.3V±0.3V

#### Table 1-3: Operating Conditions

#### **1.4 Oscillator Characteristics**



Figure 1-1: Oscillator Recommendations

**Remark:** Values of capacitors C1' and C2' depend on used crystal and must be specified in cooperation with the crystal manufacturer.

Cautions: 1. External clock input is prohibited.

- 2. Wire as follows in the area enclosed by the broken lines in the above figure to avoid an adverse effect from wiring capacitance.
  - Place the oscillation circuit as close as possible to X1 and X2 pins.
  - Keep the wiring length as short as possible.
  - Do not cross the wiring with the other signal lines.

• Do not route the wiring near a signal line through which a high fluctuating current flows.

• Always make the ground point of the oscillator capacitor the same potential as CVss15.

• Do not ground the capacitor to a ground pattern through which a high current flows.

• Do not fetch signals from the oscillator.

Table 1-4:	Operating	Conditions
------------	-----------	------------

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Oscillation frequency	fosc			16		MHz
Oscillation stabilization time	t <sub>OST</sub>	The oscillation stabilization time depends on the crystal and circuit and must be specified in cooperation with the crys- tal manufacturer. Ensure that all conditions and tolerances of all components are considered for deter- mination of oscillation stabilization time: Resistance value Capacity value Voltage Temperature Manufacturing range	n/a	n/a	n/a	
PLL lockup time	PSTC	Internal digital counter, counting with fosc (fx=fosc) frequency.		2 <sup>14</sup> /fx		s

#### 1.5 DC Characteristics

#### 1.5.1 Input/Output Level

 $\begin{array}{l} T_a = -40 \ to \ +125 ^{\circ} C \\ T_j = -40 \ to \ +150 ^{\circ} C \\ VDD15x = CVDD15 = 1.5V \ +/-10\%, \\ VDD3x = 3.3V \ +/- \ 0.3V, \\ VSS15x = CVSS15 = VSS3x = 0V \end{array}$ 

Table 1-5:	Input/Output Level (1/2)
------------	--------------------------

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high		PAL,PAH,PDL,PDH,PCD,PCS, PCM,MODE1,DDI,DMS,DCK	0.7V <sub>DD3</sub>		V <sub>DD3</sub> +0.3	V
		P0,P1,P2,P3,P4,P5,P6,P7,P8, P9,P10,P11, ADn_DBG,MODE3, FRXDA,FRXDB, SYNC,CLK_DBG	0.7V <sub>DD3</sub>		V <sub>DD3</sub> +0.3	V
		_DRST, MODE_DBG	0.75V <sub>DD3</sub>		V <sub>DD3</sub> +0.3	V
		MODE0,MODE2, _RESET	0.8V <sub>DD3</sub>		V <sub>DD3</sub> +0.3	V

## V850E/PHO3

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, Iow	VIL	PAL,PAH,PDL,PDH,PCD,PCS, PCM,MODE1,DDI,DMS,DCK	-0.5		0.3V <sub>DD3</sub>	V
		P0,P1,P2,P3,P4,P5,P6,P7,P8, P9,P10,P11, ADn_DBG,MODE3, FRXDA,FRXDB, SYNC,CLK_DBG	-0.5		0.3V <sub>DD3</sub>	v
		_DRST, MODE_DBG	-0.5		$0.3V_{\text{DD3}}$	V
		MODE0,MODE2, _RESET	-0.5		0.2V <sub>DD3</sub>	V
Output	V	I <sub>OH</sub> =-2.5 mA (Note 2)	V <sub>DD3</sub> -1.0			V
voltage, high	V <sub>OH</sub>	I <sub>OH</sub> =-0.1 mA	V <sub>DD3</sub> -0.4			V
Output	V	I <sub>OL</sub> =2.5mA (Note 2)			0.8	V
voltage, low	V <sub>OL</sub>	I <sub>OL</sub> =0.1mA			0.4	V
Build in pull down resistor	R <sub>L</sub>	Note 1	10	50	120	KΩ

#### Table 1-5: Input/Output Level (2/2)

#### Notes: 1. \_DRST, MODE\_DBG

 Max +/-2.5 mA x 20 of output current simultaneously. Only the output port pins and the FlexRay outputs have to be considered. (The output pins of the debugger (NBD/DCU) are excluded).

#### 1.5.2 Pin Leak Current

$$\begin{split} &\mathsf{T}_a = -40 \text{ to } +125^\circ \mathsf{C} \\ &\mathsf{T}_j = -40 \text{ to } +150^\circ \mathsf{C} \\ &\mathsf{V}_{\mathsf{DD}15\mathsf{x}} = \mathsf{C}\mathsf{V}_{\mathsf{DD}15} = 1.5\mathsf{V} \text{ +/-10\%}, \\ &\mathsf{V}_{\mathsf{DD}3\mathsf{x}} = 3.3\mathsf{V} \text{ +/- } 0.3\mathsf{V}, \\ &\mathsf{V}_{\mathsf{SS}15\mathsf{x}} = \mathsf{C}\mathsf{V}_{\mathsf{SS}15} = \mathsf{V}_{\mathsf{SS}3\mathsf{x}} = \mathsf{0}\mathsf{V} \end{split}$$

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Input leakage cur-	I <sub>LIH</sub>	V <sub>I</sub> =V <sub>DD3x</sub>	All pins except for the below men- tioned			10.0	μΑ
rent, high		V <sub>I</sub> =AV <sub>DD</sub>	ANI00 to ANI09, ANI10 to ANI19			3.0	μΑ
Input leakage cur- rent, low	ur- I <sub>LIL</sub>	$V_{I} = 0V$	All pins except for the below men- tioned			-10.0	μΑ
Tent, IOw		$V_{I} = 0V$	ANI00 to ANI09, ANI10 to ANI19			-3.0	μΑ
Output leakage current, high	I <sub>LOH</sub>	$V_{O} = V_{DD3x}$	All pins			10.0	μΑ
Output leakage current, low	I <sub>LOL</sub>	$V_{O} = 0V$	All pins			-10.0	μA

Table 1-6: Pin Leak Current

## NEC

#### 1.5.3 Operation and HALT Mode Supply Current

 $\begin{array}{l} T_a = -40 \ to \ +125 ^{\circ} C \\ T_j = -40 \ to \ +150 ^{\circ} C \\ V_{DD15x} = C V_{DD15} = 1.5 V \ +/-10\%, \\ V_{DD3x} = 3.3 V \ +/- \ 0.3 V, \\ V_{SS15x} = C V_{SS15} = V_{SS3x} = 0 V \end{array}$ 

Parameter	Conditions			MIN.	TYP. (Note 2)	MAX.	Unit
		$V_{DD15x}$ , $CV_{DD15}$ fxx = 128MHz	I <sub>DD15</sub>		220	430	mA
	Normal Operation mode	$V_{DD15x}$ , $CV_{DD15}$ fxx = 80MHz	I <sub>DD15</sub>		195	400	mA
Supply current (Note 1)		V <sub>DD3x</sub>	I <sub>DD3</sub>		35	100	mA
	Flash programming mode	$V_{DD15x}$ , $CV_{DD15}$ fxx = 128MHz	I <sub>DDF15</sub>		230	450	mA
		$V_{DD15x}$ , $CV_{DD15}$ fxx = 80MHz	I <sub>DDF15</sub>		205	420	mA
		V <sub>DD3x</sub>	I <sub>DDF3</sub>		60	100	mA
	Halt mode	$V_{DD15x}$ , $CV_{DD15}$ fxx = 128MHz	I <sub>DDH15</sub>		200	390	mA
		V <sub>DD15x</sub> , CV <sub>DD15</sub> fxx = 80MHz	I <sub>DDH15</sub>		180	365	mA

Notes: 1. The port output current resulting from built-in pull-up or pull-down resistances is not included.

2. The typical value refers to Ta =  $25^{\circ}$ C, VDD15x = 1.5V and VDD3x = 3.3V

## V850E/PHO3

#### **1.6 AC Characteristics**

#### AC Test Input Measurement Points,



#### **AC Test Output Measurement Points**



#### **Load Conditions**



Caution: If the load capacitance exceeds 35 pF due to the circuit configuration, bring the load capacitance of the device to 35 pF or less by inserting a buffer or by some other means.

#### 1.6.1 Power Supply Turning On / Interception Timing

 $\begin{array}{l} T_a = -40 \ to \ +125 ^{\circ} C \\ T_j = -40 \ to \ +150 ^{\circ} C \\ V_{DD15x} = C V_{DD15} = 1.5 V \ +/-10\%, \\ V_{DD3x} = 3.3 V \ +/- 0.3 V, \\ V_{SS15x} = C V_{SS15} = V_{SS3x} = 0 V \end{array}$ 

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
V <sub>DD15x</sub> to V <sub>DD3x</sub>	t <sub>RLI</sub>		0	1	S
V <sub>DD3x</sub> to V <sub>DD15x</sub>	t <sub>RIL</sub>		0	1	s
V <sub>DD15x</sub> to RESET	t <sub>RLR</sub>		0.5+t <sub>OSC</sub> a		ms
V <sub>DD3x</sub> to RESET	t <sub>RIR</sub>		0.5+t <sub>OSC</sub> <sup>b</sup>		ms
V <sub>DD3x</sub> to MODE3-0	t <sub>RIM</sub>		0.2		ms
MODE3-0 to RESET	t <sub>RMR</sub>		0		ns
RESET to MODE3-0	t <sub>FRM</sub>		0		ns
RESET to V <sub>DD3x</sub>	t <sub>FRI</sub>		500		ns
RESET to V <sub>DD15x</sub>	t <sub>FRL</sub>		500		ns
$V_{DD3x}$ to $V_{DD15x}$	t <sub>FLI</sub>		0	1	S
V <sub>DD15x</sub> to V <sub>DD3x</sub>	t <sub>FIL</sub>		0	1	S

Table 1-8: Turning On / Interception Timing

a. t<sub>OSC</sub> depends on the external oscillator's stabilization time, crystal type and circuit and should be specified / evaluated in cooperation with the oscillator manufacturer.

b. t<sub>OSC</sub> depends on the external oscillator's stabilization time, crystal type and circuit and should be specified / evaluated in cooperation with the oscillator manufacturer.





#### 1.6.2 Reset And Interrupt Timing

 $\begin{array}{l} T_a = -40 \text{ to } +125^\circ\text{C} \\ T_j = -40 \text{ to } +150^\circ\text{C} \\ \text{V}_{\text{DD15x}} = \text{CV}_{\text{DD15}} = 1.5\text{V} \text{ +/-10\%}, \\ \text{V}_{\text{DD3x}} = 3.3\text{V} \text{ +/- } 0.3\text{V}, \\ \text{V}_{\text{SS15x}} = \text{CV}_{\text{SS15}} = \text{V}_{\text{SS3x}} = 0\text{V} \end{array}$ 

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
RESET input low level width	t <sub>WRSL</sub>	except for power on	500		ns
NMI input low level width	t <sub>WNIL</sub>	(analog filter)	500		ns
NMI input high level width	t <sub>WNIH</sub>	(analog filter)	500		ns
		n=0,1 (analog filter)	500		ns
INTPn input low level width	twi⊤∟	n=213 (digital filter)	Sampling clock × 5T		ns
INTPn input high level width		n=0,1 (analog filter)	500		ns
	<sup>t</sup> with	n=213 (digital filter)	Sampling clock × 5T		ns

#### Table 1-9: Reset And Interrupt Timing

Figure 1-3: Reset And Interrupt Timing



#### 1.6.3 External Asynchronous Memory Access Read Timing

$$\begin{split} &\mathsf{T}_a \text{=} -40 \text{ to } +125^\circ \text{C} \\ &\mathsf{T}_j \text{=} -40 \text{ to } +150^\circ \text{C} \\ &\mathsf{V}_{\text{DD15x}} \text{=} \text{CV}_{\text{DD15}} \text{=} 1.5\text{V} \text{ +/-10\%}, \\ &\mathsf{V}_{\text{DD3x}} \text{=} 3.3\text{V} \text{ +/- } 0.3\text{V}, \\ &\mathsf{V}_{\text{SS15x}} \text{=} \text{CV}_{\text{SS15}} \text{=} \text{V}_{\text{SS3x}} \text{=} 0\text{V} \end{split}$$

Parameter		Symbol	MIN.	MAX.	Unit
Data input set up time (vs. address)	<10>	t <sub>SAID</sub>		(2 + w <sub>AS</sub> + w <sub>AH</sub> + w <sub>D</sub> + w) T - 19	ns
Data input set up time (vs. CSn, BEN0-3)	<10>	t <sub>SAID</sub>		(2 + w <sub>AS</sub> + w <sub>AH</sub> + w <sub>D</sub> + w) T - 19	ns
Data input set up time (vs. RD↓)	<11>	t <sub>SRDID</sub>		(1.5 + w <sub>D</sub> + w) T - 19	ns
RD Low level width	<12>	t <sub>WRDL</sub>	(1.5 + w <sub>D</sub> + w) T - 6		ns
RD High level width	<13>	t <sub>WRDH</sub>	(0.5 + w <sub>AS</sub> + i) T - 6		ns
Address, $\overline{CSn}$ , $\overline{BEN0-3}$ $\rightarrow \overline{RD}\downarrow$ delay time	<14>	t <sub>DARD</sub>	(0.5 + w <sub>AS</sub> ) T - 8.2		ns
$\overline{RD}^{\uparrow} \rightarrow address delay$ time	<15>	t <sub>DRDA</sub>	i*T		ns
$\overline{RD} \uparrow \to \overline{CSn}$ delay time	<15'>	t <sub>DRDCS</sub>	0		ns
$\overline{RD}^{\uparrow} \rightarrow \overline{BEN0-3}$ delay time	<15">	t <sub>DRDBEN</sub>	0		ns
Data input hold time (vs. RD↑)	<16>	t <sub>HRDID</sub>	0		ns
$\overline{RD}^{\uparrow} \rightarrow data output$ delay time	<17>	t <sub>DRDOD</sub>	(1 + i + w <sub>AS</sub> + w <sub>AH</sub> ) T - 8		ns
WAIT set up time (vs. address, CSn, BEN0-3)	< 31 >	t <sub>SAW</sub>		(1 + w <sub>D</sub> + w + w <sub>AS</sub> + w <sub>AH</sub> ) T - 19	ns
WAIT hold time (vs. address, CSn, BEN0-3)	<32>	t <sub>WWH</sub>	(1 + w <sub>D</sub> + w + w <sub>AS</sub> + w <sub>AH</sub> ) T - 3		ns

Remarks: 1. T: 1/f<sub>XX</sub>

- 2. i: Number of idle states specified by BCC register
- w<sub>AS</sub>: Number of waits specified by AWC register w<sub>AH</sub>: Number of waits specified by AWC register
- 4.  $w_D$ : Number of waits specified by DWC0, DWC1 register;  $w_D \ge 1$
- 5. w: Number of waits due to external wait signal (WAIT)
- **6.** n = 0, 2, 3, 4



Figure 1-4: External Asynchronous Memory Access Read Timing





## V850E/PHO3

#### 1.6.4 External Asynchronous Memory Access Write Timing

$$\begin{split} &\mathsf{T}_a{=}\mbox{-}40\mbox{ to }{+}125^\circ \mbox{C} \\ &\mathsf{T}_j{=}\mbox{-}40\mbox{ to }{+}150^\circ \mbox{C} \\ &\mathsf{V}_{\text{DD15x}}{=}\mbox{CV}_{\text{DD15}}{=}\mbox{1.5V }{+}\mbox{-}10\%, \\ &\mathsf{V}_{\text{DD3x}}{=}\mbox{3.3V }{+}\mbox{-}0.3 \mbox{V}, \\ &\mathsf{V}_{\text{SS15x}}{=}\mbox{CV}_{\text{SS15}}{=}\mbox{V}_{\text{SS3x}}{=}\mbox{0V} \end{split}$$

Table 1-11	External As	vnchronous	Memory	Access	Write Timing
	External A3	ynonious	incluicity .	A00033	mile inning

Parameter		Symbol	MIN.	MAX.	Unit
Address, $\overline{\text{CSn}}$ , $\overline{\text{BEN0-3}}$ $\rightarrow \overline{\text{WR}} \downarrow$ delay time	<20>	T <sub>DAWR</sub>	(1 + w <sub>AS</sub> + w <sub>AH</sub> )T - 5		ns
₩R↓ bus output delay time	<33>	T <sub>DWROD1</sub>	0		ns
<del>WR</del> ↓data output delay time	<34>	T <sub>DWROD2</sub>		5	ns
WR↑ data float delay time	<35>	T <sub>FWROD</sub>		0.5T+3	ns
Address, <u>CSn,</u> <mark>BEN0-3</mark> set up (vs. WR↑)	<21>	T <sub>SAWR</sub>	(1.5 + w <sub>AS</sub> + w <sub>AH</sub> + w <sub>D</sub> + w) T - 7		ns
$\overline{WR}^{\uparrow} \rightarrow address  delay$ time	<22>	T <sub>DWRA</sub>	(0.5 + i) T - 3		ns
$\overline{WR}^{\uparrow} \rightarrow \overline{CSn}$ delay time	<22'>	T <sub>DWRCS</sub>	0.5 T - 3		ns
$\overline{WR}^{\uparrow} \rightarrow \overline{BEN0-3}$ delay time	<22">	T <sub>DWRBEN</sub>	0.5 T - 3		ns
WR High level width	<23>	T <sub>WWRH</sub>	(1.5 + i + w <sub>AS</sub> + w <sub>AH</sub> ) T - 6		ns
WR Low level width	<24>	T <sub>WWRL</sub>	(0.5 + w + w <sub>D</sub> ) T - 6		ns
Data output set up time (vs. WR↑)	<25>	T <sub>SODWR</sub>	(0.5 + w <sub>D</sub> + w) T -5		ns
Data output hold time (vs. WR↑)	<26>	T <sub>HWROD</sub>	0.5 T - 6		ns
WAIT set up time (vs. address, CSn, BEN0-3 )	<31>	T <sub>SAW</sub>		(1 + w <sub>D</sub> + w + w <sub>AS</sub> + w <sub>AH</sub> )T - 19	ns
WAIT hold time (vs. address, CSn, BEN0-3 )	<32>	Т <sub>WWH</sub>	(1 + w <sub>D</sub> + w + w <sub>AS</sub> + w <sub>AH</sub> )T - 3		ns

#### Remarks: 1. T: $1/f_{XX}$

- 2. i: Number of idle states specified by BCC register
- w<sub>AS</sub>: Number of waits specified by AWC register w<sub>AH</sub>: Number of waits specified by AWC register
- 4.  $w_D$ : Number of waits specified by DWC0, DWC1 register;  $w_D \ge 1$
- 5. w: Number of waits due to external wait signal (WAIT)
- **6.** n = 0, 2, 3, 4



Figure 1-12: External Asynchronous Memory Access Write Timing

## V850E/PHO3

#### 1.6.5 Clocked Serial Interface B (CSIB) Characteristics

 $\begin{array}{l} T_{a}{=}\ -40 \ to \ {+}125^{\circ}C \\ T_{j}{=}\ {-}40 \ to \ {+}150^{\circ}C \\ V_{DD15x}{=}\ CV_{DD15}{=}\ {1.5V} \ {+}{-}10\%, \\ V_{DD3x}{=}\ {3.3V} \ {+}{-}\ {0.3V}, \\ V_{SS15x}{=}\ CV_{SS15}{=}\ V_{SS3x}{=}\ 0V \\ The load capacity of the output terminal is CL=35pF. \end{array}$ 

#### Table 1-13: CSIB Characteristics (Master Mode)

#### CBnCKS2 to CBnCKS0 $\neq$ 111B

Parameter	Symbol	MIN.	MAX.	Unit
SCKBn cycle time	t <sub>CYSKM</sub>	125		ns
SCKBn high level width	t <sub>WSKHM</sub>	0.5 t <sub>CYSKM</sub> - 10		ns
SCKBn low level width	t <sub>WSKLM</sub>	0.5 t <sub>CYSKM</sub> - 10		ns
SIBn setup time	t <sub>SSISKM</sub>	20		ns
SIBn hold time	t <sub>HSKSIM</sub>	10		ns
SOBn delay	t <sub>DSKSOM</sub>		10	ns
SOBn hold time	t <sub>HSKSOM</sub>	0.5 t <sub>CYSKM</sub> - 10		ns

#### Table 1-14: CSIB Characteristics (Slave Mode)

#### CBnCKS2 to CBnCKS0 = 111B

Parameter	Symbol	MIN.	MAX.	Unit
SCKBn clock cycle time	t <sub>CYSKS</sub>	125		ns
SCKBn high level width	t <sub>WSKHS</sub>	0.5 t <sub>CYSKS</sub> - 10		ns
SCKBn low level width	t <sub>WSKLS</sub>	0.5t <sub>CYSKS</sub> - 10		ns
SIBn setup time	t <sub>SSISKS</sub>	5		ns
SIBn hold time	t <sub>HSKSIS</sub>	10		ns
SOBn delay	t <sub>DSKSOS</sub>		25	ns
SOBn hold time	t <sub>HSKSOS</sub>	<sup>t</sup> wskhs		ns

**Remark:** n = 0, 1





#### 1.6.6 Clocked Serial Interface E (CSIE) Timing

 $\begin{array}{l} T_{a} = -40 \ to \ +125 ^{\circ} C \\ T_{j} = -40 \ to \ +150 ^{\circ} C \\ V_{DD15x} = C V_{DD15} = 1.5 V \ +/-10\%, \\ V_{DD3x} = 3.3 V \ +/- \ 0.3 V, \\ V_{SS15x} = C V_{SS15} = V_{SS3x} = 0 V \\ The \ load \ capacity \ of \ the \ output \ terminal \ is \ CL=35 pF. \end{array}$ 

Table 1-16:	CSIE Characteristics (Master Mode)
-------------	------------------------------------

Parameter		Symbol	MIN.	MAX.	Unit
Macro operation clock, cycle time		t <sub>KCY</sub>	31.25		ns
SCKEn cycle time		t <sub>KCYM</sub>	125		ns
SCKEn high, low width		t <sub>KWHM,</sub> t <sub>KWLM</sub>	t <sub>КСҮМ</sub> /2 - 10		ns
SIEn input setup time (vs. SCKI	En)	t <sub>SSIM</sub>	20		ns
SIEn input hold time (vs. SCKE	n)	t <sub>HSIM</sub>	10		ns
SOEn output delay (vs. SCKEn)	)	t <sub>DSOM</sub>		10	ns
SOEn output hold time (vs. SC	(En)	t <sub>HSOM</sub>	t <sub>KCYM</sub> /2 - 10		ns
	CEnSIT=x CEnOPE=0 CEnMD=x	t <sub>WSCSB0</sub>	t <sub>КСҮМ</sub> /2 - 10		ns
SCSEnm inactive (High) width	CEnSIT=x CEnOPE=1 CEnMD=x	t <sub>WSCSB1</sub>	(CS <sub>IDLE</sub> + 0.5)*t <sub>KCYM</sub> - 10		ns
	CEnSIT=x CEnOPE=0 CEnIDL=x CEnMD=0	t <sub>SSCSB0</sub>	t <sub>KCY</sub> - 10		ns
SCSEnm setup time (vs. SCKEn)	CEnSIT=x CEnOPE=1 CEnIDL=0 CEnMD=0	t <sub>SSCSB1</sub>	CS <sub>SETUP</sub> * t <sub>KCYM</sub> + t <sub>KCY</sub> - 10		ns
	CEnSIT=x CEnOPE=1 CEnIDL=1 CEnMD=1	t <sub>SSCSB2</sub>	CS <sub>SETUP</sub> * t <sub>KCYM</sub> + t <sub>KCY</sub> - 10		ns

Parameter		Symbol	MIN.	MAX.	Unit
SCSEnm hold time (vs. SCKEn)	CEnSIT=0 CEnOPE=0 CEnMD=x	t <sub>HSCSB0</sub>	t <sub>KCY</sub> - 10		ns
	CEnSIT=1 CEnOPE=0 CEnMD=x	t <sub>HSCSB1</sub>	t <sub>KCYM</sub> /2 - 10		ns
	CEnSIT=0 CEnOPE=1 CEnMD=x	t <sub>HSCSB2</sub>	CS <sub>HOLD</sub> * t <sub>KCYM</sub> - 10		ns
	CEnSIT=1 CEnOPE=1 CEnMD=x	t <sub>HSCSB3</sub>	(CS <sub>HOLD</sub> + 0.5)* t <sub>KCYM</sub> - 10		ns
SCSEnm interframe time	CEnSIT=x CEnOPE=1 CEnMD=x	t <sub>INTER</sub>	CS <sub>INTER</sub> * t <sub>KCYM</sub>		ns
	CEnSIT=x CEnOPE=0 CEnMD=x	-	Not Applicable		ns

 Table 1-16:
 CSIE Characteristics (Master Mode)

Remark: n=0,1

 $\begin{array}{l} m=7\text{-}0(n=0), 3\text{-}0(n=1)\\ CS_{SETUP}CS_{INTER}\text{: are set by register CEnOPT0}\\ CS_{IDLE}, CS_{HOLD}\text{: are set by register CEnOPT1} \end{array}$ 

Parameter	Symbol	MIN.	MAX.	Unit
Macro operation clock, cycle time	t <sub>KCY</sub>	31.25		ns
SCKEn cycle time	t <sub>KCYS</sub>	125		ns
SCKEn high, low width	t <sub>KWHS,</sub> t <sub>KWLS</sub>	t <sub>KCYS</sub> /2 - 10		ns
SIEn input setup time (vs. SCKEn)	t <sub>SSIS</sub>	10		ns
SIEn input hold time (vs. SCKEn)	t <sub>HSIS</sub>	t <sub>KCY</sub> *1.5 + 10		ns
SOEn output delay (vs. SCKEn)	t <sub>DSOS</sub>		20	ns
SOEn output hold time (vs. SCKEn)	t <sub>HSOS</sub>	t <sub>KCYS</sub> /2 - 10		ns

Remark: n=0,1



#### Remark: n=0-1

(b) [SCKEn/SIEn/SOEn] Pins In Master Mode: (CEnCTL1: CEnCKP/CEnDAP=1/0 or 0/1)





(c) [SCKEn/SIEn/SOEn] Pins In Slave Mode: (CEnCTL1: CEnCKP/CEnDAP=0/0 or 1/1)



#### Remark: n=0-1

(d) [SCKEn/SIEn/SOEn] Pins In Slave Mode: (CEnCTL1: CEnCKP/CEnDAP=1/0 or 0/1)







Remark: n=0-1

m=7-0(n=0),3-0(n=1) INTCEnC: CSIEn transfer end interrupt

#### (f) Only In Master Mode (CEnCTL0:CEnSIT=0 & CEnCTL4:CEnOPE/CEnMD=1/0)



Remark: n=0-1 m=7-0(n=0),3-0(n=1) INTCEnC: CSIEn transfer end interrupt

(g) Only In Master Mode (CEnCTL0:CEnSIT=0 & CEnCTL4:CEnOPE/CEnMD=1/1)



#### Remark: n=0-1

m=7-0(n=0),3-0(n=1) INTCEnC: CSIEn transfer end interrupt

#### (h) Only In Master Mode (CEnCTL0:CEnSIT=1 & CEnCTL4:CEnOPE/CEnMD=0/0)



#### Remark: n=0-1 m=7-0(n=0),3-0(n=1) INTCEnC: CSIEn transfer end interrupt

(i) Only In Master Mode (CEnCTL0:CEnSIT=1 & CEnCTL4:CEnOPE/CEnMD=1/0)









Remark: n=0-1 m=7-0(n=0),3-0(n=1) INTCEnC: CSIEn transfer end interrupt

## NEC

#### 1.6.7 UARTC Timing

 $\begin{array}{l} T_a = -40 \ \text{to} \ +125^{\circ}\text{C} \\ T_j = -40 \ \text{to} \ +150^{\circ}\text{C} \\ V_{DD15x} = CV_{DD15} = 1.5\text{V} \ +/-10\%, \\ V_{DD3x} = 3.3\text{V} \ +/- \ 0.3\text{V}, \\ V_{SS15x} = CV_{SS15} = V_{SS3x} = 0\text{V} \\ \text{The load capacity of the output terminal is CL=35pF.} \end{array}$ 

#### Table 1-20: UARTC Timing

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Transfer rate	TUARTC			4	Mbps

#### 1.6.8 CAN Timing

 $\begin{array}{l} T_{a} = -40 \ to \ +125^{\circ}C \\ T_{j} = -40 \ to \ +150^{\circ}C \\ V_{DD15x} = CV_{DD15} = 1.5V \ +/-10\%, \\ V_{DD3x} = 3.3V \ +/- \ 0.3V, \\ V_{SS15x} = CV_{SS15} = V_{SS3x} = 0V \\ The load capacity of the output terminal is CL=35pF. \end{array}$ 

#### Table 1-21: CAN Timing

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Internal transmit to receive data delay	t <sub>node</sub>	$t_{node} = t_{output} + t_{input}$		75	ns



Notes: 1. The FCAN internal clock corresponds to the FCAN macro clock.

#### Figure 1-23: Internal Delay



Image figure of internal delay

#### 1.6.9 AD Converter

 $\begin{array}{l} T_a = -40 \ to \ +125 ^{\circ} C \\ T_j = -40 \ to \ +150 ^{\circ} C \\ VDD15x = CVDD15 = 1.5V \ +/- \ 10\%V, \\ VDD3x = 3.3V \ +/- \ 0.3V, \\ AVDD = AVREF0, 1 = 3.3V \ +/- \ 0.3V, \\ VSS15x = CVSS15 = VSS3x = 0V, \end{array}$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution				10		bit
Overall error <sup>a</sup>	TOE				+/-4	LSB
Quantisation error					+/-0.5	LSB
Conversion time (Note 2)	<b>t</b> CONV		2.0		8.0	μs
Sampling time	<b>t</b> samp	(Note 1)		3 x tсолу / 16		S
Analog input voltage	VIAN		AV <sub>SS0,1</sub>		AV <sub>REF0,1</sub>	V
AV <sub>REFn</sub> input voltage	AV <sub>REF0,1</sub>	$AV_{REF0,1} = AV_{DD}$			AV <sub>DD</sub>	V
AVREFN input current	AIREF0,1			60	300	μA
AV <sub>DD</sub> electric current	AI <sub>DD</sub>				6	mA

#### Table 1-24: AD Converter

a. The quantization error is not included.

- **Notes: 1.** The conversion time is set by the ADMn1 register. For ADMn1 register setting please refer to the users manual.
  - **2.** The conversion time only in the analog part. The conversion time depends on register setting ADMn1. For ADMn1 register setting please refer to the users manual.

#### 1.6.10 Flash Memory Programming Characteristics

#### (1) Basic Characteristics

 $\begin{array}{l} T_a = -40 \ to \ +125^{\circ} C \\ T_j = -40 \ to \ +150^{\circ} C \\ \mbox{VDD15x} = C \ VDD15 = 1.5 \ V \ +/- \ 10\% \ V, \\ \ VDD3x = 3.3 \ V \ +/- \ 0.3 \ V, \\ \ AVDD = \ AVREF0, 1 = 3.3 \ V \ +/- \ 0.3 \ V, \\ \ VSS15x = C \ VSS15 = \ VSS3x = 0 \ V, \\ \ The \ load \ capacity \ of \ the \ output \ terminal \ is \ CL=35 \ pF. \end{array}$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Operating Frequency	f <sub>xx</sub>		80		128	MHz
High Level Input Voltage	VIH	FLMD0	0.7VDD3x		VDD3x	
Low Level Input Voltage	VIL	FLMD0	-0.5		0.3VDD3x	
Code Flash	Reprogramming				100	times
	Data retention				15	years
Data Flash	Reprogramming				10000	times
	Data retention				3	years

Table 1-25:	Flash Programming Characteristics
-------------	-----------------------------------

#### (2) Serial Writing Operating Conditions

 $\begin{array}{l} T_a = -40 \ to \ +125 ^{\circ} C \\ T_j = -40 \ to \ +150 ^{\circ} C \\ \mbox{VDD15x} = C \ V DD15 = 1.5 \ V \ +/- \ 10 \% \ V, \\ \ V DD3x = 3.3 \ V \ +/- \ 0.3 \ V, \\ \ AVDD = A \ V REF0, 1 = 3.3 \ V \ +/- \ 0.3 \ V, \\ \ V SS15x = C \ V SS15 = \ V SS3x = 0 \ V, \\ \ The \ load \ capacity \ of \ the \ output \ terminal \ is \ CL=35 \ pF. \end{array}$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
FLMD0 setup time (from VDD)	t <sub>DP</sub>		1			ms
RESET release (from FLMD0)	t <sub>PR</sub>	(Note 1)	2			ms
Count start time from RESET to FLMD0	f <sub>RP</sub>		1.2			ms
Count finish time from RESET to FLMD0	f <sub>RPE</sub>				10	ms
FLMD0 high / low level width	t <sub>PW</sub>		10		100	μs
FLMD0 raise / fall time	t <sub>R</sub> / t <sub>F</sub>				1	μs

Table 1-26:	Serial	Writing	<b>Characteristics</b>
-------------	--------	---------	------------------------

**Notes: 1.** Please consider also the power supply turning on to  $\overline{\text{RESET}}$  release timing.





#### 2. Recommended Soldering Conditions

Solder this product under the following recommended conditions. For details of the recommended soldering conditions, refer to the Joint Industry Standard:

JEDEC J-STD-020C (MSL=3)

For soldering methods and conditions other than those recommended please consult NEC.

[MEMO]

## NEC

#### 3. Package Drawings



#### 357-PIN PLASTIC FBGA (20x20)



	(UNIT:mm)
ITEM	DIMENSIONS
D	20.00±0.10
Е	20.00±0.10
w	0.20
А	1.43±0.10
A1	0.30±0.05
A2	1.13
е	0.80
b	0.50+0.05 -0.10
х	0.12
у	0.10
y1	0.20
ZD	0.80
ZE	0.80
	P357F1-80-JA1-1



© NEC Electronics Corporation 2006

[MEMO]

## 4. Revision History

NEC

Version	Date	Remarks.		
1.0	2006/05/31	Initial revision		
		I <sub>DD</sub> currents for 80 MHz added (Table 1-7 on page 7)		
		Revision history added		
		Adjusted min timings for tRLR and tRIR		
		Flash characteristics added		
		Added special storage temperature		
		Changed naming from CV <sub>DD</sub> to CV <sub>DD15</sub>		
		Added reset timing		
1.1	2007/07/05	NBD operating temperature added		
		Junction temperature for bare die added		
		External asynchronous memory access timing updated		
		CSIB timing updated		
		CSIE slave mode, formula of t <sub>HSIS</sub> corrected		
		CSIE master mode, formula of t <sub>SSCSB2</sub> corrected		
		Turning On / Interception timing modified		
		Package drawing, parameters A and A1, updated.		
		μPD70F3483 added		
2.0	2008/05/19	Temperature range for Bare Die added		
		MSL for soldering conditions added		

#### Table 4-1: Revision History

[MEMO]

## **Notes for CMOS Devices**

#### 1. Precaution against ESD for semiconductors

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

#### 2. Handling of unused input pins for CMOS

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

#### 3. Status before initialization of MOS devices

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

## Legal Notes

- The information in this document is current as of May 2008. The information is subject to change
  without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets
  or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC sales representative for
  availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such NEC Electronics products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics
  products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising
  from defects in NEC Electronics products, customers must incorporate sufficient safety measures in
  their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".

The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.

- "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
- "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
- "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact NEC Electronics sales representative in advance to determine NEC Electronics 's willingness to support a given application.

- **Notes: 1.** "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
  - **2.** "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).
  - **3.** SuperFlash<sup>®</sup> is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan. This product uses SuperFlash<sup>®</sup> technology licensed from Silicon Storage Technology, Inc.

## **Regional Information**

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

**NEC Electronics Inc. (U.S.)** Santa Clara, California 408-588-6000 Tel: 800-366-9782 Fax: 408-588-6130 800-729-9288 **NEC Electronics (Europe) GmbH** Duesseldorf, Germany Tel: 0211-65 03 01 0211-65 03 327 Fax: Sucursal en España Madrid, Spain 091-504 27 87 Tel: 091-5042860 Fax: Succursale Francaise Vélizy-Villacoublay, France 01-30-67 58 00 Tel: Fax: 01-30-67 58 99 Filiale Italiana Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99 **Branch The Netherlands** Eindhoven, The Netherlands Tel: 040-244 58 45 040-244 45 80 Fax: **Branch Sweden** Taeby, Sweden 08-63 80 820 Tel: 08-63 80 388 Fax: **United Kingdom Branch** Milton Kevnes, UK Tel: 01908-691-133 Fax: 01908-670-290

**NEC Electronics Hong Kong Ltd.** Hong Kong Tel: 2886-9318 2886-9022/9044 Fax: NEC Electronics Hong Kong Ltd. Seoul Branch Seoul, Korea Tel: 02-528-0303 02-528-4411 Fax: **NEC Electronics Singapore Pte. Ltd.** Singapore 65-6253-8311 Tel: Fax: 65-6250-3583 **NEC Electronics Taiwan Ltd.** Taipei. Taiwan Tel: 02-2719-2377 02-2719-5951 Fax: NEC do Brasil S.A. Electron Devices Division Guarulhos, Brasil Tel: 55-11-6465-6810 Fax: 55-11-6465-6829

[MEMO]



# Facsimile Message

From:

Name

Company

Tel.

FAX

Although NEC has taken all possible steps to ensure that the documentation supplied to our customers is complete, bug free and up-to-date, we readily accept that errors may occur. Despite all the care and precautions we've taken, you may encounter problems in the documentation. Please complete this form whenever you'd like to report errors or suggest improvements to us.

Address

Thank you for your kind support.

North America NEC Electronics America Inc. Corporate Communications Dept. Fax: 1-800-729-9288 1-408-588-6130	Hong Kong, Philippines, Oceania NEC Electronics Hong Kong Ltd. Fax: +852-2886-9022/9044	Asian Nations except Philippines NEC Electronics Singapore Pte. Ltd. Fax: +65-6250-3583
Europe NEC Electronics (Europe) GmbH Market Communication Dept. Fax: +49(0)-211-6503-1344	<b>Korea</b> NEC Electronics Hong Kong Ltd. Seoul Branch Fax: 02-528-4411	Japan NEC Semiconductor Technical Hotline Fax: +81- 44-435-9608
	<b>Taiwan</b> NEC Electronics Taiwan Ltd. Fax: 02-2719-5951	

I would like to report the following error/make the following suggestion:

Document title: \_\_\_\_\_

Document number: \_\_\_\_\_

\_\_\_\_\_ Page number: \_\_\_\_\_

If possible, please fax the referenced page or drawing.

<b>Document Rating</b>	Excellent	Good	Acceptable	Poor
Clarity				
Technical Accuracy				
Organization				

CS 99.1

[MEMO]