# RENESAS

NOT RECOMMENDED FOR NEW DESIGNS Contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc

# DATASHEET

## TW2802, TW2804

## Multiple Video Decoder for Security Applications

The TW280X includes four high quality NTSC/ PAL video decoders, which convert analog composite to digital component YCbCr for security application. The TW280X contains four 10-bit A/D and proprietary digital gain/clamp controllers and uses proprietary techniques for separating luminance and chrominance to reduce both cross-luminance and cross-chrominance artifacts. The high performance dual scalers in each channel offer two differently scaled video outputs with 54MHz ITU-R BT.656 format for security system design. Four built-in motion detectors can also increase the feature of security system.

#### Applications

Security systems

#### **Device Options**

Device Name	Features
TW2802	Two-Channel Video Decoder
TW2804	Four-Channel Video Decoder

#### Features

- Accepts all NTSC (M/N/4.43) / PAL (B/D/G/H/I/K/L/M/N/60) standard formats with auto detection
- Four 10-bit video CMOS analog to digital converters
- Adjust video level with proprietary automatic clamp and gain control system
- Proprietary architecture for locking to weak, noisy, or unstable signals
- High performance adaptive comb filters for all NTSC/PAL standards
- IF compensation filter for improvement of color demodulation
- PAL delay lines for correcting PAL phase errors
- Programmable hue, saturation, contrast, brightness and sharpness
- Dual high quality horizontal and vertical down scaler for each channel
- Four built-in motion detectors for security system
- Supports the standard ITU-R BT.656/8-bit ITU-R BT.601 format
- Supports two differently scaled output mode with 54MHz ITU-R BT.656 format
- Supports a two-wire serial or parallel interface
- Low power consumption
- 128 PQFP package



FN7732 Rev. 1.00 May 19, 2017

## Table of Contents

Block Diagram	3
Pin Configuration	4
Pin Description	5
Analog Interface Pins	5
Digital Data Interface Pins	6
System Control Pins	7
Power/Ground Pins	7
Functional Description	8
Video Input Formats	8
Analog-to-Digital Converter	8
Sync Processing	9
Video Level Adjustment	9
Horizontal Sync Processing	
Vertical Sync Processing	9
Color Decoding	10
Decimation Filter	
Y/C Separation	
Luminance Processing	12
Chrominance Processing	13
Chrominance Demodulation	13
ACC (Automatic Color gain control)	14
Chrominance Gain, Offset and Hue Adjus	tment
	14
Video Scaling and Cropping	15
Video Scaling	15
Video Cropping	18
Motion Detector	20
Sensitivity Control	20
LVLSENS (Level Sensitivity)	20

SPTSENS (Spatial Sensitivity)	20
TMPSENS (Temporal Sensitivity)	
Velocity Control	
Mask Detection Region	
Output Format	23
ITU-R BT.656 Format	23
8-bit ITU-R BT.601 Format	24
Dual ITU-R BT.656 Format in 54MHz	25
Host Interface	26
Serial Interface	26
Parallel Interface	27
Interrupt Interface	28
Control Register	29
Register Map	29
Recommended Value	31
Register Description	33
Parametric Information	69
DC Electrical Parameters	69
AC Electrical Parameters	71
Package Dimension	75
Application Information	77
Video Input Interface	77
Clamping / AGC	77
Video Output Interface	77
Power-Up	77
Application Schematic	78
Revision History	79
•	81



## **Block Diagram**





## **Pin Configuration**





## **Pin Description**

## **Analog Interface Pins**

Name	Number	Туре	Description				
VIN1A	113	А	Composite video input A of Channel 1.				
VINIA	115	~	Must be connected through 2.2uF cap to input.				
VIN1B	114	А	Composite video input B of Channel 1.				
	114	~	Must be connected through 2.2uF cap to input.				
VIN2A	117	А	Composite video input A of Channel 2.				
VIINZA	117	~	Must be connected through 2.2uF cap to input.				
VIN2B	118	٨	A Composite video input B of Channel 2.				
VINZD	110	~	Must be connected through 2.2uF cap to input.				
VIN3A	121	А	Composite video input A of Channel 3.				
VINOA	121	~	Must be connected through 2.2uF cap to input.				
VIN3B	122	А	Composite video input B of Channel 3.				
VINGD	122	~	Must be connected through 2.2uF cap to input.				
VIN4A	125	А	Composite video input A of Channel 4.				
v IIN4/A	125	~	Must be connected through 2.2uF cap to input.				
VIN4B	VIN4B 126		Composite video input B of Channel 4.				
V 11 N4D	120	A	Must be connected through 2.2uF cap to input.				



## **Digital Data Interface Pins**

Name	Number	Туре	Description				
VD1 [7:0]	13,14,16,17, 19,20,22,23	0	Dual scaled video data output for Channel 1.				
VD2 [7:0]	34,35,37,38, 40,41,43,44	0	Dual scaled video data output for Channel 2.				
VD3 [7:0] *	55,56,58,59, 61,62,64,65	0	Dual scaled video data output for Channel 3.				
VD4 [7:0] *	76,77,79,80, 82,83,85,86	0	Dual scaled video data output for Channel 4.				
VALID1	11	0	Valid data indicator for Channel 1.				
VALID2	32	0	Valid data indicator for Channel 2.				
VALID3*	53	0	Valid data indicator for Channel 3.				
VALID4*	74	0	Valid data indicator for Channel 4.				
HS1	8	0	Horizontal sync output for Channel 1.				
HS2	29	0	Horizontal sync output for Channel 2.				
HS3*	50	0	Horizontal sync output for Channel 3.				
HS4*	71	0	Horizontal sync output for Channel 4.				
VS1	7	0	Vertical sync output for Channel 1.				
VS2	28	0	Vertical sync output for Channel 2.				
VS3*	49	0	Vertical sync output for Channel 3.				
VS4*	70	0	Vertical sync output for Channel 4.				
FLD1	5	0	Even/odd field flag output for Channel 1.				
FLD2	26	0	Even/odd field flag output for Channel 2.				
FLD3*	47	0	Even/odd field flag output for Channel 3.				
FLD4*	68	0	Even/odd field flag output for Channel 4.				
ACTIVE1	10	0	Active flag output for Channel 1.				
ACTIVE2	31	0	Active flag output for Channel 2.				
ACTIVE3*	52	0	Active flag output for Channel 3.				
ACTIVE4*	73	0	Active flag output for Channel 4.				
NVMD1	4	0	Video loss or Motion detection flag for Channel 1				
NVMD2	25	0	Video loss or Motion detection flag for Channel 2				
NVMD3*	46	0	Video loss or Motion detection flag for Channel 3.				
NVMD4*	67	0	Video loss or Motion detection flag for Channel 4.				
Notes: * Disabled for TW2802							

Notes: \* Disabled for TW2802



## **System Control Pins**

Name	Number	Туре	Description			
RSTB	2	I	System reset.			
CLK54I	89	I	54MHz system clock input.			
CLK27O	88	0	27MHz Clock output.			
TEST	1	I	Test pin. Connect to ground.			
HSPB	110	I	Select Serial/Parallel host interface.			
HCSB	109	1	Chip select for parallel interface.			
1000	109	1	Slaver address [0] for serial interface.			
HALE	HALE 107		Address line enable for parallel interface.			
	TIALE 107		Serial clock for serial interface.			
HRDB	HRDB 106		Read enable for parallel interface.			
	100		Ground for serial interface.			
HWRB	104	1	Write enable for parallel interface.			
	104	1	Ground for serial interface.			
			Data bus for parallel interface.			
HDAT [7:0]	91,92,94,95, 97,98,100,101	I/O	HDAT [7] is serial data for serial interface.			
		1/0	HDAT [6:1] is slaver address [6:1] for serial			
			interface. HCSB is slaver address [0].			
IRQ 103		0	Interrupt request by video loss and Motion			
	105	0	detection			

## **Power/Ground Pins**

Name	Number	Туре	Description			
VDD	9,21,33,48,60, 72,90,102	Ρ	Digital power for internal logic. 2.5V.			
VDDO	6,24,45, 66,84,105	Ρ	Digital power for output driver. 3.3V.			
VSS	3,12,15,18, 27, 30,36,39,42,51, 54,57,63,69,75, 78,81,87,93,96, 99,108	G	Digital ground.			
VDDA	112,119,120,127	Р	Analog power. 2.5V.			
VSSA	115,116,123,124	G	Analog ground.			
VDDAD	111	Р	Analog digital power. 2.5V.			
VSSAD	128	G	Analog digital ground.			



## **Functional Description**

#### **Video Input Formats**

The TW280X supports all NTSC/PAL standard formats and has built-in automatic standard detection circuit. The following Table 1 shows the identified standards. Automatic standard detection can be overridden by writing the value into the IFMTMAN and IFORMAT register (0x01, 0x41, 0x81, 0xC1). Even in no-video status, the device can be forced to free-run in a particular video standard mode for fast locking by programming IFORMAT register.

Table 1 Input Video Format Supported								
Format	Line/Fv (Hz)	Fh (KHz)	Fsc (MHz)					
NTSC-M* NTSC-J	525/59.94	15.734	3.579545					
NTSC-4.43*	525/59.94	15.734	4.43361875					
NTSC-N	625/50	15.625	3.579545					
PAL-BDGHI PAL-N*	625/50	15.625	4.43361875					
PAL-M*	525/59.94	15.734	3.57561149					
PAL-NC 625/50		15.625	3.58205625					
PAL-60	525/59.94	15.734	4.43361875					

Notes: \* 7.5 IRE Setup

#### **Analog-to-Digital Converter**

The TW280X contains four 10-bit Analog to Digital converters that digitizes the analog video inputs. As the inputs are digitized at greater than two times that of the Nyquist sampling rate, only simple external antialiasing LPF are needed to prevent out-of-band frequencies. Each ADC has two analog switches that are controlled by ANA\_SW (0x22, 0x62, 0xA2, 0xE2) registers. The A/D converters can also be put into powerdown mode by the ADC\_PWDN (0x78) registers.



#### Sync Processing

The sync processor of TW280X detects horizontal synchronization and vertical synchronization signals in the composite. The TW280X uses proprietary technology for locking to weak, noisy, or unstable signals such as those from on air signal and fast forward or backward of VCR system.

#### Video Level Adjustment

A patented digital gain and clamp control circuit restores the ac coupled video signal to a fixed DC level. The clamping circuit provides line-by-line restoration of the video pedestal level to a fixed DC reference voltage. In no AGC mode, the gain control circuit adjusts only the video sync gain to achieve desired sync amplitude so that the active video is bypassed regardless of the gain control. But when AGC mode is enabled, both active video and sync are adjusted by the gain control. The range of AGC is from –6dB to 18dB approximately.

#### **Horizontal Sync Processing**

The horizontal synchronization processing contains a sync separator, a PLL and the related decision logic. The horizontal sync separator detects the horizontal sync by examining low-pass filtered video input whose level is lower than a threshold. Additional logic is also used to avoid false detection on glitches. The horizontal PLL locks onto the extracted horizontal sync in all conditions to provide jitter free image output. In case the horizontal sync is missing, the PLL is on free running status that matches the standard raster frequency.

#### Vertical Sync Processing

The vertical sync separator detects the vertical synchronization pattern in the input video signals. The field status is determined at vertical synchronization time. When the location of the detected vertical sync is inline with a horizontal sync, it indicates a frame start or the odd field start. Otherwise, it indicates an even field.



## **Color Decoding**

#### **Decimation Filter**

The digitized composite video data at 2X pixel clock rate first passes through decimation filter. The decimation filter is required to achieve optimum performance and prevent high frequency components from being aliased back into the video image. Fig 1 shows the characteristic of the decimation filter.



Fig 1 The Characteristic of the Decimation Filter



#### Y/C Separation

The adaptive comb filter is used for high quality luminance/chrominance separation from NTSC/PAL composite video signals. The comb filter improves the luminance resolution and reduces noise such as cross-luminance and cross-color. The adaptive algorithm eliminates most of errors without introducing new artifacts or noise. To accommodate some viewing preferences, additional chrominance trap filters are also available in the luminance path. Fig. 2 and Fig 3 show the frequency response of notch filter for each system NTSC and PAL.



Fig. 2 The Characteristics of Luminance Notch Filter for NTSC



Fig 3 The Characteristics of Luminance Notch Filter for PAL



#### **Luminance Processing**

The luminance signal is separated by adaptive comb or trap filter is then fed to a peaking circuit. The peaking filter enhances the high frequency components of the luminance signal via the Y\_PEAK (0x14, 0x54 0x94, 0xD4) register. Fig. 4 shows the characteristics of the peaking filter for four different gain modes. The picture contrast and brightness adjustment is provided through CONT (0x11, 0x51, 0x91, 0xD1) and BRT (0x12, 0x52, 0x92, 0xD2) registers. The contrast adjustment range is from approximately 0 to 200 percent, and the brightness adjustment is in the range of  $\pm 25$  IRE. Moreover, a high frequency coring function is also embedded in TW280X to minimize a high frequency noise. The coring level is adjustable through the Y\_H\_CORE (0xF8) register.



Fig. 4. The Characteristic of Luminance Peaking filter



### **Chrominance Processing**

#### **Chrominance Demodulation**

The chrominance demodulation is done by first quadrature mixing for NTSC and PAL. The mixing frequency is equal to the sub-carrier frequency of NTSC and PAL. After the mixing, a LPF is used to remove 2X carrier signal and yield chrominance components. The LPF characteristic can be selected for optimized transient color performance. In case of a mistuned IF source, IF compensation filter makes up for any attenuation at higher frequencies or asymmetry around the color sub-carrier. The gain for the upper chrominance side band is controlled by IFCMP\_MD (0x13, 0x53, 0x93, 0xD3) register. Fig. 5 and Fig. 6 show the frequency response of IF-compensation filter and chrominance LPF.



Fig. 6 The Characteristics of Chrominance Low Pass Filter

#### ACC (Automatic Color gain control)

The ACC (Automatic Color gain Control) compensates for reduced amplitudes caused by high frequency suppression in video signal. The range of ACC is from –6dB to 30dB approximately. For black and white video or very weak and noisy signals, the color will be off by the internal color killing circuit. The color killer function can also be always enabled or disabled by programming CKIL (0x14, 0x54, 0x94, 0xD4) register.

#### **Chrominance Gain, Offset and Hue Adjustment**

The color saturation can be adjusted by changing the register SAT (0x10, 0x50, 0x90, 0xD0). The Cb and Cr gain can be also adjusted independently by programming UGAIN (0x3C) and VGAIN (0x3D) register. Likewise, the Cb and Cr offset can be programmed through U\_OFF (0x3E) and V\_OFF (0x3F) registers. Hue control is achieved with phase shift of the digitally controlled oscillator. The phase shift can be programmed through HUE (0x0F, 0x4F, 0x8F, 0xCF) register.



#### **Video Scaling and Cropping**

The TW280X provides two methods to reduce the amount of video pixel data, scaling and cropping. The scaling function provides video image at lower resolution while the cropping function supplies only a portion of the video image.

#### **Video Scaling**

The TW280X includes a high quality horizontal and vertical down scaler. The video images can be downscaled in both horizontal and vertical direction to an arbitrary size. The luminance horizontal scaler includes an anti-aliasing filter to reduce image artifacts in the resized image and a 32 poly-phase filter to accurately interpolate the value of a pixel. This results in more aesthetically pleasing video as well as higher compression ratios in bandwidth-limited applications. Fig 7 shows the frequency response of anti-aliasing filter for horizontal scaling and Fig 8 shows the 32 poly-phase filter characteristics. Similarly, the vertical scaler also contains an anti-aliasing filter and 16 poly-phase filter for down scaling. The filter characteristics are shown in Fig. 9.



Fig 7 The Characteristics of Anti-aliasing filter for horizontal luminance scaling





Fig 8 The Characteristics of Group delay for horizontal luminance scaling



Fig. 9 The Characteristics of Anti-aliasing filter for vertical luminance scaling



Down scaling is achieved by programming the horizontal scaling register (HSCALE) and vertical scaling register (VSCALE). When no scaled video image, the TW280X will output the number of pixels per line as specified by the HACTIVE register. If the number of output pixels required is smaller than the number specified by the HACTIVE register, the 16-bit HSCALE register is used to reduce the output pixels to the desired number.

Following equation is used to determine the horizontal scaling ratio to be written into the 16-bit HSCALE register.

$$\label{eq:HSCALE} \begin{split} &HSCALE = [N_{pixel\_desired}/\ HACTIVE] * (2^{16} - 1) \\ & \text{Where } N_{pixel\_desired} \text{ is the desired number of active pixels per line} \end{split}$$

For example, to scale full picture (HACTIVE is 720) to CIF (360 pixels), the HSCALE value can be found as:

Following equation is used to determine the vertical scaling ratio to be written into the 16-bit VSCALE register.

 $\label{eq:VSCALE} VSCALE = [N_{line\_desired} / VACTIVE] * (2^16 - 1) \\ \end{tabular} Where N_{line\_desired} \mbox{ is the desired number of active lines per field}$ 

For example, to scale full picture (VACTIVE is 240or288) to CIF (120/144 lines), the VSCALE value can be found as:

VSCALE = [120 / 240] \* (2^16 - 1) = 0x7FFF for 60Hz VSCALE = [144 / 288] \* (2^16 - 1) = 0x7FFF for 50Hz

The scaling ratios of popular case are listed in Table 2

Scaling Ratio	Format	Output Resolution	HSCALE	VSCALE	
1	NTSC	720x480	0xFFFF	0xFFFF	
I	PAL	720x576	0xFFFF	0xFFFF	
1/2 (CIF)	NTSC	360x240	0x7FFF	0x7FFF	
1/2 (CIF)	PAL	360x288	0x7FFF	0x7FFF	
1/4 (QCIF)	NTSC	180x120	0x3FFF	0x3FFF	
1/4 (QCIF)	PAL	180x144	0x3FFF	0x3FFF	



#### Video Cropping

The cropping function allows only subsection of a video image to be output. The active video region is determined by HDELAY, HACTIVE, VDELAY and VACTIVE register as illustrated in Fig 10. The first active line is defined by the VDELAY register and the first active pixel is defined by the HDELAY register. The VACTIVE register can be programmed to define the number of active lines in a video field, and the HACTIVE register can be programmed to define the number of active pixels in a video line.

The horizontal delay register HDELAY determines the number of pixel delays between the horizontal reference and the leading edge of the active region. The horizontal active register HACTIVE determines the number of active pixels to be processed. Note that these values are referenced to the pixel number before scaling. Therefore, even if the scaling ratio is changed, the active video region used for scaling remains unchanged as set by the HDEALY and HACTIVE register. In order for the cropping to work properly, the following equation should be satisfied.

HDELAY + HACTIVE < Total number of pixels per line Where the total number of pixels per line is 858 for 60Hz and 864 for 50Hz

To process full size region, the HDELAY should be set to 32 and HACTIVE set to 720 for both 60Hz and 50Hz system.

The vertical delay register (VDELAY) determines the number of line delays from the vertical reference to the start of the active video lines. The vertical active register (VACTIVE) determines the number of lines to be processed. These values are referenced to the incoming scan lines before the vertical scaling. In order for the vertical cropping to work properly, the following equation should be satisfied.

VDELAY + VACTIVE < Total number of lines per field Where the total number of lines per field is 262 for 60Hz and 312 for 50Hz

To process full size region, the VDELAY should be set to 7 and VACTIVE set to 240 for 60Hz and the VDELAY should be also set to 4 and VACTIVE set to 288 for 50Hz.





H reference



H reference

Fig 10 The Effect of Cropping and Scaling Active Registers



#### **Motion Detector**

The TW280X supports hardware motion detector for four channels individually. The motion detection algorithm built in the TW280X uses difference between two luminance levels of the adjacent two fields. Motion is detected for full screen image and each channel has 144(12x12) mask regions, which enable or disable motion detection for that region. The motion detection has several attributes, sensitivity and velocity of motion detector controlled by programming the register. The Host takes the result of motion detection via IRQ or NVMD pin. Refer to the host Interface for the detail.

#### **Sensitivity Control**

The motion detector has three sensitivity control parameters. One is level sensitivity control parameter (LVLSENS), another is spatial sensitivity control parameter (SPTSENS), and a third is temporal sensitivity control parameter (TMPSENS). The recommended values of sensitivity control parameters for a proper operation are listed in Table 3.

#### LVLSENS (Level Sensitivity)

In built-in motion detection algorithm, motion is detected when luminance level difference between two fields is greater than the value, which is defined by LVLSENS. The smaller LVLSENS value makes the motion detector sense more sensitively, and the larger is the opposite. When LVLSENS is too small, the motion detector can be weak in noise.

#### SPTSENS (Spatial Sensitivity)

Motion detection from only luminance level difference between two fields is very weak in spatial random noise. To remove the fake motion detection from the random noise, spatial filter is used. SPTSENS adjusts the window size of the spatial filter to control the spatial sensitivity so that the large SPTSENS value increases the immunity of spatial random noise.

#### TMPSENS (Temporal Sensitivity)

Likewise, temporal filter is used to remove the fake motion detection from the temporal random noise. TMPSENS regulates the number of taps in the temporal filter to control the temporal sensitivity so that the large TMPSENS value increases the immunity of temporal random noise.



TMPSENS	SPTSENS	LVLSENS				
		More Sensitive		Less Sensitive		
	0	7	~	10		
0	1	3	~	9		
0	2	2	~	8		
	3	2	~	7		
	0	3	~	9		
1	1	2	~	8		
I	2	2	~	7		
	3	2	~	6		
	0	3	~	8		
2	1	2	~	7		
2	2	1	~	6		
	3	1	~	5		
	0	3	~	7		
3	1	1	~	6		
5	2	1	~	5		
	3	1	~	4		

Table 3 The recommended values of sensitivity parameters for a proper operation

#### **Velocity Control**

Motion has various velocities. That is, in a fast motion an object appears and disappears rapidly between the adjacent fields while in a slow motion it is to the contrary. As the built-in motion detection algorithm uses the luminance level difference between two adjacent fields, a slow motion is inferior in detection rate to a fast motion. To compensate this weakness, the MDPERIOD parameter is used. MDPERIOD parameter adjusts the field interval in which the luminance level is compared. Thus, for detection of a fast motion a small value is needed and for a slow motion a large value is required. The parameter MDPERIOD value should be greater than TMPSENS value.



#### **Mask Detection Region**

The motion in the specific area can be ignored by the control of mask area. The full screen image is divided into 144 (12x12) mask areas. If the mask bit in specific area is programmed into high, the specific area is ignored in operation of motion detector, as illustrated in Fig. 11. But for proper operation, more than four mask areas should be enabled in any case.

	◀					720 F	Pixels					
	Mask1[0]	Mask1[1]	Mask1[2]	Mask1[3]	Mask1[4]	Mask1[5]	Mask1[6]	Mask1[7]	Mask1[8]	Mask1[9]	Mask1[10]	Mask1[11]
	Mask2[0]	Mask2[1]	Mask2[2]	Mask2[3]	Mask2[4]	Mask2[5]	Mask2[6]	Mask2[7]	Mask2[8]	Mask2[9]	Mask2[10]	Mask2[11]
	Mask3[0]	Mask3[1]	Mask3[2]	Mask3[3]	Mask3[4]	Mask3[5]	Mask3[6]	Mask3[7]	Mask3[8]	Mask3[9]	Mask3[10]	Mask3[11]
240 Lines for 60Hz, 288 Lines for 50Hz	Mask4[0]	Mask4[1]	Mask4[2]	Mask4[3]	Mask4[4]	Mask4[5]	Mask4[6]	Mask4[7]	Mask4[8]	Mask4[9]	Mask4[10]	Mask4[11]
	Mask5[0]	Mask5[1]	Mask5[2]	Mask5[3]	Mask5[4]	Mask5[5]	Mask5[6]	Mask5[7]	Mask5[8]	Mask5[9]	Mask5[10]	Mask5[11]
288 Li	Mask6[0]	Mask6[1]	Mask6[2]	Mask6[3]	Mask6[4]	Mask6[5]	Mask6[6]	Mask6[7]	Mask6[8]	Mask6[9]	Mask6[10]	Mask6[11]
60Hz,	Mask7[0]	Mask7[1]	Mask7[2]	Mask7[3]	Mask7[4]	Mask7[5]	Mask7[6]	Mask7[7]	Mask7[8]	Mask7[9]	Mask7[10]	Mask7[11]
les for	Mask8[0]	Mask8[1]	Mask8[2]	Mask8[3]	Mask8[4]	Mask8[5]	Mask8[6]	Mask8[7]	Mask8[8]	Mask8[9]	Mask8[10]	Mask8[11]
240 Lin	Mask9[0]	Mask9[1]	Mask9[2]	Mask9[3]	Mask9[4]	Mask9[5]	Mask9[6]	Mask9[7]	Mask9[8]	Mask9[9]	Mask9[10]	Mask9[11]
0	Mask10[0]	Mask10[1]	Mask10[2]	Mask10[3]	Mask10[4]	Mask10[5]	Mask10[6]	Mask10[7]	Mask10[8]	Mask10[9]	Mask10[10]	Mask10[11]
	Mask11[0]	Mask11[1]	Mask11[2]	Mask11[3]	Mask11[4]	Mask11[5]	Mask11[6]	Mask11[7]	Mask11[8]	Mask11[9]	Mask11[10]	Mask11[11]
	Mask12[0]	Mask12[1]	Mask12[2]	Mask12[3]	Mask12[4]	Mask12[5]	Mask12[6]	Mask12[7]	Mask12[8]	Mask12[9]	Mask12[10]	Mask12[11]

Fig. 11 Motion detection mask windows



#### **Output Format**

The TW280X supports three 8-bit output formats, ITU-R BT.656, 8-bit ITU-R BT.601, and Dual ITU-R BT.656 with 54MHz data format. The output data is synchronous with rising or falling edge of CLK27O for ITU-R BT.656 and 8-bit ITU-R BT.601 format and with rising edge of CLK54I for Dual ITU-R BT.656 with 54MHz format. The polarity of CLK27O is controlled by the CK27O\_POL register (0x3B). For Dual ITU-R BT.656 with 54MHz format, two kinds of scaled image are time-multiplexed with 54MHz. The output formats are selected by the OUT\_FMT register (0x22, 0x62, 0xA2, 0xE2).

#### ITU-R BT.656 Format

In ITU-R BT.656 format, SAV and EAV sequences are inserted into the data stream to indicate the active video time. During the blanking time, the YCbCr outputs have a value 0x00 for Y, Cr and Cb. It is noted that the number of active pixels per line is constant in this mode regardless of the actual incoming line length. If scaling is used, the number of active pixels per line is constant with invalid pixel indicated by the blanking code 0x00. The output timing is illustrated in Fig. 12. The SAV and EAV sequences are shown in Table 4. An optional set of 656 SAV/EAV code sequence can be enabled to identify no-video status using the NOVID\_656 bit (0x22, 0x62, 0xA2, 0xE2).





	Conditio	on	656	FVH V	/alue	SAV/EAV Code Sequence				
			_						Fo	urth
Field	Vertical	Horizontal	F	V	Н	First	Second	Third	Normal	Option (Novideo)
EVEN	Blank	EAV	1	1	1	0xFF	0x00	0x00	0xF1	0x71
EVEN	Blank	SAV	1	1	0	0xFF	0x00	0x00	0xEC	0x6C
EVEN	Active	EAV	1	0	1	0xFF	0x00	0x00	0xDA	0x5A
EVEN	Active	SAV	1	0	0	0xFF	0x00	0x00	0xC7	0x47
ODD	Blank	EAV	0	1	1	0xFF	0x00	0x00	0xB6	0x36
ODD	Blank	SAV	0	1	0	0xFF	0x00	0x00	0xAB	0x2B
ODD	Active	EAV	0	0	1	0xFF	0x00	0x00	0x9D	0x1D
ODD	Active	SAV	0	0	0	0xFF	0x00	0x00	0x80	0x00

RENESAS

#### Table 4 ITU-R 656 SAV and EAV Code Sequence

#### 8-bit ITU-R BT.601 Format

8-bit ITU-R BT.601 format is 8-bit YCbCr 4:2:2 data stream with additional timing information such as syncs and field flag. The video output timing is illustrated in Fig 13 and Fig 14.



Fig 13 Vertical Timing for 60Hz / 50Hz Video





Timing1 : 40 system clock(54MHz) for the Even field with VSMODE=1 or Odd field Timing2 : 1760 system clock(54MHz) for the Even field with VSMODE=0

Fig 14 Horizontal and Vertical Timing in Video Output

#### **Dual ITU-R BT.656 Format in 54MHz**

Dual ITU-R BT.656 format in 54MHz is very useful to the security applications, which need two independently scaled video images for display and record purpose. In the case of HSCALE\_X = 16'h7FFF and HSCALE\_Y = 16'hFFFF, the timing diagram of video output is illustrated in Fig 15.



Fig 15 Timing Diagram in Dual ITU-R BT.656 with 54MHz format



## Host Interface

The TW280X provides serial and parallel interfaces that can be selected by HSPB pin. When HSPB is low, the parallel interface is selected, the serial interface for high. Some of the interface pins serve a dual purpose depending on the working mode. The pins HALE and HDAT[7] in parallel mode become SCLK and SDAT pins in serial mode respectively. Each interface protocol is shown in the following figure.

I able	5 Pin Assignment for Senal/F	
Pin Name	Serial Mode	Parallel Mode
HSPB	HIGH	LOW
HALE	SCLK	AEN
HRDB	Not Used	RENB
HWRB	Not Used	WENB
HCSB	Slave Address[0]	CSB
HDAT[0]	Not Used	PDATA[0]
HDAT[1]	Slave Address[1]	PDATA[1]
HDAT[2]	Slave Address[2]	PDATA[2]
HDAT[3]	Slave Address[3]	PDATA[3]
HDAT[4]	Slave Address[4]	PDATA[4]
HDAT[5]	Slave Address[5]	PDATA[5]
HDAT[6]	Slave Address[6]	PDATA[6]
HDAT[7]	SDAT	PDATA[7]

Table 5	Pin Assignment for Serial/Parallel Interface
---------	--

#### **Serial Interface**

HDAT[6:1] and HCSB pins define slave address. Therefore, any slave address can be assigned for full flexibility. TW2804 also supports auto index increments in write/read mode if the data are in sequential order. Data transfer rate on the bus is up to 400 Kbits/s.





Fig 17 Read mode in Serial Interface



### **Parallel Interface**

The following figures show the write/read timing chart of parallel interface. The parallel interface supports auto index increment after each byte of data is sent with WENB. Therefore, the host can write multiple bytes to the slave without additional address if they are in sequential order. The host completes the transfer cycle with CSB which is Low to High transition. Auto index increment is also supported in read mode.



Fig 19 Read mode in Parallel interface

Parameter	Symbol	Min	Тур	Max	Units
CSB setup until AEN active	<b>t</b> su (1)	10			ns
PDATA setup until AEN, WENB active	<b>t</b> su (2)	10			ns
AEN, WENB, RENB active pulse width	tw	40			ns
CSB hold after WENB, RENB inactive	<b>t</b> h (1)	60			ns
PDATA hold after AEN, WENB inactive	<b>t</b> h (2)	60			ns
PDATA delay after RENB active	<b>t</b> d (1)			12	ns
PDATA delay after RENB inactive	<b>t</b> d (2)			12	ns

#### Table 6 Parallel Interface Timing Parameter



#### **Interrupt Interface**

The TW280X provides the interrupt request function via an IRQ pin. Any video loss detection or motion detection will make the IRQ pin high until cleared via register IRQCLR (0x39) by the host. The host processor will read the interrupt status register DET\_NVMD (0x38) to find out which channel has sensed motion or video loss. Writing high to the corresponding bit of the interrupt clear register IRQCLR (0x39) will clear the interrupt request. Each interrupt status bit also has its mask bit (0x3A) to disable the interrupt for that function. This sequence is described in Fig 20.

The TW280X also provides the video loss detection or motion detection flag of individual channel via NVMD pins. Four NVMD pins have respective channel information of motion or video loss so that host takes status information directly by reading these pins. Its mode is controlled by NVMD (0x3B) that is set "0" for video loss flag and "1" for motion detection flag.



Fig 20 Timing Diagram of Interrupt Interface



## **Control Register**

**Register Map** 

	Add	lress			0.177	DITO	DITE		DITO	DITO	DIT	DITO	
CH1	CH2	CH3	CH4	Mnemonic	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	
0x00	0x40	0x80	0xC0	VIDSTAT *		DET_FORMAT		DET_COLOR	LOCK_COLOR	LOCK_GAIN	LOCK_OFFSET	LOCK_HPLL	
0x01	0x41	0x81	0xC1	FORMAT	IFMTMAN		IFORMAT	-	0	1	DET_NONSTD *	DET_FLD60 *	
0x02	0x42	0x82	0xC2	AGC_PLL	AGC	PEDEST		0	GN	ГIME	OST	IME	
0x03	0x43	0x83	0xC3	HDELAY_X					AY_X [7:0]				
0x04	0x44	0x84	0xC4	HACTIVE_X					VE_X [7:0]				
0x05	0x45	0x85	0xC5	HDELAY_Y					AY_Y [7:0]				
0x06	0x46	0x86	0xC6	HACTIVE_Y			-		VE_Y [7:0]				
0x07	0x47	0x87	0xC7	MSB_ACTV		E_Y [9:8]	HDELA	Y_Y [9:8]		E_X [9:8]	HDELAY	′_X [9:8]	
0x08	0x48	0x88	0xC8	HSWIDTH		0 HSWIDTH							
0x09	0x49	0x89	0xC9	VDELAY_X		VDELAY_X [7:0]							
0x0A	0x4A	0x8A	0xCA	VACTIVE_X		VACTIVE_X [7:0]							
0x0B	0x4B	0x8B	0xCB	VDELAY_Y		VDELAY_Y [7:0]							
0x0C	0x4C	0x8C	0xCC	VACTIVE_Y				VACTI	VE_Y [7:0]				
0x0D	0x4D	0x8D	0xCD	HPLL	HPLLMAN		HPLLTIME		VACTVE_Y [8]	VDELAY_Y [8]	VACTVE_X [8]	VDELAY_X [8] 0	
0x0E	0x4E	0x8E	0xCE	SYNCPOL	FLD	FLDMODE VSMODE FLDPOL HSPOL VSPOL 1 HUE							
0x0F	0x4F	0x8F	0xCF	HUE									
0x10	0x50	0x90	0xD0	SAT					SAT				
0x11	0x51	0x91	0xD1	CONT BRT		CONT BRT							
0x12	0x52	0x92	0xD2	CFILTER		BRT IFCOMP CLPF ACCMODE APCMODE							
0x13	0x53	0x93	0xD3		-	-	-			-	-	-	
0x14	0x54	0x94	0xD4	PEAKCKIL	YPE VLF	AK_Y		AK_X PF_X	HLP		CK HLP		
0x15	0x55	0x95	0xD5	SCLFLT TRAP X				ν <u>⊢_χ</u>	HLF		HLP	F_X	
0x16	0x56 0x57	0x96 0x97	0xD6 0xD7	TRAP_X TRAP_Y	YBWI_X YBWI Y	COMB COMB				0			
0x17 0x18	0x57	0x97 0x98	0xD7 0xD8	VSCLMSB X	TDVVI_T	COIVID		VCCAL	E_X [15:8]	0			
0x18 0x19	0x58 0x59	0x98 0x99	0xD8 0xD9	VSCLLSB_X				VSCAL	LE_X[15:6]				
0x19 0x1A	0x5A	0x99	0xD9 0xDA	VSCLUSB_X VSCLMSB Y									
0x1A 0x1B	0x5B	0x9A 0x9B	0xDA 0xDB	VSCLLSB_Y					LE_Y [7:0]				
0x1D	0x5C	0x9C	0xDD 0xDC	HSCLMSB X				HSCAL	E_X [15:8]				
0x10	0x5D	0x9D	0xDC 0xDD	HSCLLSB_X					LE_X [7:0]				
0x1E	0x5E	0x9E	0xDE	HSCLMSB Y					E Y [15:8]				
0x1E	0x5F	0x9F	0xDF	HSCLLSB Y	-				LE Y [7:0]				
0x20	0x60	0xA0	0xE0	VSCLCON X	0	VFLT MD X	VB	W X	PALDLY X	ODD EN X	EVEN EN X	1	
0x21	0x61	0xA1	0xE1	VSCLCON Y	0	VFLT_MD_X		W Y	PALDLY Y	ODD EN Y	EVEN_EN_Y	1	
0x22	0x62	0xA2	0xE2	OUTFMT	BGND EN	BGND COLR	NOVID 656	LIM_16	SW_RESET	ANA_SW	OUT		
0x23	0x63	0xA3	0xE3	RESERVED	1	0	0	1	0	0	0	1	
0x24	0x64	0xA4	0xE4	SENSCTL		LVLS	ENS			SENS	SPTS	SENS	
0x25	0x65	0xA5	0xE5	MPERIOD		0	-			MDPERIOD		-	
0x26	0x66	0xA6	0xE6	MDMASK1	MDMASK1[7:0]								
0x27	0x67	0xA7	0xE7	MDMASK12		MDMAS	K2[11:8]			MDMAS	K1[11:8]		
0x28	0x68	0xA8	0xE8	MDMASK2				MDMA	ASK2[7:0]	-			
0x29	0x69	0xA9	0xE9	MDMASK3					ASK3[7:0]				
0x2A	0x6A	0xAA	0xEA	MDMASK34		MDMAS	K4[11:8]			MDMAS	K3[11:8]		
0x2B	0x6B	0xAB	0xEB	MDMASK4				MDMA	ASK4[7:0]				
0x2C	0x6C	0xAC	0xEC	MDMASK5				MDMA	ASK5[7:0]				
0x2D	0x6D	0xAD	0xED	MDMASK56	MDMASK6[11:8] MDMASK5[11:8]								



	Add	ress		Manageria	BIT7	BIT6	DITC	BIT4	BIT3	DITO	DITA	DITO		
CH1	CH2	CH3	CH4	Mnemonic	DII/	DIIO	BIT5	DI14	ыз	BIT2	BIT1	BIT0		
0x2E	0x6E	0xAE	0xEE	MDMASK6				MDMA	SK6[7:0]					
0x2F	0x6F	0xAF	0xEF	MDMASK7				MDMA	SK7[7:0]					
0x30	0x70	0xB0	0xF0	MDMASK78		MDMAS	K8[11:8]			MDMASI	<7[11:8]			
0x31	0x71	0xB1	0xF1	MDMASK8		MDMASK8[7:0]								
0x32	0x72	0xB2	0xF2	MDMASK9		MDMASK9[7:0]								
0x33	0x73	0xB3	0xF3	MDMASK9A		MDMASK	(10[11:8]			MDMASI	<b>&lt;</b> 9[11:8]			
0x34	0x74	0xB4	0xF4	MDMASKA		MDMASK10[7:0]								
0x35	0x75	0xB5	0xF5	MDMASKB		MDMASK11[7:0]								
0x36	0x76	0xB6	0xF6	MDMASKBC		MDMASK	(12[11:8]			MDMASK	(11[11:8]			
0x37	0x77	0xB7	0xF7	MDMASKC					SK12[7:0]					
	0x	38		DET_NVMD *	DET_NOVID4	DET_NOVID3	DET_NOVID2	DET_NOVID1	DET_MOTION4	DET_MOTION3	DET_MOTION2	DET_MOTION1		
	0x	39		IRQCLR					QCLR					
	0x3	3A		IRQENA		IRQENA								
	0x3			MISC	OE	NVMD	ACTIVE	_MODE	0	CK27_POL	IRQPOL	IRQRPT		
	0x3	3C		U_GAIN				U_	GAIN					
	0x3	3D		V_GAIN				V_	GAIN					
	0x3	3E		U_OFF				U_	OFF					
	0x	3F		V_OFF				V_	OFF					
	0x			ADC_PWDN	0	0	0	0	ADC_PWDN4	ADC_PWDN3	ADC_PWDN2	ADC_PWDN1		
	0x			RESERVED	1	0	0	0	0	0	0	0		
	0x <sup>-</sup>			RESERVED	0	0	0	0	0	0	0	0		
	0x			FLDOFST	FLD_OFST_4Y	FLD_OFST_4X	FLD_OFST_3Y	FLD_OFST_3X	FLD_OFST_2Y	FLD_OFST_2X	FLD_OFST_1Y	FLD_OFST_1X		
	0x			RESERVED	0	0	0	0	0	0	0	0		
	0x			RESERVED	0	0	0	0	0	0	0	0		
	Ox			RESERVED	0	0	0	0	0	0	0	0		
	0x	-		CORE	HAV_VALID	0	0	0	C_C	ORE	Y_H_	CORE		
	0xF9 COMBCDEL 0 CDEL					0	FLD_656	1	0					
	0xl			RESERVED	0			1	1	0	0			
	0x			RESERVED	0	0	0	1	0	0	0	0		
	Ox			RESERVED	0	0	0	0	0	0	0	0		
0xFD				RESERVED	0	0	0	0	0	0	0	0		

2 3

Notes: ① \* : Read only register

: Modified in TW2804 RevC

: Modified in TW2804 RevD



#### **Recommended Value**

	Address					NTSC			PAL	
CH1	CH2	CH3	CH4	Mnemonic	FULL	CIF	QCIF	FULL	CIF	QCIF
0x00	0x40	0x80	0xC0	VIDSTAT	8'h00			8'h00		
0x01	0x41	0x81	0xC1	FORMAT	C4			84		
0x02	0x42	0x82	0xC2	AGC_PLL	A5			A5		
0x03	0x43	0x83	0xC3	HDELAY_X	20			20		
0x04	0x44	0x84	0xC4	HACTIVE_X	D0			D0		
0x05	0x45	0x85	0xC5	HDELAY_Y	20			20		
0x06	0x46	0x86	0xC6	HACTIVE_Y	D0			D0		
0x07	0x47	0x87	0xC7	MSB_ACTV	88			88		
0x08	0x48	0x88	0xC8	HSWIDTH	20			20		
0x09	0x49	0x89	0xC9	VDELAY_X	07			04		
0x0A	0x4A	0x8A	0xCA	VACTIVE_X	F0			20		
0x0B	0x4B	0x8B	0xCB	VDELAY_Y	07			04		
0x0C	0x4C	0x8C	0xCC	VACTIVE_Y	F0			20		
0x0D	0x4D	0x8D	0xCD	HPLL	40			4A		
0x0E	0x4E	0x8E	0xCE	SYNCPOL	D2			D2		
0x0F	0x4F	0x8F	0xCF	HUE	80			80		
0x10	0x50	0x90	0xD0	SAT	80			80		
0x11	0x51	0x91	0xD1	CONT	80			80		
0x12	0x52	0x92	0xD2	BRT	80			80		
0x13	0x53	0x93	0xD3	CFILTER	2F			2F		
0x14	0x54	0x94	0xD4	PEAKCKIL	00	10		00	10	00
0x15	0x55	0x95	0xD5	SCLFLT	00	21	33	00	20	33
0x16	0x56	0x96	0xD6	TRAP_X	00			40	C0	
0x17	0x57	0x97	0xD7	TRAP_Y	00			40		
0x18	0x58	0x98	0xD8	VSCLMSB_X	FF	7F	3F	FF	7F	3F
0x19	0x59	0x99	0xD9	VSCLLSB_X	FF			FF		
0x1A	0x5A	0x9A	0xDA	VSCLMSB_Y	FF			FF		
0x1B	0x5B	0x9B	0xDB	VSCLLSB_Y	FF			FF		
0x1C	0x5C	0x9C	0xDC	HSCLMSB_X	FF	7F	3F	FF	7F	3F
0x1D	0x5D	0x9D	0xDD	HSCLLSB_X	FF			FF		
0x1E	0x5E	0x9E	0xDE	HSCLMSB_Y	FF			FF		
0x1F	0x5F	0x9F	0xDF	HSCLLSB_Y	FF			FF		
0x20	0x60	0xA0	0xE0	VSCLCON_X	07	07	67	0F	07	67
0x21	0x61	0xA1	0xE1	VSCLCON_Y	07			0F		
0x22	0x62	0xA2	0xE2	OUTFMT	00			00		
0x23	0x63	0xA3	0xE3	RESERVED	91			91		
0x24	0x64	0xA4	0xE4	SENSCTL	51			51		
0x25	0x65	0xA5	0xE5	MPERIOD	03			03		
0x26	0x66	0xA6	0xE6	MDMSKL1	00			00		
0x27	0x67	0xA7	0xE7	MDMSKM12	00			00		ļ
0x28	0x68	0xA8	0xE8	MDMSKL2	00			00		
0x29	0x69	0xA9	0xE9	MDMSKL3	00			00		
0x2A	0x6A	0xAA	0xEA	MDMSKM34	00			00		
0x2B	0x6B	0xAB	0xEB	MDMSKL4	00			00		
0x2C	0x6C	0xAC	0xEC	MDMSKL5	00			00		
0x2D	0x6D	0xAD	0xED	MDMSKM56	00			00		
0x2E	0x6E	0xAE	0xEE	MDMSKL6	00			00		
0x2F	0x6F	0xAF	0xEF	MDMSKL7	00			00		
0x30	0x70	0xB0	0xF0	MDMSKM78	00			00		
0x31	0x71	0xB1	0xF1	MDMSKL8	00			00		
0x32	0x72	0xB2	0xF2	MDMSKL9	00			00		
0x33	0x73	0xB3	0xF3	MDMSKM9A	00			00		
0x34	0x74	0xB4	0xF4	MDMSKLA	00			00		
0x35	0x75	0xB5	0xF5	MDMSKLB	00			00		



2

3

	Add	ress		Maamania		NTSC			PAL	
CH1	CH2	CH3	CH4	Mnemonic	FULL	CIF	QCIF	FULL	CIF	QCIF
0x36	0x76	0xB6	0xF6	MDMSKMBC	00			00		
0x37	0x37 0x77 0xB7 0xF7			MDMSKLC	00			00		
	0x	38		DET_NVMD	00			00		
	0x	39		IRQCLR	00			00		
	0x3	3A		IRQENA	FF			FF		
	0x3	3B		MISC	84			84		
	0x3	3C		U_GAIN	80			80		
	0x3	3D		V_GAIN	80			80		
	0x3	3E		U_OFF	82			82		
	0x3	3F		V_OFF	82			82		
	0x <sup>-</sup>	78		ADC_PWDN	00			00		
	0x <sup>-</sup>	79		RESERVED	80			80		
	0x7	7A		RESERVED	00			00		
	0x	7B		FLDOFST	00			00		
	0x7	7C		RESERVED	00			00		
	0x7	7D		RESERVED	00			00		
	0x	B8		RESERVED	00			00		
	0x	F8		CORE	0A			0A		
	0x	F9		COMBCDEL	42			42		
	0xl	FA		RESERVED	3C			3C		
	0xl	FB		RESERVED	10			10		
	0xFC			RESERVED	00			00		
	0xl	FD		RESERVED	00			00		

Note : ① Blanks : Indicate the same value as full size

: Modified in TW2804 RevC

: Modified in TW2804 RevD



### **Register Description**

	СН	Indox				Video Status	s Flag (Read	only)			
	СП	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
	1	0x00									
	2	0x40	D	ET_FORMA	т	DET COLOR	LOCK_COLOR	I OCK GAIN	LOCK OFST	LOCK_PLL	
	3	0x80				DET_COLOR	2001(_00201(	2001(_0,			
	4	0xC0									
DET_FORMAT Status of video standard detection 0 PAL-B/D 1 PAL-M 2 PAL-N 3 PAL-60 4 NTSC-M 5 NTSC-4.43 6 NTSC-N											
DE	T_CC	DLOR	Stat 0 1								
LO	CK_C	OLOR	Stat 0 1	Color der	nodulatior	n demodulati 1 loop is not l 1 loop is locke	ocked				
LO	CK_G	AIN	Stat 0 1		ng for AG o is not loc o is locked	ked					
LO	CK_C	C_OFST Status of locking for clamping loop 0 Claming loop is not locked 1 Claming loop is locked									
LO	CK_P	LL	Stat 0 1	Horizonta	ng for hori: al PLL is n al PLL is Ic						



СН	Index	Input Video Format										
CIT	IIIUEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
1	0x01											
2	0x41					0	4	DET_	DET_			
3	0x81	IFMTMAN		IFORMAT		0	1	NONSTD *	FLD60 *			
4	0xC1											

Notes: \* Read only register

0

**IFMTMAN** 

Setting video standard manually with IFORMAT

Detect video standard automatically according to incoming video signal (default) 1 Video standard is selected with IFORMAT

IFORMAT Force the device to operate in a particular video standard when IFMTMAN is high or to free-run in a particular video standard on no-video status when IFMTMAN is low

- 0 PAL-B/D (default)
- 1 PAL-M
- 2 PAL-N
- 3 PAL-60
- 4 NTSC-M
- 5 NTSC-4.43
- 6 NTSC-N

DET\_NONSTD Status of non-standard video detection (Read only)

- 0 The incoming video source is standard
- 1 The incoming video source is non-standard

DET\_FLD60 Status of field frequency of incoming video (*Read only*)

- 0 50Hz field frequency
- 1 60Hz field frequency



	СН	Index			G	ain and Off	set Trackir	ng					
	СП	muex	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
	1	0x02											
	2	0x42	AGC	PEDEST	1	0	GNT	ГIME	051	IME			
	3	0x82	//00		·	Ŭ	Citi			OSTIME			
	4	0xC2											
AG	iC	Enable the AGC 0 Disable the AGC (default) 1 Enable the AGC											
PE	DEST	-	<ul> <li>Enable gain correction for 7.5 IRE black (pedestal) level</li> <li>No pedestal level (0 IRE is ITU-R BT.656 code 16) (default)</li> <li>7.5 IRE setup level (7.5 IRE is ITU-R BT.656 code 16)</li> </ul>										
GN	ITIME		0 1 2	1 Slow (default) 2 Fast									
OSTIME Control the time constant of offset tracking loop 0 Slower 1 Slow (default) 2 Fast 3 Faster													



СН	Index			Horizo	ntal Delay	Control for	Path X							
CIT	IIIUEA	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]					
1	0x07							HDEL/	AY[9:8]					
I	0x03		HDELAY[7:0]											
2	0x47							HDELAY[9:8]						
2	0x43	HDELAY[7:0]												
3	0x87							HDEL/	AY[9:8]					
3	0x83	HDELAY[7:0]												
4	0xC7							HDEL/	AY[9:8]					
4	0xC3				HDELAY[7:0]									

СН	Index	Horizontal Delay Control for Path Y							
		[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
1	0x07			HDELAY[9:8]					
	0x05	HDELAY[7:0]							
2	0x47			HDELAY[9:8]					
	0x45	HDELAY[7:0]							
3	0x87			HDEL	AY[9:8]				
	0x85	HDELAY[7:0]							
4	0xC7			HDEL	AY[9:8]				
	0xC5	HDELAY[7:0]							

HDELAY

This 10-bit register defines the starting location of horizontal active pixel. A unit is 1 pixel. HDELAY1 and HDELAY2 define the different starting location of horizontal active pixel for dual scaler output. The default value is decimal 32.


СН	Index			Horizoi	ntal Active	Control for	r Path X				
CIT	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
1	0x07	HACITIVE[9:8]									
1	0x04	HACTIVE[7:0]									
2	0x47	HACITIVE[9:8]									
2	0x44	HACTIVE[7:0]									
3	0x87					HACIT	IVE[9:8]				
3	0x84	HACTIVE[7:0]									
1	0xC7					HACIT	IVE[9:8]				
4	0xC4				HACTI	VE[7:0]					

СН	Index			Horizor	ntal Active	Control for	Path Y			
CIT	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
1	0x07	HACTIVE[9:8]								
I	0x06			HACTIVE[7:0]						
2	0x47	HACTI	VE[9:8]							
2	0x46	HACTIVE[7:0]								
3	0x87	HACTI	VE[9:8]							
3	0x86				HACTI	VE[7:0]				
4	0xC7	HACTI	VE[9:8]							
4	0xC6				HACTI	VE[7:0]				

## HACTIVE This 10-bit register defines the number of horizontal active pixel. A unit is 1 pixel. HACTIVE1 and HACTIVE2 define the different number of horizontal active pixels for dual scaler output. The default value is decimal 720.

СН	Index			Horizon	tal Sync P	ulse Width	Control					
CIT	0x08	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
1	0x08		0 0									
2	0x48	0			HSWIDTH							
3	0x88	0										
4	0xC8											

HSWIDTH

This 6-bit register defines the width of horizontal sync output. A unit is 1 pixel. The default value is decimal 32



СН	Index			Vertic	al Delay C	ontrol for F	Path X				
CIT	IIIUEA	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
1	0x0D								VDELAY[8]		
I	0x09 VDELAY[7:0]										
2	0x4D								VDELAY[8]		
2	0x49	VDELAY[7:0]									
3	0x8D								VDELAY[8]		
3	0x89	VDELAY[7:0]									
4	0xCD								VDELAY[8]		
4	0xC9				VDEL/	AY[7:0]					

СН	Index			Vertic	al Delay C	ontrol for F	Path Y				
CII	IIIUEA	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
1	0x0D						VDELAY[8]				
	0x0B		VDELAY[7:0]								
	0x4D						VDELAY[8]				
2	0x4B	VDELAY[7:0]									
3	0x8D						VDELAY[8]				
3	0x8B	VDELAY[7:0]									
4	0xCD						VDELAY[8]				
4	0xCB				VDELA	AY[7:0]					

VDELAY

This 9-bit register defines the starting location of vertical active. A unit is 1 line. VDELAY1 and VDELAY2 define the different starting location of vertical active line for dual scaler output. The default value is decimal 6.



СН	Index			Vertic	al Active C	control for	Path X				
CIT	IIIUEA	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
1	0x0D							VACTIVE[8]			
I	0x0A				VACTI	VE[7:0]					
2	0x4D							VACTIVE[8]			
2	0x4A	VACTIVE[7:0]									
3	0x8D							VACTIVE[8]			
3	0x8A	VACTIVE[7:0]									
4	0xCD							VACTIVE[8]			
4	0xCA				VACTI	VE[7:0]					

СН	Index			Vertic	al Active C	Control for F	Path Y				
	IIIUEA	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
1	0x0D					VACTIVE[8]					
I	0x0C VACTIVE[7:0]										
2	0x4D	VACTIVE[8]									
2	0x4C	VACTIVE[7:0]									
3	0x8D					VACTIVE[8]					
3	3 0x8C VACTIVE[7:0]										
4	0xCD					VACTIVE[8]					
4	0xCC				VACTI	VE[7:0]					

VACTIVE

This 9-bit register defines the number of vertical active lines. A unit is 1 line. VACTIVE1 and VACTIVE2 define the different number of vertical active lines for dual scaler output. The default value is decimal 240.



СН	Index	Horizontal PLL Control									
CIT	IIIUEA	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
1	0x0D										
2	0x4D		IPLLMAN HPLLTIME								
3	0x8D	HPLLIVIAN									
4	0xCD										

HPLLMAN

Set horizontal PLL time constant with HPLLTIME. 0Automatic horizontal tracking mode (default) 1 Horizontal PLL time constant is fixed with HPLLTIME

HPLLTIME

Control the time constant of horizontal PLL when HPLLMAN is high 0 Slow

- 0 Slov : :
- 4 Typical (default)
- :
- 7 Fast

.



СН	Index	Sync Pulse Polarity Control									
CIT	IIIUEA	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
1	0x0E		FLDMODE			HSPOL	VSPOL				
2	0x4E				FLDPOL			4	0		
3	0x8E	FLDIV			FLUPUL			1	0		
4	0xCE										

FLDMODE	Select the field flag generation mode 0Field flag is detected from incoming video (default) 1 Field flag is generated from small accumulator of detected field 2Field flag is generated from medium accumulator of detected field 3Field flag is generated from large accumulator of detected field
VSMODE	<ul> <li>Control the VS and field flag timing</li> <li>VS and field flag is aligned with vertical sync of incoming video (default)</li> <li>VS and field flag is aligned with HS</li> </ul>
FLDPOL	Select the FLD polarity 0 Odd field is high (default) 1 Even field is high
HSPOL	<ul><li>Select the HS polarity</li><li>0 Low for sync duration (default)</li><li>1 High for sync duration</li></ul>
VSPOL	<ul> <li>Select the VS polarity</li> <li>Low for sync duration (default)</li> <li>High for sync duration</li> </ul>



СН	Index	Hue Control									
		[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
1	0x0F										
2	0x4F		HUE								
3	0x8F										
4	0xCF										

HUE

Control the hue information. The resolution is  $1.4^{\circ}$  / LSB. 0 -180°

:	:
128	0° (default)
:	:
255	180°

СН	Index	Saturation Control										
СП	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
1	0x10											
2	0x50		SAT									
3	0x90				3/	11						
4	0xD0											

SAT

Control the color saturation. The resolution is 0.8% / LSB.

0	0 %
:	:
128	100 % (default)
:	:
255	200 %



СН	Index	Contrast Control										
	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
1	0x11											
2	0x51											
3	0x91		CONT									
4	0xD1											

CONT

Control the contrast. The resolution is 0.8% / LSB. 0 0 % : : 128 100 % (default)

255 200 %

СН	Index	Brightness Control										
CIT	IIIUEA	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
1	0x12											
2	0x52		BRT									
3	0x92				Dr	<b>N</b>						
4	0xD2											

BRT

Control the brightness. The resolution is 0.2IRE / LSB. 0 -25 IRE : : 128 0 (default) : : 255 25 IRE



	<b>0</b> 11			Color Filter Control										
	СН	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]				
	1	0x13												
	2	0x53		OMP	CI	PF	100	MODE						
	3	0x93	IFC	JIVIF	01	_FF	ACCI	NODE	AFCI	GMODE				
	4	0xD3												
IFC	FCOMPSelect the IF-compensation filter mode0No compensation (default)1+1 dB/ MHz2+2 dB/ MHz3+3 dB/ MHz													
CLPF Select the Color LPF mode 0 550KHz bandwidth 1 750KHz bandwidth (default) 2 950KHz bandwidth 3 1.1MHz bandwidth														
ACCMODE Control the time constant of auto color control loop 0 Slower 1 Slow 2 Fast 3 Faster (default)														
APCMODE			Cont 0 1 2 3	1 Slow 2 Fast										

3 Faster (default)



СН	Index	Peaking and Color Killer Control										
CIT	IIIUEA	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
1	0x14		YPEAK_Y									
2	0x54				YPEAK_X		0	CKIL				
3	0x94	IPE/										
4	0xD4											

YPEAK\_Y

Control the luminance peaking for SCALER Y path

- 0 No peaking (default)
- 1 31.25%
- 2 62.5%
- 3 93.75%

YPEAK\_X

## Control the luminance peaking for SCALER X path

- 0 No peaking (default)
- 1 31.25%
- 2 62.5%
- 3 93.75%

CKIL

## Control the color killing mode

- 0,1 Auto detection mode (default)
- 2 Color is always alive
- 3 Color is always killed



	СН	Index				Scaler Filt	er Control						
	СП	muex	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
	1	0x15											
	2	0x55		F_Y		F_X	SCI F	LT_Y	SCI F	LT_X			
	3	0x95	V LI	'_'	VLI	· _/	OOLI						
	4	0xD5											
VL	.PF_Y		<ul> <li>Select the vertical anti-aliasing filter mode for VSCALER Y</li> <li>0,1 Full bandwidth (default)</li> <li>2 0.25 Line-rate bandwidth</li> <li>3 0.18 Line-rate bandwidth</li> </ul>										
VL	.PF_X		0,1 2										
SC	LFLT	_Y	0 1 2	ct the horizo Full bandwi 2 MHz band 1.5 MHz band 1 MHz band	dth (default dwidth Indwidth	asing filter n )	node for HS	SCALER Y					
SCLFLT_XSelect the horizontal anti-aliasing filter mode for HSCALER X0Full bandwidth (default)12 MHz bandwidth21.5 MHz bandwidth31 MHz bandwidth													



СН	Index	Trap Filter Control for Path X										
CIT		[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
1	0x16					0		_	0			
2	0x56		COM		0							
3	0x96	YBWI	COM	IBMD	0	0	0	0	0			
4	0xD6											

СН	Index	Trap Filter Control for Path Y										
CIT	IIIUEA	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
1	0x17											
2	0x57		001		0	0	0	0	0			
3	0x97	YBWI	COIV	COMBMD		U	U	0	U			
4	0xD7											

YBWI

- Select the luminance trap filter mode
  0 Narrow bandwidth trap filter mode (default)
  1 Wide bandwidth trap filter mode

COMBMD

- Select the adaptive comb filter mode
- 0,1 Adaptive comb filter mode (default)
- Force trap filter mode 2
- 3 Not supported



СН	Index	Vertical Scaler Ratio Control for Path X											
CIT	IIIUEA	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]				
1	0x18		VSCALE[15:8]										
1	0x19		VSCALE[7:0]										
2	0x58		VSCALE[15:8]										
2	0x59	VSCALE[7:0]											
3	0x98				VSCAL	.E[15:8]							
3	0x99		VSCALE[7:0]										
4	0xD8 VSCALE[15:8]												
4	0xD9				VSCA	LE[7:0]							

СН	Index			Vertical \$	Scaler Ratio	<b>Control</b>	for Path Y						
	IIIUEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]				
1	0x1A		VSCALE[15:8]										
	0x1B		VSCALE[7:0]										
2	0x5A		VSCALE[15:8]										
2	0x5B	VSCALE[7:0]											
3	0x9A				VSCAL	E[15:8]							
3	0x9B		VSCALE[7:0]										
4	0xDA	VSCALE[15:8]											
4	0xDB				VSCAI	_E[7:0]							

VSCALE

The 16-bit register defines a vertical scaling ratio. The actual vertical scaling ratio is VSCALE[15:0] /  $(2^{16} - 1)$ . VSCALE1 and VSCALE2 define the different vertical scaling ratio for dual scaler. The default value is 16 bit 0xFFF.



СН	Index			Horizonta	Scaler Rat	tio Contro	I for Path X						
CIT	IIIUEA	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]				
1	0x1C		HSCALE[15:8]										
	0x1D		HSCALE[7:0]										
2	0x5C		HSCALE[15:8]										
2	0x5D	HSCALE[7:0]											
3	0x9C				HSCAL	.E[15:8]							
3	0x9D	HSCALE[7:0]											
A 0xDC HSCALE[15:8]													
4	0xDD	HSCALE[7:0]											

СН	Index			Horizontal	Scaler Rat	io Control	for Path Y						
	IIIUEA	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]				
1	0x1E		HSCALE[15:8]										
	0x1F		HSCALE[7:0]										
2	0x5E		HSCALE[15:8]										
2	0x5F	HSCALE[7:0]											
3	0x9E				HSCAL	E[15:8]							
3	0x9F		HSCALE[7:0]										
4	0xDE HSCALE[15:8]												
4	0xDF	HSCALE[7:0]											

HSCALE

The 16-bit register defines a horizontal scaling ratio. The actual horizontal scaling ratio is  $HSCALE[15:0] / (2^{16} - 1)$ . HSCALE1 and HSCALE2 define the different horizontal scaling ratio for dual scaler. The default value is 16 bit 0xFFFF.



СН	Index			Vertic	al Scaler C	ontrol for l	Path X		
CIT	IIIUEA	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
1	0x20								
2	0x60	0			224/				4
3	0xA0	0	VFLT_MD	VE	3W	PALDLY	ODD_EN	EVEN_EN	1
4	0xE0								

СН	Index			Vertic	al Scaler C	ontrol for l	Path X		
	IIIUCA	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
1	0x21								
2	0x61	0				PALDLY	ODD_EN	EVEN_EN	4
3	0xA1	U	VFLT_MD	VE	VBW				1
4	0xE1								

VFLT_MD	<ul> <li>Select the vertical scaling filter mode</li> <li>Vertical poly-phase filter mode is selected (default)</li> <li>Vertical bandwidth control mode is selected with VBW bits</li> </ul>
VBW	Control the vertical bandwidth only if VFLT_MD bit is high 0,1 Not supported (default) 2 Wide 3 Narrow
PAL_DLY	<ul> <li>Select the PAL delay line mode</li> <li>Normal vertical scaling operation in chroma path (default)</li> <li>PAL delay line mode is selected in chroma path</li> </ul>
ODD_EN	<ul> <li>Control valid signal in ODD field</li> <li>Valid signal is always disabled in ODD field</li> <li>Normal operation (default)</li> </ul>
EVEN_EN	<ul> <li>Control valid signal in EVEN field</li> <li>Valid signal is always disabled in EVEN field</li> <li>Normal operation (default)</li> </ul>



	СН	Index				Output Fo	ormatter			
	СП	maex	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
	1	0x22								
	2	0x62	BGNDEN	BGNDCL R	NOVID_656	LIM_16	SW_	ANA_SW	OUT_	FMT
	3	0xA2					RESET		•••· <u>-</u>	
	4	0xE2								
BGNDENControl the background color on/off0Background color is disabled (default)1Background color is enabled										
BG	BGNDCLRSelect the background color mode only if BGNDEN bit is high0Blue color mode (default)1Black color mode									
NOVID_656Select the optional set of 656 SAV/EAV code sequence for no-video status0Normal 656 SAV/EAV code sequence (default)1An optional set of 656 SAV/EAV code sequence for no-video status							;			
LIN	M_16		0		ut range ges are limite ges are limite					
SV	V_RE	SET	This 0	bit is self-cle	n by software earing in a fe eration (defau reset	w clocks af		ers.		
AN	IA_SV	<ul> <li>SW</li> <li>Control the analog input channel switch</li> <li>0 VIN_A channel is selected (default)</li> <li>1 VIN_B channel is selected</li> </ul>								
OUT_FMTSelect the output format0ITU-R BT.656 format (default)18-bit ITU-R BT.601 format2Dual ITU-R BT.656 with 54MHz format3Not supported										

СН	Index	Reserved											
CII	IIIUEA	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]				
1	0x23		0	0		0	0	0	1				
2	0x63	4			1								
3	0xA3	1											
4	0xE3												

This control register is reserved for putting the part into test mode. For normal operation, the above value should be set in this register.



	СН	Index			Mo	tion Detect	ion Sensiti	vity		
		Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
	1	0x24							SPTSENS	
	2	0x64		11/10	SENS			SENS		
	3	0xA4		LVLC	DEINO			DEINO		
	4	0xE4								
LV	LSEN	S	0 :	ol the level More sensit : Less sensit	ive	of motion de	tector (defa	ult : 3)		
T№	1PSEN	NS	0 :	rol the temp More sensit : Less sensit	ive	vity of motio	n detector (	default : 1)		
SP	TSEN	IS	Control the spatial sensitivity of motion detector (default : 1) 0 More sensitive : : 3 Less sensitive							

СН	Index	Motion Detection Control										
CIT	IIIUEA	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
1	0x25											
2	0x65		0									
3	0xA5		0				MDPERIOD					
4	0xE5											

**MDPERIOD** 

Control the velocity of motion detector (default : 3)

- 0 No field interval
- 1 1 field interval
  - :

:

31 31 field interval



СН	Index			Masking	Motion Det	ection Are	a MASK1				
CIT	IIIUEA	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
1	0x27					MDMASK1[11:8]					
I	0x26				MDMAS	SK1[7:0]					
2	0x67					MDMASK1[11:8]					
2	0x66	MDMASK1[7:0]									
3	0xA7						MDMAS	SK1[11:8]			
3	0xA6				MDMASK1[7:0]						
4	0xE7 MDMASK1[11:8]										
4 0xE6 MDMASK1[7:0]											

СН	Index			Masking	Motion Det	ection Are	a MASK2				
CIT	IIIUEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
1	0x27		MDMAS	K2[11:8]							
1	0x28		MDMASK2[7:0]								
2	0x67		MDMAS	K2[11:8]							
2	0x68	MDMASK2[7:0]									
3	0xA7		MDMAS	K2[11:8]							
3	0xA8	MDMASK2[7:0]									
4	0xE7		MDMAS	K2[11:8]							
4	0xE8	MDMASK2[7:0]									

СН	Index			Masking	Motion Det	ection Are	a MASK3					
CIT	IIIUEA	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
1	0x2A						MDMAS	K3[11:8]				
1	0x29	MDMASK3[7:0]										
2	0x6A					MDMASK3[11:8]						
2	0x69	MDMASK3[7:0]										
3	0xAA						MDMAS	K3[11:8]				
3	0xA9	MDMASK3[7:0]										
4	0xEA						MDMAS	K3[11:8]				
4	0xE9	MDMASK3[7:0]										



СН	Index	Masking Motion Detection Area MASK4										
	IIIUEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
1	0x2A		MDMAS	K4[11:8]								
I	0x2B		MDMASK4[7:0]									
2	0x6A		MDMAS	K4[11:8]								
2	0x6B	MDMASK4[7:0]										
3	0xAA		MDMAS	K4[11:8]								
3	0xAB				MDMAS	SK4[7:0]						
4	0xEA		MDMAS	K4[11:8]								
4	0xEB	MDMASK4[7:0]										

СН	Index			Masking	Motion Det	ection Are	a MASK5			
CIT	IIIUEA	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
1	0x2D						MDMAS	SK5[11:8]		
I	0x2C		MDMASK5[7:0]							
2	0x6D						MDMAS	SK5[11:8]		
2	0x6C				MDMAS	SK5[7:0]				
3	0xAD						MDMAS	SK5[11:8]		
3	0xAC				MDMAS	ASK5[7:0]				
4	0xED						MDMAS	SK5[11:8]		
4	0xEC				MDMAS	SK5[7:0]				

СН	Index			Masking	Motion Det	ection Are	a MASK6				
	IIIUEA	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
1	0x2D		MDMAS	K6[11:8]							
	0x2E				MDMAS	SK6[7:0]					
2	0x6D		MDMAS	K6[11:8]							
2	0x6E				MDMAS	SK6[7:0]					
3	0xAD		MDMAS	K6[11:8]							
3	0xAE				MDMAS	SK6[7:0]					
4	0xED		MDMAS	K6[11:8]							
4	0xEE		MDMASK6[7:0]								



СН	Index			Masking	Motion Det	ection Are	a MASK7			
CIT	IIIUEA	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
1	0x30						MDMAS	K7[11:8]		
I	0x2F				MDMASK7[7:0]					
2	0x70					MDMASK7[11:8]				
2	0x6F				MDMAS	ASK7[7:0]				
3	0xB0						MDMAS	K7[11:8]		
3	0xAF				MDMAS	ASK7[7:0]				
4	0xF0						MDMAS	K7[11:8]		
4	0xEF				MDMAS	SK7[7:0]				

СН	Index			Masking	Motion Det	ection Are	a MASK8			
CIT	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
1	0x30		MDMAS	K8[11:8]						
1	0x31		MDMASK8[7:0]							
2	0x70		MDMAS	K8[11:8]						
2	0x71				MDMAS	SK8[7:0]				
3	0xB0		MDMAS	K8[11:8]						
3	0xB1				MDMAS	SK8[7:0]				
4	0xF0		MDMAS	K8[11:8]						
4	0xF1	MDMASK8[7:0]								

СН	Index			Masking	Motion Det	ection Are	a MASK9			
CIT	IIIUEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
1	0x33						MDMAS	K9[11:8]		
I	0x32				MDMAS	/ASK9[7:0]				
2	0x73					MDMASK9[11:8]				
2	0x72				MDMAS	SK9[7:0]				
3	0xB3						MDMAS	K9[11:8]		
3	0xB2				MDMAS	ASK9[7:0]				
4	0xF3						MDMAS	K9[11:8]		
4	0xF2				MDMAS	SK9[7:0]				



СН	Index			Masking I	Motion Det	ection Area	a MASK10				
on	IIIUEX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
1	0x33		MDMASI	<10[11:8]							
	0x34		MDMASK10[7:0]								
2	0x73		MDMASI	<10[11:8]							
2	0x74				MDMAS	K10[7:0]					
3	0xB3		MDMAS	<10[11:8]							
3	0xB4				MDMAS	K10[7:0]					
4	0xF3		MDMAS	<10[11:8]							
4 0xF4 MDMASK10[7:0]											

СН	Index			Masking I	Motion Dete	ection Area	a MASK11			
	IIIUEA	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
1	0x36						MDMAS	K11[11:8]		
	0x35		MDMASK11[7:0]							
2	0x76						MDMAS	K11[11:8]		
2	0x75				MDMAS	K11[7:0]				
3	0xB6						MDMAS	K11[11:8]		
3	0xB5				MDMAS	ASK11[7:0]				
4	0xF6						MDMAS	K11[11:8]		
4	0xF5				MDMAS	K11[7:0]				

СН	Index			Masking I	Notion Dete	ection Area	a MASK12				
CIT	IIIUEA	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
1	0x36		MDMASI	<12[11:8]							
	0x37				MDMAS	K12[7:0]					
2	0x76		MDMAS	<12[11:8]							
2	0x77				MDMAS	K12[7:0]					
3	0xB6		MDMAS	<12[11:8]							
3	0xB7				MDMAS	K12[7:0]					
4	0xF6		MDMASK12[11:8]								
4	0xF7		MDMASK12[7:0]								

MDMASK1~12 Select mask area of motion detector. An active region is divided into 12x12 mask areas as illustrated in Fig. 11. If the mask bit in specific area is programmed into high, the specific area is ignored in operation of motion detector. But for proper operation, more than 4 mask areas should be enabled in any case. (default : 0x00)



	lue el esse		No	o video and	Motion De	etection Fla	<b>ig</b> (Read on	ly)	
	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
	0x38	DET_ NOVID4	DET_ NOVID3	DET_ NOVID2	DET_ NOVID1	DET_ MOTION4	DET_ MOTION3	DET_ MOTION2	DET_ MOTION1
DET_NOVID4 Status for detection of video loss in Channel 4 0 Video is alive 1 Video loss is detected									
DET	[_NOVID3	Sta 0 1	tus for detec Video is a Video loss			annel 3			
DET	[_NOVID2	Sta 0 1	tus for detec Video is a Video loss			annel 2			
DET	[_NOVID1	Sta 0 1	tus for deteo Video is a Video loss			annel 1			
DET	ſ_MOTION4	4 Sta 0 1	tus for detec No motior Motion is c	n	ion in Chanı	nel 4			
DET	_motion:	3 Sta 0 1	tus for detec No motior Motion is c	n	ion in Chanı	nel 3			
DET_MOTION2 Status for detection of Motion in Channel 2 0 No motion 1 Motion is detected									
DET_MOTION1 Status for detection of Motion in Channel 1 0 No motion 1 Motion is detected									



Index		Clear Interrupt Flag											
	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]					
0x39	CLEAR_ NOVID4	CLEAR_ NOVID3	CLEAR_ NOVID2	CLEAR_ NOVID1	CLEAR_ MOTION4	CLEAR_ MOTION3	CLEAR_ MOTION2	CLEAR_ MOTION1					

IRQCLR Setting high to bits clears interrupt requests of corresponding bits. This bit is self-clearing in a few clocks after setting high (default : 0x00)

Index		Enable Interrupt Flag											
	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]					
0x3A	EN_ NOVID4	EN _ NOVID3	EN_ NOVID2	EN _ NOVID1	EN _ MOTION4	EN_ MOTION3	EN_ MOTION2	EN_ MOTION1					

IRQENA

Enable the corresponding (0x38, 0x39) interrupt register bit (default : 0x00)



	Index			Mis	cellaneous (	Control Reg	gister		
	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
	0x3B	OE	NVMD	ACTIVE	_MODE[1:0]	0	CK27_POL	IRQPOL	IRQRPT
OE		Coi 0 1	ntrol the tri-s Outputs a Outputs a	re Tri-state	e (default)				
NVN	ИD	Sel 0 1	ect the outp Video loss Motion de	s flag (defa					
ACT	TVE_MODE	E Sel 0 1 2 3	ect the outp HACTIVE VACTIVE Horizontal Vertical va	(default) valid pixe					
CK2	27_POL	Sel 0 1		.656 data (	ity outputs at the outputs at the				
IRQ	POL	Sel 0 1	ect the IRQ Active hig Active low	h (default)					
IRQ	RPT	0 1		ains the s	tate until the i e at regular ir				



Ind	Index	U Gain									
IIIUEA	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
0x3	С		U_GAIN[7:0]								

U\_GAIN

Adjust gain for U (or Cb) component. The resolution is 0.8% / LSB.

0	0 %
:	:
128	100 % (default)
:	:
255	200 %

Index	V Gain									
IIIUEA	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
0x3D		V_GAIN[7:0]								

V\_GAIN

Adjust gain for V (or Cr) component. The resolution is 0.8% / LSB.

	J ··· · · · · · · · · · · · · · · · · ·
0	0 %
:	:
128	100 % (default)
:	:
255	200 %



Index	U Offset									
IIIUEA	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
0x3E		U_OFF[7:0]								

U\_OFF

U (or Cb) offset adjustment register. The resolution is 0.4% / LSB.

0	-50 %
: 128 :	: 0 % (default) :
255	50 %

	Index	V Offset									
		[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
	0x3F		V_OFF[7:0]								

V\_OFF

V (or Cr) offset adjustment register. The resolution is 0.4% / LSB.

	n j unset aujustine
0	-50 %
:	:
128	0 % (default)
:	:
255	50 %



	Index				ADC Pov	ver Down			
	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
	0x78	0	0	0	0	ADC_ PWDN4	ADC_ PWDN3	ADC_ PWDN2	ADC_ PWDN1
ADC_PWDN4 Power down the ADC of Channel 4 0 Normal (default) 1 Power down									
ADC_PWDN3 Power down the ADC of Channel 3 0 Normal (default) 1 Power down									
ADO	C_PWDN2	Pov 0 1	wer down th Normal (d Power do	efault)	hannel 2				
ADC_PWDN1 Power down the ADC of Channel 1 0 Normal (default) 1 Power down									



Index				Rese	erved			
Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0x79	1	0	0	0	0	0	0	0

This control register is reserved for putting the part into test mode. For normal operation, the above value should be set in this register.

Index	Reserved										
muex	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
0x7A	0	0	0	0	0	0	0	0			

This control register is reserved for putting the part into test mode. For normal operation, the above value should be set in this register.



	Index				Field Offs	et Control				
	maex	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
	0x7B		T FLD_OFST							
	OXID	_4Y	_4X	_3Y	_3X	_2Y	_2X	_1Y	_1X	
FL	D_OFST_4`	Ý Р 0 1		peration (de			·	f Channel 4		
FL	D_OFST_4	K F	emove the fie	eld offset be	tween ODD	and EVEN	for X path o	f Channel 4		
			Normal o	peration (de						
FL	D_OFST_3	-	emove the fie			and EVEN	for Y path o	f Channel 3		
		0 1		peration (de the field offs	efault) set between	ODD and E	VEN field			
FL	D_OFST_3	K F	emove the fie			and EVEN	for X path o	f Channel 3		
		0 1		peration (de the field offs	fault) et between	ODD and E	VEN field			
FL	D_OFST_2`		Remove the field offset between ODD and EVEN for Y path of Channel 2 0 Normal operation (default)							
			1 Remove the field offset between ODD and EVEN field							
FL	D_OFST_2	К F 0	Remove the field offset between ODD and EVEN for X path of Channel 2 0 Normal operation (default)							
		-	Remove the fi			and EVEN	field			
FL	OFST_1`		emove the fie			and EVEN	for Y path o	f Channel 1		
1			0 Normal operation (default) Remove the field offset between ODD and EVEN field							
FLD_OFST_1X			emove the fie			and EVEN	for X path o	f Channel 1		
		0 1 F	Normal o Remove the fi	peration (de eld offset be		and EVEN	field			



Index	Reserved										
	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
0x7C	0	0	0	0	0	0	0	0			

This control register is reserved for putting the part into test mode. For normal operation, the above value should be set in this register.

Index		Reserved										
	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]				
0x7D	0	0	0	0	0	0	0	0				

This control register is reserved for putting the part into test mode. For normal operation, the above value should be set in this register.

Index		Reserved										
	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]				
0xB8	0	0	0	0	0	0	0	0				

This control register is reserved for putting the part into test mode. For normal operation, the above value should be set in this register.



Index	Luma and Chroma Coring										
Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
0xF8	HAV_VALID	0	0	0	C_CORE[1:0]		Y_H_CC	DRE[1:0]			

HAV_VALID	<ul> <li>Select VALID output mode</li> <li>Valid data indicator only for active data (default)</li> <li>Valid data indicator for both active data and ITU-R 656 timing codes</li> </ul>
C_CORE	<ul> <li>Coring to reduce the noise in the chrominance</li> <li>No coring</li> <li>Coring value is within 128 +/- 1 range</li> <li>Coring value is within 128 +/- 2 range (default)</li> <li>Coring value is within 128 +/- 4 range</li> </ul>
Y_H_CORE	<ul> <li>Coring to reduce the high frequency noise in the luminance</li> <li>No coring</li> <li>Coring value is within +/- 1 range</li> <li>Coring value is within +/- 2 range (default)</li> </ul>

3 Coring value is within +/- 4 range



	Index	Chroma Delay and Comb Filter Correlation Reference										
	Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
ĺ	0xF9	0	CDEL[2:0]		0	FLD_656	1	0				

CDEL

Adjust the group delay of chrominance path relative to luminance

0	-2.0 pixel
1	-1.5 pixel

-1.5 pixel -1.0 pixel

2 3 -0.5 pixel

4 0.0 pixel (default)

5 0.5 pixel

6 1.0 pixel

1.5 pixel 7

FLD\_656

Control the field polarity mode in ITU-R 656 timing codes

Fixed field polarity according to ITU-R 656 format (default) 0

Controllable field polarity by FLDPOL register 1

(0x0E,0x4E,0x8E,0xCE)



Index	Reserved										
	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]			
0xFA	0	0	1	1	1	1	0	0			

This control register is reserved for putting the part into test mode. For normal operation, the above value should be set in this register.

Index		Reserved										
Index	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]				
0xFB	0	0	0	1	0	0	0	0				

This control register is reserved for putting the part into test mode. For normal operation, the above value should be set in this register.

Index		Reserved										
	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]				
0xFC	0	0	0	0	0	0	0	0				

This control register is reserved for putting the part into test mode. For normal operation, the above value should be set in this register.

Index		Reserved										
	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]				
0xFD	0	0	0	0	0	0	0	0				

This control register is reserved for putting the part into test mode. For normal operation, the above value should be set in this register.



## **Parametric Information**

## **DC Electrical Parameters**

Table 7 A	bsolute Ma	ximum Rating	gs		
Parameter	Symbol	Min	Тур	Max	Units
VDDA (measured to VSSA)	VDDAM			3.5	V
VDD (measured to VSS)	VDDIM			3.5	V
VDDO (measured to VSS)	<b>VDD</b> <sub>OM</sub>			4.6	V
Voltage on any signal pin (See the note below)	-	VSS-0.5		6.0	V
Analog Input Voltage	-	VDD <sub>AM</sub> -0.5		VDD <sub>AM</sub> +0.5	V
Storage Temperature	Ts	- 65		150	°C
Junction Temperature	TJ	0		125	°C
Vapor Phase Soldering (15 Seconds)	TVSOL			220	°C

## NOTE: Long-term exposure to absolute maximum ratings may affect device reliability, and permanent damage may occur if operate exceeding the rating. The device should be operated under recommended operating condition.

#### Parameter Symbol Units Min Тур Max VDDA (measured to VSSA) **VDD**<sub>A</sub> 2.25 2.5 2.75 V VDD (measured to VSS) VDD 2.25 2.5 2.75 V VDDO (measured to VSS) **VDD**<sub>O</sub> V 3.0 3.3 3.6 Maximum |VDD<sub>I</sub> - VDD<sub>A</sub>| V 0.3 V Maximum |VDDo - VDDA| 1.05 Maximum |VDDo - VDDI V 1.05 Analog VIN Amplitude Range V 0.5 1.0 2.0 (AC coupling required)

 $T_A$ 

0

## Table 8 Recommended Operating Conditions

**NOTE:** Power On/Off sequence should keep the following rule.

Ambient Operating Temperature

- Apply power to VDD, VDDA and VDDO at the same time
- If it is difficult to apply the power to these pins at the same time, apply the power to VDDO first and to VDD/VDDA later.
- Cut the power of VDD, VDDA and VDDO at the same time
- If it is difficult to cut the power of these pins at the same time, cut the power of VDD/VDDA first and of VDDO later.



°C

85

Table 9 DC Characteristics						
Parameter	Symbol	Min	Тур	Max	Units	
Digital Inputs						
Input High Voltage (TTL)	VIH	2.0		5.5	V	
Input Low Voltage (TTL)	VIL	-0.3		0.8	V	
Input Leakage Current (@VI=2.5V or 0V)	١L			±1	uA	
Input Capacitance	CIN		6		pF	
Digital Outputs						
Output High Voltage	V <sub>OH</sub>	2.4			V	
Output Low Voltage	Vol			0.4	V	
High Level Output Current (@V <sub>OH</sub> =2.4V)	Іон	5.7	11.6	18.6	mA	
Low Level Output Current (@V <sub>OL</sub> =0.4V)	loL	4.1	6.7	8.2	mA	
Tri-state Output Leakage Current (@Vo=2.5V or 0V)	loz			±1	uA	
Output Capacitance	Co		6		pF	
Analog Pin Input Capacitance	CA		6		pF	

## Table 10 Supply Current and Power Dissipation

Parameter	Symbol	Min	Тур	Max	Units
Analog Supply Current (2.5V)	Idda		50	55	mA
Digital Internal Supply Current (2.5V)	IDDI		400	440	mA
Digital I/O Supply Current (3.3V)	Iddo		10	11	mA
Total Power Dissipation	Р		1.16	1.27	W



## **AC Electrical Parameters**

Parameter	Symbol	Min	Тур	Max	Units
Delay from CLK54I to CLK27O	1	5		12	ns
Hold from CLK27O to Data	2a	16			ns
Delay from CLK27O to Data	2b			19	ns
Hold from CLK54I to Data	3a	5			ns
Delay from CLK54I to Data	3b			12	ns



Fig 21 Clock and Data Timing Diagram



Parameter	Symbol	Min	Тур	Max	Units
Bus Free Time between STOP and START	t <sub>BF</sub>	1.3			us
SDAT setup time	<b>t</b> sSDAT	100			ns
SDAT hold time	t <sub>hSDAT</sub>	0		0.9	us
Setup time for START condition	<b>t</b> sSTA	0.6			us
Setup time for STOP condition	<b>t</b> sSTOP	0.6			us
Hold time for START condition	t <sub>hSTA</sub>	0.6			us
Rise time for SCLK and SDAT	t <sub>R</sub>			300	ns
Fall time for SCLK and SDAT	t⊧			300	ns
Capacitive load for each bus line	C <sub>BUS</sub>			400	pF
SCLK clock frequency	<b>f</b> sclk			400	KHz

## Table 12. Serial Interface Timing



Fig 22. Serial Interface Timing Diagram



Parameter	Symbol	Min	Тур	Max	Units
CSB setup until AEN active	<b>t</b> su (1)	10			ns
PDATA setup until AEN, WENB active	<b>t</b> su (2)	10			ns
AEN, WENB, RENB active pulse width	tw	40			ns
CSB hold after WENB, RENB inactive	<b>t</b> h (1)	60			ns
PDATA hold after AEN, WENB inactive	<b>t</b> h (2)	60			ns
PDATA delay after RENB active	<b>t</b> d (1)			12	ns
PDATA delay after RENB inactive	<b>t</b> d (2)			12	ns

Table 13. Parallel Interface Timing



Fig 23. Write Timing Diagram in Parallel Interface



Fig 24. Read Timing Diagram in Parallel Interface



Parameter	Symbol	Min	Тур	Max	Units
Analog characteristics	-,		- 71-		
Differential gain	DG			3	%
Differential phase	DP			2	deq
Channel Cross-talk	Qct			-50	dB
Bandwidth (at –3dB)	BW		7	00	MHz
Horizontal PLL					
Line frequency (60Hz)	fн		15.734		KHz
Line frequency (50Hz)	fн		15.625		KHz
Permissible static deviation	$\Delta f_{H}$			±6	%
Subcarrier PLL					
Subcarrier frequency (NTSC-M)	fsc		3.579545		MHz
Subcarrier frequency (PAL-BDGHI)	f <sub>SC</sub>		4.433619		MHz
Subcarrier frequency (PAL-M)	fsc		3.575612		MHz
Subcarrier frequency (PAL-N)	fsc		3.582056		MHz
Lock in range	Δfsc	±800			Hz
AGC (Auto Gain Control)					
Range	AGC	-6		18	dB
ACC (Auto Color Gain Control)					
Range	ACC	-6		30	dB
Oscillator Input					
Nominal frequency	fosc		54		MHz
Permissible frequency deviation	∆fosc/fosc			±100	ppm
Duty cycle	dtosc			60	%

#### Table 14 Decodor Parte .



## Package Dimension





	128L							
SYMBOL	MI	LLIMET	ER	INCH				
	MIN,	NOM,	MAX,	MIN,	NOM,	MAX,		
b	0.170	0.200	0.270	0.007	0.008	0.011		
e	0.50 BSC. 0.020 BSC.			BSC.				
D2	18.50			0.728				
E2		12.50			0.492			
TOLEF	RANCES	SOF	FORM	AND F	озітіо	N		
000		0.20			0.008			
bbb	0.20				0.008			
000		0.08			0.003			
ppp		0.08	—	—	0.003			

### COTROL DIMENSIONS ARE IN MILLIMETERS.

8L							
INCH	SYMBOL	М	ILLIMET	£κ	INCH		
MIN, NOM, MAX,	SIMBOL	MIN,	NOM.	MAX,	MIN,	NOM,	MAX,
0.0070.0080.011 0.020 BSC.	A	—	—	3.40			0.134
0.728	A1	0.25			0.010		
0.492	A2	2.5D	2.72	2.90	0.098	0.107	0.114
AND POSITION	D	23	.20 BA	SIC	0.9	913 BA	SIC
0.008 0.008	 D1	20	.00 BA	SIC	0.787 BASIC		
<u> </u>	E	17	.20 BA	SIC	0.6	577 BA	SIC
0.003 —	E1	14	.00 BA	SIC	0.5	551 BA	SIC
	R2	0.13		0.30	0.005		0.012
	R1	0.13			0.005		
	θ	0°		7'	0,		7°
	θ1	0*	—	—	0*		—
ALLOY 42 L/F	$\theta_2$ , $\theta_3$	7' REF			7° REF		
COPPER L/F	15° REF		15" REF				
	С	0.11	0.15	0.23	0.004	0.006	0.009
	L	0.73	0.88	1.03	0.029	0.035	0.041
	L <sub>1</sub>	1	.60 RE	F	0.	.063 R	EF
	5	0.20			0.008		
				•		•	

NOTES :

1. DIMENSION D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25mm PER SIDE, DIMENSIONS D1 AND E1 DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE -H-

2. DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF THE 5 DIMENSION AT MAXIMUM MATERIAL CONDITION, DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT,



## **Application Information**

## **Video Input Interface**

TW2804 has a built-in 2:1 input MUX for software controllable input selections. This MUX can be used to select two composite video sources. For a typical application, a video input requires an analog low-pass filter for alias reduction. An illustration is shown in the following application schematic.

## **Clamping / AGC**

TW2804 has built-in clamping and AGC circuitry. The analog inputs must be AC coupled through an external 2.2uF capacitor. Without it, no extra external component is needed for this operation. The clamping and AGC tracking time constant can be controlled through register setting.

## **Video Output Interface**

All video data and sync outputs of four channels are synchronous to pin CLK27O. Therefore, pin CLK27O should be connected to four channel interfaces for synchronizing data.

## **Power-Up**

After power-up, TW2804 registers have unknown values. The RSTB pin must be asserted and released to bring all registers to its default values. After reset, TW2804 data outputs are tri-stated. The OE (0x3B) register should be written after reset to enable outputs desired.







# **Revision History**

Revision	Date	Description	Product Code
0.9	Oct / 01 / 2002	Engineering Release	E BAHB (Eng RevB)
1.0	Dec / 11 / 2002	<ol> <li>Update Application Schematic (P.77)</li> <li>Update Recommended Value of Control Register Map (P.31~32)</li> </ol>	E BAHB (Eng RevB)
1.1	Jan / 29 / 2003	<ol> <li>Update Control Register Map (Read only description is added) (P.29~30, P.33~34, P.58)</li> </ol>	E BAHB (Eng RevB)
1.2	Feb / 04 / 2003	<ol> <li>Update Application Schematic (P.77)</li> <li>Update Recommended Value of Control Register Map (P.31~32)</li> </ol>	E BAHB (Eng RevB)
1.3	Feb / 17 / 2003	<ol> <li>Update Control Register Map (Default value is added) (P.34, P.40, P.45, P.47, P.60)</li> <li>Update Fig.14 (P.25)</li> </ol>	E BAHB (Eng RevB)
2.0	Feb / 19 / 2003	<ol> <li>Change Pin Diagram (P.5~7)</li> <li>Update Application Schematic (P.76)</li> </ol>	E BAHC (Eng RevC)
2.1	Apr / 25 / 2003	<ol> <li>Update Fig 4 and Fig 9 (P.12, P.16)</li> <li>Update Table 4 (P.23)</li> <li>Update Control Register Map and Recommended Value (P.29~32, P.35, P.40, P.45~47, P.50~51, P.60, P.63~70)</li> <li>Fix FLDPOL and NVMD mode (P.41, P.60)</li> </ol>	E BAHC (Eng RevC)
2.2	Jul / 21 / 2003	(1) Update Fig 19 (P.27)	E BAHC (Eng RevC)
2.3	Aug / 16 / 2003	<ol> <li>Change digital power(Pin 111) and ground pin(Pin 128) to analog power and ground pin (P.5 ~ 7)</li> <li>Change Recommended Value of Control Register 0xFB (P.69)</li> <li>Update parallel interface timing diagram (P.27)</li> <li>Update Application Schematic (P.77)</li> </ol>	E BAHD (Eng RevD)
2.4	Sep / 09 / 2003	<ol> <li>Update Supply Current and Power Dissipation information (P.72)</li> <li>Update Application Information (P.76)</li> <li>Update Application Schematic (P.77)</li> </ol>	E BAHD (Eng RevD)
2.5	Nov / 11 / 2003	<ol> <li>Update Fig 12 and Fig 15 (P.23, P.25)</li> <li>Update Control Register Map (P.65)</li> <li>Update Decoder Performance Parameter (P.74)</li> <li>Update Application Schematic (P.78)</li> </ol>	E BAHE (Eng RevE)
2.6	Dec / 26 / 2003	<ol> <li>Update Register Description for VBW bits (P.50)</li> <li>Update Serial and Parallel Interface Timing Parameter (P.74,75)</li> <li>Update Analog Characteristics (P.76)</li> </ol>	E BAHE (Eng RevE)

 Table 15
 Datasheet Revision History



2.7	Apr / 08 / 2004	<ol> <li>Update Recommended Value of Control Register Map (P.31~32)</li> <li>Update Application Schematic (P.80)</li> </ol>	BAHE (RevE)
2.8	May / 04 / 2004	(1) Update Application Schematic (P.80)	BAHE (RevE)
2.9	Jul / 14 / 2004	<ol> <li>Update Supply Current and Power Dissipation information (P.72)</li> <li>Update Application Schematic (P.80)</li> </ol>	BAHE (RevE)
3.0	Jul / 16 / 2005	<ol> <li>Update the Ambient Operating Temperature (P.71)</li> <li>Update the Power On/Off sequence (P.71)</li> </ol>	BAHE (RevE)
FN7732.0	Jan / 31 / 2011	Assigned file number FN7732.0 to datasheet as this will be the first release with an Intersil file number. Replaced header and footer with Intersil header and footer. No changes to datasheet content.	
FN7732.1	May 8, 2017	Applied header/footer. Moved Introduction, Features and applications to page 1.	

## Table 16. List of Revision Point in TW2804 RevC

No.	Issue	TW2804 RevB	TW2804 RevC
1	Cross-talk	Cross-talk between adjacent input channels	Remove cross-talk by modifying analog circuit and changing analog pin location
2	100% amplitude, 100% saturation Color bar pattern	Clipping the yellow and cyan pattern	Fixed by adjusting data range
3	Contrast range	Biased toward upper range	Fixed by adjusting contrast range
4	Background color pattern	Not supported	Supported with Blue and Black pattern
5	Vertical scaling filter	A little aliasing noise is remained	Rejected perfectly by improving vertical scaling filter
6	IRQ polarity	Only active high is supported	Both active high and low are supported
7	Optional ITU –R 656 code set	Not supported	Optional No-video and non-valid code set are supported
8	Peaking filter	Common mode in Scaling X and Y path	Separate mode in Scaling X and Y path

## Table 17 List of Revision Point in TW2804 RevD

No.	Issue	TW2804 RevC	TW2804 RevD
1	ADC Linearity	Not good in ADC linearity	Improve ADC linearity

## Table 18 List of Revision Point in TW2804 RevE

No.	Issue	TW2804 RevD	TW2804 RevE
1	ADC Linearity	Improve ADC linearity	Improve ADC linearity more
2	Field Offset Control	Not supported	Supports the field offset control for speeding up the field rate in analog switching mode



© Copyright Intersil Americas LLC 2011-2017. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see <a href="http://www.intersil.com/product\_tree">www.intersil.com/product\_tree</a>

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at <a href="http://www.intersil.com/en/support/qualandreliability.html">http://www.intersil.com/en/support/qualandreliability.html</a>

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see http://www.intersil.com

FN7732 Rev.1.00 May 19, 2017

