

TP65B110HRU

650V Bi-Directional Switch (BDS) in TOLT

Description

The TP65B110HRU is a 650V 110mΩ common-drain Bi-Directional Switch (BDS) based on Renesas' SuperGaN® Bi-Directional platform. It conducts and blocks current in both directions with smallest footprint and a best-in-class switching figure of merit. The product combines a bidirectional, high-voltage, depletion-mode GaN with two normally-off low-voltage silicon MOSFETs to provide superior performance, with high threshold for standard gate-drive compatibility, easy integration, and robust reliability for advanced power applications.

Benefits

- Ultra-fast switching for high efficiency, high power-density converters
- Smaller footprint and lower cost versus back-to-back unidirectional switches
- High noise immunity and easy to drive, with no negative voltage required
- Reliable under the widest range of operating conditions, including AC and DC
- Facilitates cost-effective GaN adoption, reducing system size, weight, and costs

Features


- Insulated gate with high threshold
- Built-in freewheeling diode with low voltage drop
- Negligible reverse recovery charge
- Low Qg and low Qoss
- High dv/dt immunity
- Soft- and hard-switching capability
- Transient over-voltage capability
- DC bias withstand capability
- 2kV ESD capability (HBM and CDM)
- JEDEC qualified
- RoHS compliant and Halogen-free packaging

Applications


- PV inverters
- Battery chargers
- Motor drives
- AI datacenter and telecom power supplies
- UPS



Product Diagrams



TP65B110HRU TOLT



Specifications

V <sub>SS</sub> (V)	±650
V <sub>SS(TR)</sub> (V)	±800
V <sub>GS(TH)</sub> (V)	3
R <sub>SS(on)</sub> (mΩ) typical	110
Q <sub>OSS</sub> (nC) typical	54
Q <sub>G</sub> (nC) typical	6.8

## Contents

<b>1. Pin Information</b> .....	<b>3</b>
1.1 Pin Assignments .....	3
1.2 Pin Descriptions .....	3
<b>2. Specifications</b> .....	<b>4</b>
2.1 Absolute Maximum Ratings .....	4
2.2 Thermal Specifications .....	4
2.3 Recommended Operating Conditions .....	4
2.4 Gate Characteristics .....	5
2.5 On-State Characteristics .....	5
2.6 Off-State Characteristics .....	5
2.7 Dynamic Characteristics .....	6
2.8 Diode Characteristics .....	6
<b>3. Typical Characteristics</b> .....	<b>7</b>
<b>4. Test Circuits and Waveforms</b> .....	<b>11</b>
<b>5. Modes of Operation</b> .....	<b>11</b>
<b>6. Device Architecture</b> .....	<b>12</b>
<b>7. Design Considerations</b> .....	<b>12</b>
<b>8. Package Outline Drawings</b> .....	<b>13</b>
<b>9. Related Information</b> .....	<b>14</b>
<b>10. Ordering Information</b> .....	<b>14</b>
<b>11. Revision History</b> .....	<b>14</b>

## Figures

Figure 1. Pin Assignments .....	3
Figure 2. Typical Output Characteristics, $T_J = 25^\circ\text{C}$ Parameter: $V_{G1S1}$ .....	7
Figure 3. Typical Output Characteristics, $T_J = 150^\circ\text{C}$ Parameter: $V_{G1S1}$ .....	7
Figure 4. Typical Transfer Characteristics, Parameter: $T_J$ .....	7
Figure 5. Typical Reverse Conduction Characteristics, Parameter: $T_J$ .....	7
Figure 6. Typical On-State Resistance vs Gate-Source Voltage .....	8
Figure 7. Typical On-State Resistance vs Junction Temperature, Normalized at $25^\circ\text{C}$ .....	8
Figure 8. Typical Gate Charge Characteristics $I_{SS} = 5\text{A}$ , $V_{SS} = 400\text{V}$ .....	8
Figure 9. Typical Capacitance Characteristics with Single Gate Off and Both Gates Off, $f = 1\text{MHz}$ .....	8
Figure 10. Output Charge vs Voltage .....	9
Figure 11. Output Energy vs Voltage .....	9
Figure 12. Thermal Resistance vs Pulse Width (single pulse) .....	9
Figure 13. Max Power Dissipation vs Case Temperature .....	9
Figure 14. Safe Operating Area, Parameter Pulse Width .....	10
Figure 15. Switching Time Test Circuit .....	11
Figure 16. Switching Time Waveform .....	11
Figure 17. Both Gates On/Off .....	11
Figure 18. Opposite Gate On .....	11
Figure 19. Device Symbol and Device Architecture .....	12
Figure 20. Package Outline Drawing – 16-TOLT $10.1 \times 9.9 \times 2.3\text{ mm}$ Body .....	13

# 1. Pin Information

## 1.1 Pin Assignments




Figure 1. Pin Assignments

## 1.2 Pin Descriptions

Pin Number	Pin Name	Description
1-6	S1	Source 1
7	KS1	Kelvin Source 1
8	G1	Gate 1
9	G2	Gate 2
10	KS2	Kelvin Source 2
11-16	S2	Source 2
Tab	Sub	GaN HEMT Substrate (Thermal path)

## 2. Specifications

### 2.1 Absolute Maximum Ratings

$T_c = 25^\circ\text{C}$  unless otherwise stated.

**Caution:** Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

Symbol	Parameter		Limit Value	Unit
$V_{SS(AC)}$	Off-state Continuous AC Voltage between S1 and S2 ( $T_J = -55^\circ\text{C}$ to $150^\circ\text{C}$ )		650	Vpk
$V_{SS(DC)}$	Off-state Continuous DC Voltage between S1 and S2 ( $T_J = -55^\circ\text{C}$ to $150^\circ\text{C}$ )		$\pm 650$	V
$V_{SS(TR)}$	Off-state Transient Voltage between S1 and S2 <sup>[1]</sup>		$\pm 800$	
$V_{GS,max}$	Continuous Gate to Source Voltage		$\pm 12$	
$V_{GS,max (TR)}$	Transient Gate to Source Voltage		$\pm 20$	
$P_D$	Maximum Power Dissipation at $T_c = 25^\circ\text{C}$		156	
$I_{SS}$	Continuous Source Current at $T_c = 25^\circ\text{C}$ <sup>[2]</sup>		$\pm 24$	A
	Continuous Source Current at $T_c = 100^\circ\text{C}$ <sup>[2]</sup>		$\pm 15$	
$I_{SSM}$	Pulsed Source Current (pulse width: $10\mu\text{s}$ )		$\pm 110$	
$T_c$	Operating Temperature Junction	Case	-55 to +150	$^\circ\text{C}$
$T_J$		Junction	-55 to +150	$^\circ\text{C}$
$T_s$	Storage Temperature		-55 to +150	$^\circ\text{C}$
$T_{SOLD}$	Reflow Soldering Temperature <sup>[3]</sup>		260	$^\circ\text{C}$

1.  $< 10\mu\text{s}$  events, 60s cumulative.
2. Both gates on.
3. Reflow MSL3.

### 2.2 Thermal Specifications

Symbol	Parameter	Typical Value	Unit
$R_{\theta JC}$	Junction-to-case	0.8	$^\circ\text{C/W}$
$R_{\theta JA}$	Junction-to-ambient	50	

### 2.3 Recommended Operating Conditions

Symbol	Parameter	Minimum	Typical	Maximum	Unit
$V_{GS,off}$	Off-State Gate Voltage	-	0	0	V
$V_{GS,on}$	On-State Gate Voltage	7	9	-	

## 2.4 Gate Characteristics

$T_J = 25^\circ\text{C}$ , Opposite gate on at 9V, unless otherwise stated.

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Unit
$V_{GS(th)}$	Gate Threshold Voltage	$I_{SS} = 0.5\text{mA}$	2.6	3	3.4	V
$\Delta V_{GS(th)}/T_J$	Threshold Voltage Temperature Coefficient	$I_{SS} = 0.5\text{mA}$	-	-4	-	mV/ $^\circ\text{C}$
gm	Gate Transconductance	$V_{SS} = 20\text{V}, I_{SS} = 10\text{A}$	-	35	-	S
$Q_G$	Total Gate Charge	$V_{GS} = 0\text{V to } 7\text{V}$ $V_{SS} = 400\text{V}$ $I_{SS} = 5\text{A}$	-	6.8	-	nC
$Q_{GS}$	Gate-Source Charge		-	3	-	
$Q_{GD}$	Gate-Drain Charge		-	1.5	-	
$I_G$	Gate-to-Source Leakage Current	$V_{GS} = 9\text{V}$	-	0.1	1	$\mu\text{A}$
		$V_{GS} = -9\text{V}$	-	0.1	1	
		$V_{GS} = 20\text{V}$	-	6	-	
		$V_{GS} = -20\text{V}$	-	6	-	
$R_{G,int}$	Internal Gate Resistor	-	-	1.8	-	$\Omega$

## 2.5 On-State Characteristics

$T_J = 25^\circ\text{C}$  unless otherwise stated.

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Unit
$R_{SS,on}$	On-State Resistance between S1 and S2	Both gates on ( $V_{G1S1} = 9\text{V}, V_{G2S2} = 9\text{V}$ ) $I_{SS} = 10\text{A}$	-	110	140	m $\Omega$
		Both gates on ( $V_{G1S1} = 9\text{V}, V_{G2S2} = 9\text{V}$ ) $I_{SS} = 10\text{A}, T_J = 150^\circ\text{C}$	-	230	-	m $\Omega$

## 2.6 Off-State Characteristics

$T_J = 25^\circ\text{C}$  unless otherwise stated.

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Unit
$I_{SS,OFF}$	Off-State Source Leakage Current	$V_{SS} = \pm 650\text{V}$ $V_{G1S1} = 0\text{V}, V_{G2S2} = 0\text{V}$	-	$\pm 2$	$\pm 20$	$\mu\text{A}$
		$V_{SS} = \pm 650\text{V}$ $V_{G1S1} = 0\text{V}, V_{G2S2} = 0\text{V}$ $T_J = 150^\circ\text{C}$	-	$\pm 20$	-	$\mu\text{A}$

## 2.7 Dynamic Characteristics

T<sub>J</sub> = 25°C, G1 blocking, unless otherwise stated.

Symbol	Parameter	Test Conditions	G2 On (V <sub>G2S2</sub> = 9V) Typical	G2 Off (V <sub>G2S2</sub> = 0V) Typical	Unit
C <sub>ISS</sub>	Input Capacitance	V <sub>G1S1</sub> = 0V V <sub>S2S1</sub> = 400V f = 1MHz	810	777	pF
C <sub>OSS</sub>	Output Capacitance		63	65	
C <sub>RSS</sub>	Reverse Transfer Capacitance		0.9	0.7	
C <sub>O(er)</sub>	Output Capacitance, Energy Related <sup>[1]</sup>	V <sub>G1S1</sub> = 0V V <sub>S2S1</sub> = 0V to 400V	80	81	pF
C <sub>O(tr)</sub>	Output Capacitance, Time Related <sup>[2]</sup>		156	134	
Q <sub>OSS</sub>	Output Charge	V <sub>G1S1</sub> = 0V V <sub>S2S1</sub> = 0V to 400V	62	54	nC
t <sub>D(on)</sub>	Turn-on Delay	V <sub>G1S1</sub> = 0 to 9V V <sub>S2S1</sub> = 400 I <sub>S2S1</sub> = 5A R <sub>g,on</sub> = 27Ω R <sub>g,off</sub> = 3.3Ω	23.5	-	ns
t <sub>R</sub>	Rise Time		2.6	-	
t <sub>D(off)</sub>	Turn-off Delay		19.2	-	
t <sub>F</sub>	Fall Time		15.4	-	

1. Equivalent capacitance to give same stored energy from 0V to 400V.
2. Equivalent capacitance to give same charging time from 0V to 400V.

## 2.8 Diode Characteristics


T<sub>J</sub> = 25°C unless otherwise stated.

Symbol	Parameter <sup>[1]</sup>	Test Conditions	Minimum	Typical	Maximum	Unit
V <sub>SS,FW</sub>	Free-Wheeling Voltage Drop	G1 off (V <sub>G1S1</sub> = 0V) G2 on (V <sub>G2S2</sub> = 9V) I <sub>S1S2</sub> = 10A	-	1.9	-	V


1. Negligible reverse recovery charge due to low-voltage Silicon MOSFET technology.

### 3. Typical Characteristics


$T_c = 25^\circ\text{C}$  unless otherwise stated.




**Figure 2. Typical Output Characteristics,  $T_J = 25^\circ\text{C}$**   
Parameter:  $V_{G1S1}$



**Figure 3. Typical Output Characteristics,  $T_J = 150^\circ\text{C}$**   
Parameter:  $V_{G1S1}$



**Figure 4. Typical Transfer Characteristics,**  
Parameter:  $T_J$



**Figure 5. Typical Reverse Conduction Characteristics,**  
Parameter:  $T_J$




Figure 6. Typical On-State Resistance vs Gate-Source Voltage




Figure 7. Typical On-State Resistance vs Junction Temperature, Normalized at 25°C




Figure 8. Typical Gate Charge Characteristics  
 $I_{SS} = 5A, V_{SS} = 400V$




Figure 9. Typical Capacitance Characteristics with Single Gate Off and Both Gates Off,  
 $f = 1MHz$




Figure 10. Output Charge vs Voltage




Figure 11. Output Energy vs Voltage




Figure 12. Thermal Resistance vs Pulse Width (single pulse).




Figure 13. Max Power Dissipation vs Case Temperature




Figure 14. Safe Operating Area, Parameter Pulse Width

## 4. Test Circuits and Waveforms




Figure 15. Switching Time Test Circuit




Figure 16. Switching Time Waveform

## 5. Modes of Operation

The GaN BDS has three modes of operation:

- Both gates off
- Both gates on
- Single gate on

When **both gates are on**, the device conducts current in both directions with the lowest on-state resistance. Use this mode during conduction time to ensure lowest conduction losses.

When a **single gate is on**, the device rectifies, conducting current in one direction and blocking it in the other. Use this mode during deadtime periods to ensure a free-wheeling path for inductive currents while preventing shoot-through in half-bridge legs.

When **both gates are off**, the device blocks current in both directions. No free-wheeling path is available in neither direction. Use this mode with caution: unclamped inductive switching at high voltage may push the device beyond maximum ratings.




Figure 17. Both Gates On/Off




Figure 18. Opposite Gate On

## 6. Device Architecture

The GaN BDS consists of a high-voltage **D-mode GaN HEMT** connected in cascode configuration with two low-voltage silicon MOSFETs. The D-mode GaN HEMT monolithically integrates the high-voltage bidirectional voltage blocking capability in common-drain configuration for smallest footprint and highest switching figure of merit. The **low-voltage silicon MOSFETs** ensure high gate threshold, high gate robustness and efficient reverse conduction. Because of the cascode architecture, the BDS product is capable of both soft-switching and hard-switching with high di/dt and dv/dt immunity, and no internal or external substrate bias circuitry is required.

The substrate of the GaN die is directly connected to the **package tab** for highest thermal performance. The substrate terminal is at high electrical impedance and requires no electrical connection.




Figure 19. Device Symbol and Device Architecture

## 7. Design Considerations

If a heatsink is used, a thermal insulating material should be inserted between the package tab and the heatsink to ensure proper electrical isolation.

## 8. Package Outline Drawings




Figure 20. Package Outline Drawing – 16-TOLT 10.1 × 9.9 × 2.3 mm Body

## 9. Related Information

All technical documents for Renesas GaN Power devices are accessible from the [GaN Power Solutions](#) page.

## 10. Ordering Information

Part Number	Package Description	Package Configuration
TP65B110HRU-TR <sup>[1]</sup>	16-TOLT 10.1 × 9.9 × 2.3 mm	Bi-directional, Common Drain

1. "-TR" suffix refers to tape and reel.

## 11. Revision History

Revision	Date	Description
1.00	Mar 10, 2026	Initial release.

## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

### Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

### Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit [www.renesas.com/contact-us/](http://www.renesas.com/contact-us/).