

SLG47910 Datasheet

1K LUT Digital Configurable Array

Description

The SLG47910 is a small size, low power component for common FPGA applications. The user creates their circuit design by writing RTL Verilog or using the graphical mode to configure the interconnections, logic blocks, and input/output pins of the SLG47910. This highly versatile device allows a wide variety of FPGA applications to be designed.

Features

- Dense Array of Configurable Logic
 - 1120 5-bit Look-Up Tables (LUTs)
 - 1120 D-type Flip Flops (DFFs)
 - 5 kb distributed Static Random-Access Memory (SRAM)
 - 32 kb embedded SRAM (BRAM)
 - Configurable through onboard NVM and/or SPI interface
- 50 MHz On-chip Oscillator (OSC)
- Phase-Locked Loop (PLL)
 - · Clock from external source or internal Oscillator
- Power Supply
 - V_{DDIO}: 1.71 V to 3.465 V
 - V_{DDC}: 1.1 V ± 5 %
- Power-On-Reset (POR)
- General Purpose Input Output (GPIO) Count
 - 19 GPIOs + 2 GPIs in STQFN Packaging
- Configuration Modes
 - Internal One-Time Programmable (OTP) Non-Volatile Memory (NVM)
 - External SPI Flash Memory with power-down option
 - External SPI Microcontroller (MCU)
- Maximum Configuration Bitstream Security (OTP Mode)
- Reset and Low Power Sleep Functionality with data retention (GPO, FPGA Core, BRAMs)
- Operating Temperature Range: -40 °C to +85 °C
- RoHS Compliant/Halogen-Free Package
 - 24-pin STQFN: 3.0 mm x 3.0 mm x 0.55 mm, 0.4 mm pitch

Applications

- Consumer Electronics
- Data Communications Equipment
- Handheld and Portable Electronics
- Notebooks and Tablet PCs
- Industrial Applications

Contents

Des	criptic	on		1
Fea	tures.			1
Арр	licatio	ons		1
Con	tents			2
1.	Over	view		6
	1.1	Block Di	agram	6
	1.2	Block De	escription	7
2.	Pin Ir	nformatio	n	9
	2.1	Pin Assi	gnments - STQFN	9
	2.2	Pin Desc	criptions	10
	2.3	Signal D	escriptions	11
		2.3.1	Power and Control Pins	11
		2.3.2	Configuration Pins	11
		2.3.3	Global Pins	12
3.	Spec	ifications	5	13
	3.1	Absolute	Maximum Ratings	13
	3.2	Recomm	nended Operating Conditions	13
	3.3	Electrica	I Specifications	14
		3.3.1	GPIOs Specifications	14
		3.3.2	GPIO Pull-Up Resistance Specifications	17
		3.3.3	PLL Specifications	17
		3.3.4	Oscillator Specifications	17
		3.3.5	Power-On-Reset Specifications	18
		3.3.6	Estimated Current Consumption Values	18
		3.3.7	Timing Specifications	19
		3.3.8	Supply Current Specifications	20
		3.3.9	BRAM Specifications	20
		3.3.10	PWR (nRST) and EN (nSLEEP) Specifications	21
		3.3.11	Typical Building Block Performance	21
4.	Gene	ral Purpo	ose Input Output Buffers	23
	4.1	Digital IC	D	23
5.	FPG/	Core		25
	5.1	Introduct	tion	25
	5.2	FPGA C	ore Composition	25
	5.3	Configur	able Logic Blocks	26
		5.3.1	Configurable Logic Blocks for Logic	26
		5.3.2	Configurable Logic Blocks for Memory	28
	5.4	Core IO	Buffers	31
		5.4.1	Typical IO Behavior During Power-Up	32
		5.4.2	Supported Standards	32
		5.4.3	Programmable Pull-Up Resistors	32
6.	Clock	king		33



	6.1	Clock Network	33
	6.2	On-Chip Oscillator	34
		6.2.1 Overview	34
		6.2.2 Signal Descriptions	34
	6.3	Phase-Locked Loop	35
		6.3.1 Overview	35
		6.3.2 Signal Descriptions	36
	6.4	Logic-As-Clock	37
7.	Powe	r-Up and Configuration Sequence	38
8.	Confi	guration Modes	42
9.	Block	(RAM	43
	9.1	BRAM Structure	43
	9.2	BRAM Slices	44
		9.2.1 BRAM Slice Structure	44
	9.3	BRAM Considerations	45
	9.4	Address Extension	45
		9.4.1 Write Operations for BRAM	46
		9.4.2 Read Operation for BRAM	47
10.	Pack	age Top Marking Definitions	48
	10.1	STQFN 24L 3.0 mm x 3.0 mm, 0.4P FCA	48
11.	Pack	age Information	49
	11.1	Package Outline Drawing for STQFN 24L 3.0 mm x 3.0 mm x 0.55 mm, 0.4P FC Package	49
	11.2	Junction-to-Ambient Thermal Resistance (θ_{JA})	50
	11.3	Moisture Sensitivity Level	50
	11.4	STQFN Handling	
	11.5	Soldering Information	50
12.	Ther	nal Guidelines	50
13.	Layo	ut Guidelines	51
	13.1	Layout Guidelines for STQFN 24L 3.0 mm x 3.0 mm x 0.55 mm, 0.4P FC Package	51
14.	Orde	ring Information	51
	14.1	Tape and Reel Specifications	51
	14.2	Carrier Tape Drawing and Dimensions	51
		14.2.1 STQFN 24L Carrier Tape Drawing	53
Glo	ssary.		53
Ref	erence	'S	54
Rev	ision	History	63

Figures

Figure 1. Block Diagram	6
Figure 2. Pin Assignments for 24-pin STQFN	9
Figure 3. GPIO Buffers	23
Figure 4. FPGA Core	25
Figure 5. Configurable Logic Blocks for Logic	26
Figure 6. Configurable Logic Blocks for Logic (cont.)	27
Figure 7. Configurable Logic Blocks for Memory	28
Figure 8. Configurable Logic Blocks for Memory used in Shift Register Mode	29
Figure 9. Configurable Logic Blocks for Memory used in Embedded Memory Mode	30
Figure 10. Core IO Buffers	31
Figure 11. Clock Network Signals and Positions	33
Figure 12. On-Chip Oscillator	34
Figure 13. Phase-Locked Loop Block Diagram	35
Figure 14. Logic-As-Clock Network	
Figure 15. Power-Up Sequence	38
Figure 16. FPGA_CORE_READY and FUNC_MODE Signals Behaviour	39
Figure 17. Device On/Off State Cycle Timing Diagram (PWR/EN Pin)	41
Figure 18. Embedded Block RAM	43
Figure 19. BRAM Slice Structure	44
Figure 20. BRAM Timing Diagram for Write Operations	46
Figure 21. BRAM Timing Diagram for Read Operations	47
Figure 22. STQFN-24 Package Top Marking	48
Figure 23. STQFN-24 Package Outline Drawing	49
Figure 24. Recommended Landing Pattern for STQFN 24L	51
Figure 25. Carrier Tape Drawing for STQFN 24L	53



Tables

Table 1. Block Control	8
Table 2. STQFN-24 Pin Assignments	9
Table 3. Pin Descriptions	10
Table 4. Power and Control Pins	11
Table 5. Configuration Pins	11
Table 6. Global Pins	12
Table 7. GPIO Functionality	24
Table 8. Supported Input/Output Standards	32
Table 9. Clock Network Signals & Positions in GoConfigure Software	34
Table 10. State of Modules in Different Chip Modes	
Table 11. BRAM Configuration	44
Table 12. Write Address Extension using bits 5-7	45
Table 13. Read Address Extension using bits 2-4	45
Table 14. Junction-to-Ambient Thermal Resistance	50
Table 15. MSL Classification	50
Table 16. Tape and Reel Specifications	51
Table 17. Carrier Tape Drawing and Dimensions	



1. Overview

The components of the SLG47910 are shown in the Block Diagram (Figure 1).

1.1 Block Diagram



Figure 1. Block Diagram

1.2 Block Description

<u>GPIO</u>

The GPIO pins are general-purpose digital input-output circuits that can be programmed as inputs, a push-pull output, an open drain or bidirectional. They contain configurable output buffers with different strengths and input buffers with two types of pull-up resistors. The GPIOs connect to the FPGA Core via an interface of Input Output Blocks (IOBs). Output enable (OE) signal is available for each GPIO. If the GPIO is configured as an output, the signal is also received by the input buffer. GPIO [6:3] are used to configure the device in SPI modes.

BRAM

The 32 kb embedded SRAM is separated into two 16kb blocks (BRAM). One BRAM consists of four SRAM instances. The SRAM instance is a synchronous one write port, and one read port memory and can be configured as a dual port SRAM. Two-port addressing allows simultaneous reading and writing of two different address locations. Positive edge-triggered input latches are on the ports for address, data, and enable signals. Each SRAM instance can be programmed in different width and depth configurations. The width and depth configurations are the same for the write and read ports and can be changed asynchronously by IOB signals. Four SRAM instances have shared clock paths for read ports and one more for write ports. FPGA Core has a separate interface with North and South 16k BRAMs. The BRAM does not connect directly with the GPIO.

FPGA Core

The FPGA Core consists of FPGA fabric and a ring of interface blocks called IOBs. The IOBs are used to communicate between the FPGA fabric and the other embedded blocks. The FPGA fabric consists of an Interconnect Matrix, an array of Configurable Logic Blocks (CLBs), Configuration Registers, and a Global Clock Tree. Each CLB contains LUTs, DFFs, and a clock network, which are used to implement user-defined logic functions. In addition, some CLBs in the Array can be configured in Embedded Memory Mode (EMM) and Shift Register Mode (SRM). These modes are used to implement distributed RAM. The Configuration Registers are a volatile type of memory that stores the FPGA design after the chip configuration. The Configuration Registers can be loaded from the OTP or SPI modes.

OTP Block

The 384 kb OTP is used to store user defined configurations. The 384 kb OTP is a One Time Programmable NVM block that allows users to store the FPGA design once the design has been finalized. The device will load the FPGA design from OTP during the power-up sequence.

Power-on Reset

The POR circuit monitors the VDDIO and VDDC power supplies and keeps the SLG47910 in reset state upon power up until V_{DDIO} and V_{DDC} are within the specified voltage ranges. The POR reset will occur if power rails drop below the specified voltage range after the device has been powered up. A POR reset will tri-state all GPIOs.

<u>SPI</u>

The SPI Master and SPI Slave are dedicated circuits that allow the Configuration RAM to be programmed. The SPI Master and SPI Slave connect to GPIO3 (SPI_SCLK), GPIO4 (SPI_SS), GPIO5 (SPI_SI), and GPIO6 (SPI_SO). This block cannot be accessed by user logic due to Hard IP.

Clocking

SLG47910 has three clocking sources: PLL, OSC, and LaC (Logic-As-Clock).

The PLL and Oscillator can be used to generate internal clocks. The PLL receives clock sources from the Oscillator or through GPIO2. The PLL can generate a wide range of frequencies. The Oscillator frequency is 50 MHz. The OSC, PLL, and LaCs can drive the BRAM and the FPGA Core. GPIO can be used to input external Logic-As -Clock (LaC) with the help of the IO Planner in the software. LaC can be used to route logic signal from the core to the clock tree input.

Note: Only two clock domains are supported simultaneously.

EN/PWR

The EN (nSLEEP) and PWR (nRST) inputs are used to control the power consumption as shown in Table 1.

Table	1.	Block	Control
1 4 6 10	•••		••••••

PWR (nRST)	EN (nSLEEP)	Description
0	x	 Device Reset/Off State: Configuration of FPGA Core is not retained, and Array Power is gated PLL, OSC, and OTP memory are disabled BRAM data is not retained unless BRAM Keep Register value at Reset = 1 (see Reg [193] in A Register Definitions) GPIO in Hi-Z state and not retained unless REG_GPIO_KEEP = 1.
1	0	 Lower Power/Retention State: Configuration of FPGA Core is retained, and Array Power is gated PLL, OSC and OTP memory are disabled BRAM data is retained if BRAM (03) Register Enable = 0 (see Reg[320] in A Register Definitions) and if BRAM (47) Register Enable = 0 (see Reg[321] in A Register Definitions) GPIO is not in Hi-Z state and data is retained.
1	1	Configuration Mode: From internal OTP From external SPI From MCU interface FPGA Core, GPIO, BRAM, PLL, and OSC are controlled by IOBs.



2. Pin Information

2.1 Pin Assignments - STQFN



Figure 2. Pin Assignments for 24-pin STQFN

	Table 2. STQFN-24 Fill Assignments					
Pin #	Signal Name	Pin Functions				
1	GPIO10	General Purpose IO				
2	GPIO11	General Purpose IO				
3	GPIO12	General Purpose IO				
4	GPIO13	General Purpose IO				
5	GPIO14	General Purpose IO				
6	GPIO15	General Purpose IO				
7	GPIO16	General Purpose IO				
8	GPIO17	General Purpose IO				
9	GPIO18	General Purpose IO				
10	EN (nSLEEP)	Sleep Mode Control Input (active LO)				
11	PWR (nRST)	Reset Mode Control Input (active LO)				
12	GND Ground					
13	GPIO0	General Purpose IO				
14	GPIO1	General Purpose IO				
15	GPIO2	General Purpose IO or PLL refCLK Input				
16	GPIO3/SPI_CLK	General Purpose IO or SPI Serial Clock				
17	GPIO4/SPI_SS	General Purpose IO or SPI Slave Select				
18	GPIO5/SPI_SI	General Purpose IO or SPI Serial Input				
19	GPIO6/SPI_SO	General Purpose IO or SPI Serial Output/Config				
20	GPIO7	General Purpose IO				
21	VDDIO	Power for IO				
22	VDDC	Power for Core				
23	GPIO8	General Purpose IO				
24	GPIO9	General Purpose IO				

Table 2. STQFN-24 Pin Assignments

2.2 Pin Descriptions

STQFN		Secor	equence	
Pin No	Pin Name	OTP Mode	SPI Mode	MCU Mode
1	GPIO10			
2	GPIO11			
3	GPIO12			
4	GPIO13			
5	GPIO14			
6	GPIO15			
7	GPIO16			
8	GPIO17			
9	GPIO18			
10	EN			
11	PWR			
12	VSS			
13	GPIO0			
14	GPIO1			
15	GPIO2			
16	GPIO3		SPI_SCLK	SPI_SCLK
17	GPIO4		SPI_SS	SPI_SS
18	GPIO5		SPI_SI (MISO)	SPI_SI (MOSI)
19	GPIO6		SPI_SO (MOSI)	SPI_SO (MISO)/CONFIG
20	GPIO7			
21	VDDIO			
22	VDDC			
23	PIO8			
24	GPIO9			
1] Note: Gre	een cells correspond to	Input signals and orange cells	s correspond to output signals	

Table 3. Pin Descriptions

2.3 Signal Descriptions

2.3.1 Power and Control Pins

Table 4. Power and Control Pins

Pin Name (Signal Name)	Function	Description	
VDDC	Power	Core Power Supply	
VDDIO	Power	Power for IO in Bank	
GND	Ground	Ground	
EN (nSLEEP)	Sleep	Retention Function	
PWR (nRST)	Reset	Reset Signal	

2.3.2 Configuration Pins

Table 5. Configuration Pins

Signal Name Primary Secondary GPIO3		- Function IO		Description		
Primary	Secondary	Function	10	Description		
		Configuration SPI Mode	Clock Output	In Master SPI Mode, this pin outputs the clock to external SPI memory.		
GPIO3	SPI_SOLK	Configuration MCU Mode	Clock Input	In Slave SPI (MCU) Mode, this pin inputs the clock from external processor.		
GPIO3		General IO	Ю	In user mode, after configuration, this pin can be programmed as general IO in user function.		
		Secondary Function IO Description SPL_SCLK Configuration SPI Mode Clock Output In Master SPI Mode, this pin outputs the clock to external SPI memory. SPL_SCLK Configuration MCU Mode Clock Input In Slave SPI (MCU) Mode, this pin inputs the clock from external processor. General IO IO In user mode, after configuration, MCU Mode In user mode, after configuration, this pin can be programmed as general IO in user function. SPI_SS Configuration SPI Mode Input Depending on the SPI and Slave settings, the SPI_SS in is used to select programming mode SPI. Configuration MCU Mode Output Depending on the SPI and Slave settings, the SPI_SS in is used to select programming MCU load mode. General IO IO In user mode, after configuration, MCU Mode In user function PI_SO (MISO Configuration SPI Mode Input MISO is a data pin. This pin is used to transmit data from the slave to the master. Whenever the slave sends data, that data will be collected over the MISO pin by the master. General IO IO In user mode, after configuration, MCU Mode In user mode, after configuration, this pin can be programmed as general IO in user function SPI_SI (MOSI) Configuration MCU Mode In User mode, afte				
Primary GPIO3 GPIO4 GPIO5	361_33	-	Output	Depending on the SPI and Slave settings, the SPI_SS in is used to select programming MCU load mode.		
		General IO IO IO IO in user function. SPI_SS Configuration SPI Mode Input Depending on the SPI and Slave settings, the SPI_SS in is used to se programming mode SPI. Configuration MCU Mode Output Depending on the SPI and Slave settings, the SPI_SS in is used to se programming MCU load mode. General IO Output Depending on the SPI and Slave settings, the SPI_SS in is used to se programming MCU load mode. General IO IO In user mode, after configuration, this pin can be programmed as gene IO in user function .SO (MISO) Configuration SPI Mode Input MISO is a data pin. This pin is used to transmit data from the slave to master. Whenever the slave sends data, that data will be collected over the MISO pin by the master. _SI (MOSI) Configuration MCU Mode INput MOSI is a data pin. This pin is used to transmit data from the master to the slave device. Whenever the master sends data, that data will be collected over the MOSI pin by the slave. General IO IO In user mode, after configuration, this pin can be programmed as gene collected over the MOSI pin by the slave.				
	SPI_SO (MISO)	SO (MISO) -		master. Whenever the slave sends data, that data will be collected over		
GPIO5	SPI_SI (MOSI)	-	input	the slave device. Whenever the master sends data, that data will be		
		General IO	Ю			
	SPI_SO (MOSI)	U		the slave device. Whenever the master sends data, that data will be		
GPIO6	SPI_SI (MISO) / CONFIG	-	Output	master. Whenever the slave sends data, that data will be collected over the MISO pin by the master. In MCU Mode, the CONFIG signal is flagged		
		General IO	Ю	In user mode, after configuration, this pin can be programmed as general IO in user function		



2.3.3 Global Pins

Signal Name	Function	ю	Description	
GPIO [1:0]	General IO	Ю	In user mode, after configuration, this pin can be programmed as general IO in user function.	
	General IO	IO	In user mode, after configuration, this pin can be programmed as gene IO in user function.	
GPIO2	PLL ref CLK	Input	This IO can be programmed as a reference clock for the device in user function when receiving clock from PLL.	
GPIO [18:7]	General IO	Ю	In user mode, after configuration, this pin can be programmed as general IO in user function.	

Table 6. Global Pins

3. Specifications

3.1 Absolute Maximum Ratings

Note: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, so functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification are not implied. Exposure to the absolute maximum conditions for extended periods may affect the device reliability.

Parameter	Conditions	Min	Max	Unit
Supply Voltage (V _{DDC})	Non-operational	-0.3	1.21	V
Supply Voltage (V _{DDIO})		-0.3	3.465	V
Voltage at Digital Input Pins	I _{OL} = -100 μA	-0.3	3.465	V
	Push-pull 1x		10	mA
	Push-pull 2x		20	mA
Maximum RMS or DC current (through single GPIO pin)	Open-drain 1x		9	mA
	Open-drain 2x		18	mA
Current at Digital Input Pin		-1.0	1.0	mA
Input Leakage Current (Absolute Value)			1000	nA
IVDDIO DC Current through VDDIO Pin [1]			200	mA
I_{VDDC} DC Current though V_{DDC} Pin ^[1]			200	mA
I _{GND} DC Current through GND ^[1]			200	mA
Continuous Power Dissipation (JESD51-7, $T_A = +85 \text{ °C}$)	QFN-24 (Derate 17.9 mW/°C above $T_A = +85$ °C)		1161	mW
Storage Temperature Range		-65	+150	°C
Junction Temperature			+150	°C
ESD Protection (Human Body Model)		2000		V
ESD Protection (Charged Device Model)		500		V
Moisture Sensitivity Level			1	
[1] Package limits.	•			

3.2 Recommended Operating Conditions

Parameter	Min	Тур	Мах	Unit
Supply Voltage (V _{DDC})	1.045	1.1	1.155	V
Supply Voltage (V _{DDIO})	1.710	2.5	3.465	V
Operating Junction Temperature (T_J)[1]	-40	+25	+85	°C
Capacitor Value at V_{DDC} and V_{DDIO}	0.1			μF
[1] Parameters were measured with $T_A = T_J$.	•			



3.3 Electrical Specifications

3.3.1 GPIOs Specifications

 $T_A = -40$ °C to +85 °C, $V_{DDIO} = 1.71$ V to 3.465 V, $V_{DDC} = 1.1$ V ±5%, unless otherwise specified.

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Input Leakage Current	I _{I_LKG}	V_{DDIO} = 3.465 V, V_{IN} = 0 to V_{DDIO}	-600		+600	nA
Max Absolute Data Skew – Input Paths	T _{skew_di_pin}	V_{DDC} = 1.1 ±5 %, V_{DDIO} = 1.71 V	1.51	3.25	6.23	ns
Max Absolute Data Skew – Output Paths	T _{skew_do_pin}	$V_{DDC} = 1.1 \pm 5$ %, $V_{DDIO} = 1.71$ V	1.65	3.62	7.96	ns
Input/Output Pin Capacitance	C _{IO_PIN}	$T_{J} = +25 \text{ °C}$ $C_{IO_PIN} = C_{GPIO} + C_{PAD} + C_{PIN}$		3.6		pF
V _{DDIO} = 1.8 V ±5 %					•	
V _{DDIO} Leakage Current	I _{DDIO_LKG}			0.28	4.37	μA
HIGH-level Input Voltage	V _{IH}	Logic Input HIGH	0.65 x V _{DDIO}		3.465	V
LOW-level Input Voltage	VIL	Logic Input LOW	GND - 0.3 V		0.35 x V _{DDIO}	v
		Push-pull 1x, I _{OH} = 0.5 mA	0.982 x V _{DDIO}			V
	V _{OH}	Push-pull 2x, I _{OH} = 1 mA	0.965 x V _{DDIO}			V
		Push-pull 1x, I _{OH} = 2 mA	0.928 x V _{DDIO}			V
HIGH-level Output Voltage		Push-pull 2x, I _{OH} = 0.5 mA	0.991 x V _{DDIO}			V
		Push-pull 1x, I _{OH} = 1 mA	0.982 x V _{DDIO}			V
		Push-pull 2x, I _{OH} = 2 mA	0.963 x V _{DDIO}			V
		Push-pull 1x, I _{OL} = 0.5 mA			0.029	V
		Push-pull 1x, I _{OL} = 1 mA			0.059	V
		Push-pull 1x, I _{OL} = 2 mA			0.12	V
	V	Push-pull 2x, $I_{OL} = 0.5 \text{ mA}$			0.015	V
LOW-level Output Voltage	V _{OL}	Push-pull 2x, I _{OL} = 1 mA			0.03	V
		Push-pull 2x, I _{OL} = 2 mA			0.061	V
		Open-drain 1x, I _{OL} = 2 mA			0.121	V
		Open-drain 2x. I _{OL} = 2 mA			0.061	V
		Push-pull 1x, V _{OH} = 1.35 V	4.5			mA
HIGH-level Output Current	I _{ОН}	Push-pull 2x, V _{OH} = 1.35 V	8.7			mA

RENESAS

SLG47910 Datasheet

Parameter	Symbol	Condition	Min	Тур	Мах	Unit
		Push-pull 1x, $V_{OL} = 0.45 V$	5.1			mA
		Push-pull 2x, V_{OL} = 0.45 V	9.9			mA
LOW-level Output Current	I _{OL}	Open-drain 1x, V _{OL} = 0.45 V	5.1			mA
		Open-drain 2x, V _{OL} = 0.45 V	9.9			mA
		Push-pull 1x, C _{LOAD} = 10 pF	50	110	180	MHz
Max GPIO output frequency	F _{IO_MAX}	Push-pull 2x, C _{LOAD} = 10 pF	120	195	280	MHz
V _{DDIO} = 2.5 V ±10 %						
V _{DDIO} Leakage Current	I _{DDIO_LKG}			1.44	6.93	μΑ
HIGH-level Input Voltage	V _{IH}	Logic Input HIGH	1.7		3.465	V
LOW-level Input Voltage	VIL	Logic Input LOW	GND – 0.3 V		0.35 x V _{DDIO}	v
		Push-pull 1x, I _{OH} = 0.5 mA	0.989 x V _{DDIO}	-		V
HIGH-level Output Voltage		Push-pull 1x, I _{OH} = 1 mA	0.979 x V _{DDIO}	-		V
	V _{он}	Push-pull 1x, I _{OH} = 2 mA	0.958 x V _{DDIO}	-		V
		Push-pull 2x, I _{OH} = 0.5 mA	0.994 x V _{DDIO}			V
		Push-pull 2x, I _{OH} = 1 mA	0.989 x V _{DDIO}			V
		Push-pull 2x, I _{OH} = 2 mA	0.978 x V _{DDIO}			V
		Push-pull 1x, I _{OL} = 0.5 mA			0.023	V
		Push-pull 1x, I _{OL} = 1 mA			0.046	V
		Push-pull 1x, I _{OL} = 2 mA			0.092	V
LOW-level Output Voltage	V _{OL}	Push-pull 2x, I _{OL} = 0.5 mA			0.012	V
LOw-level Ouput Voltage	VOL	Push-pull 2x, I _{OL} = 1 mA			0.024	V
		Push-pull 2x, $I_{OL} = 2 \text{ mA}$			0.047	V
		Open-drain 1x, I _{OL} = 2 mA			0.092	V
		Open-drain 2x, $I_{OL} = 2 \text{ mA}$			0.047	V
		Push-pull 1x, V _{OH} = 1.7 V	8.8			mA
HIGH-level Output Current	I _{он}	Push-pull 2x, V _{OH} = 1.7 V	16.6			mA
		Push-pull 1x, V_{OL} = 0.7 V	9.9			mA
		Push-pull 2x, V_{OL} = 0.7 V	19.4			mA
LOW-level Output Current	I _{OL}	Open-drain 1x, V _{OL} = 0.7 V	9.9			mA
		Open-drain 2x, V _{OL} = 0.7 V	19.4			mA
Max GPIO output Fraguenou	_	Push-pull 1x, $C_{LOAD} = 10 \text{ pF}$	75	160	250	MHz
Max GPIO output Frequency	F _{IO_MAX}	Push-pull 2x, $C_{LOAD} = 10 \text{ pF}$	165	235	300	MHz



SLG47910 Datasheet

Parameter	Symbol	Condition	Min	Тур	Max	Unit
V _{DDIO} = 3.3 V ± 5 %						
V _{DDIO} Leakage Current	I _{DDIO_LKG}			4.41	11.80	μA
HIGH-level Input Voltage	V _{IH}	Logic Input HIGH	2.0		3.465	V
LOW-level Input Voltage	VIL	Logic Input LOW	GND – 0.3 V		0.35 x V _{DDIO}	V
		Push-pull 1x, I _{OH} = 0.5 mA	0.993 x V _{DDIO}			v
HIGH-level Output Voltage		Push-pull 1x, I _{OH} = 1 mA	0.987 x V _{DDIO}			V
	V _{он}	Push-pull 1x, I _{OH} = 2 mA	0.974 x V _{DDIO}			V
	VOH	Push-pull 2x, I _{OH} = 0.5 mA	0.996 x V _{DDIO}			V
		Push-pull 2x, I _{OH} = 1 mA	0.993 x V _{DDIO}			V
		Push-pull 2x, I _{OH} = 2 mA	0.986 x V _{DDIO}			V
		Push-pull 1x, I _{OL} = 0.5 mA			0.020	V
		Push-pull 1x, I _{OL} = 1 mA			0.038	V
		Push-pull 1x, I _{OL} = 2 mA			0.077	V
		Push-pull 2x, I _{OL} = 0.5 mA			0.010	V
LOW-level Output Voltage	V _{OL}	Push-pull 2x, I _{OL} = 1 mA			0.020	V
		Push-pull 2x, I _{OL} = 2 mA			0.040	V
		Open-drain 1x, I _{OL} = 2 mA			0.077	V
		Open-drain 2x, I _{OL} = 2 mA			0.040	V
		Push-pull 1x, V _{OH} = 2.4 V	12.3			mA
HIGH-level Output Current	I _{он}	Push-pull 2x, V _{OH} = 2.4 V	22.7			mA
		Push-pull 1x, V _{OL} = 0.4 V	8.1			mA
OW lovel Output Current		Push-pull 2x, V _{OL} = 0.4 V	15.5			mA
LOW-level Output Current	I _{OL}	Open-drain 1x, V _{OL} = 0.4 V	8.1			mA
		Open-drain 2x, V _{OL} = 0.4 V	15.5			mA
		Push-pull 1x, C _{LOAD} = 10 pF	110	212	304	MHz
Max GPIO output Frequency	F _{IO_MAX}	Push-pull 2x, C _{LOAD} = 10 pF	189	281	363	MHz

3.3.2 GPIO Pull-Up Resistance Specifications

 $T_A = -40$ °C to +85 °C, $V_{DDIO} = 1.71$ V to 3.465 V, $V_{DDC} = 1.1$ V ±5%, unless otherwise specified.

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Pull-up 1x (single resistor)	R_{PU1}	V _{DDIO} = 1.71 V to 1.98 V	124	190	256	kΩ
		$V_{DDIO} = 2.25 \text{ V to } 2.75 \text{ V}$	79	119	165	kΩ
		V _{DDIO} = 3.135 V to 3.465 V	62	87	115	kΩ
	R _{PU2}	V _{DDIO} = 1.71 V to 1.98 V	64	95	127	kΩ
Pull-up 2x (two resistors in parallel)		$V_{DDIO} = 2.25 \text{ V to } 2.75 \text{ V}$	40	59	82	kΩ
		V _{DDIO} = 3.135 V to 3.465 V	32	44	57	kΩ

3.3.3 PLL Specifications

 $T_A = -40$ °C to +85 °C, $V_{DDIO} = 1.71$ V to 3.465 V, $V_{DDC} = 1.1 \pm 5$ %, unless otherwise specified.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit			
Input Clock Frequency	f _{IN}		5		500	MHz			
Output Clock Frequency	f _{OUT}		10		2000 [1]	MHz			
VCO Frequency	f _{vco}		500		2000	MHz			
Output Duty Cycle	f _{PLL_DC}	four VCO at any Frequency	44.2	48.9	51.6	%			
Number of PFD Cycles for PLL to Lock [2]	N _{PLL_LOCK}			600	900	cycles			
PFD Frequency Range	f _{PFD}		5		f _{VCO} /16	MHz			
Peak to Peak Period Jitter	t _{JIT_10.2}	f _{OUT} = 10.2 MHz		210	681	ps			
Peak to Peak Period Jitter	t _{JIT_55.6}	f _{оит} = 55.6 MHz		106	307	ps			
Peak to Peak Period Jitter	t _{JIT_100}	f _{OUT} = 100 MHz		75	232	ps			
Peak to Peak Period Jitter	t _{JIT_115}	f _{out} = 125 MHz		84	363	ps			
[1] The PLL block can support this range but	I I								

[2] PLL Lock signal will go high after 256 consecutive no slip cycles.

3.3.4 Oscillator Specifications

 $V_{DDIO} = 2.5 \text{ V} \pm 10 \text{ }$ %, $V_{DDC} = 1.1 \text{ V} \pm 5 \text{ }$ %, unless otherwise specified.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
	£	T _J = +25 °C	46.752	50.0	52.549	MHz
Dutput Frequency	f _{OSC_50}	T _J = -40 °C to +85 °C	43.495	50.0	54.110	IVITZ
Output Duty Cycle	f _{OSC_DC_50}	T _J = -40 °C to +85 °C	35.1	48.2	61.2	%
leitiel Cettine Time	£	T _J = +25 °C	0.59	105	182	
Initial Setting Time	f _{OSC_SET_50}	T _J = -40 °C to +85 °C	0.46	105	213	μs
Derived litter (peok to peok)	т	T _J = +25 °C	68	135	222	ps
Period Jitter (peak-to-peak)	$T_{PJIT_{50}}$	T _J = -40 °C to +85 °C	47	135	277	ps



3.3.5 Power-On-Reset Specifications

 $T_A = -40 \ ^\circ C$ to +85 $^\circ C$

Parameter	Symbol	Conditions	Min	Тур	Мах	Unit		
V _{DDC} power-on-reset delay	TVDDC_POR_DELAY	V_{DDC} ramp = 300 µs10 ms, V_{DDIO} = 2.5 V ±10%	0.921	1.446	1.888	ms		
V _{DDIO} power-on-reset delay	T _{VDDIO_POR_DELAY}	V_{DDIO} ramp = 300 µs10 ms, V_{DDC} = 1.1 V	0.829	1.371	1.872	ms		
V_{DDC} power-on threshold	V _{POR_VDDC_ON}	V _{DDIO} = 2.5 V	0.887	0.906	0.98	V		
V _{DDC} power-off threshold	V _{POR_VDDC_OFF}	V _{DDIO} = 2.5 V	0.328	0.693	0.95	V		
V _{DDIO} power-on threshold	V _{POR_VDDIO_ON}	V _{DDC} = 1.1 V	1.595	1.628	1.67	V		
V _{DDIO} power-off threshold	V _{POR_VDDIO_OFF}	$V_{DDC} = 1.1 V$	0.91	1.109	1.293	V		
V _{DDC} /V _{DDIO} Supply ramp	T _{por_vramp}	$V_{DDC} = 0 \text{ to } 1.1 \text{ V} \pm 5 \%,$ $V_{DDIO} = 0 \text{ to } (1.71 \text{ V}3.465 \text{ V}),$	0.3		10	ms		
Note: Refer to section 7 Power-Up and	Note: Refer to section 7 Power-Up and Configuration Sequence for more information.							

3.3.6 Estimated Current Consumption Values

 T_{A} = +25 °C, V_{DDIO} = 2.5 V ±10 %, V_{DDC} = 1.1 V ±5 %, unless otherwise specified.

Parameter	Symbol	Note	Тур	Unit			
			OSC 50 MHz	422	μA		
		PLL Active Current Consumption ($f_{VCO} = 500 \text{ MHz}$)	610	μA			
	Current I _{DDC}	PLL Active Current Consumption (f _{VCO} = 2000 MHz)	2820	μA			
		Single BRAM Block Quiescent Power (BRAM_PG = LOW)	5.76	μA			
Current		Single BRAM Slice Read (RCLK = 40 MHz)	113.87	μA			
	555	Single BRAM Slice Write (RCLK = 40 MHz)	92.922	μA			
		Single BRAM Block RCLK Tree (RCLK = 40 MHz)	100	μA			
		Single BRAM Block WCLK Tree (WCLK = 40 MHz)	85	μA			
		Average I_{VDDC} Current consumption during FPGA Core with 90+% utilization at 100 MHz ($V_{DDIO} = 1.8 \text{ V}$) ^[1]	47	mA			
[1] Device Utilization is	Device Utilization is 90+ % of LUTs/FF in each Slice of CLB (power-virus); PWR = 1 and EN = 1, BRAM – disabled, f = 100 MHz).						

3.3.7 Timing Specifications

 $T_A = -40$ °C to +85 °C, $V_{DDIO} = 1.71$ V to 3.465 V, $V_{DDC} = 1.1$ V ±5 %, unless otherwise specified.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Configuration						<u> </u>
	t _{CONF_OTP}	OTP Configuration Mode		19		ms
Configuration Time. Time from PWR (nRST) release (set HIGH) to device configuration done	t _{CONF_MCU}	MCU Configuration mode, $F_{CLK_{SPI}} = 16 \text{ MHz}$		25		ms
g	t_{CONF_SPI}	SPI Master Configuration Mode		33		ms
SPI Master Configuration (Config from SPI F	lash Memory)					
Master Clock Frequency during Configuration	f _{clkm}			12.5	13.4	MHz
Master Clock Duty Cycle during Configuration			40	50	60	%
Delay from PWR (nRST) release to SPI_SSn Falling Edge	t _{port_mclk}			205		μs
Data In Setup Time before Clock Rising Edge	t _{M_DI_SU}		35			ns
Data In Hold Time after Clock Rising Edge	t _{M_DI_HD}		12			ns
Clock Rising / Faling Edge to Valid Output Delay	T _{M_CLK_VOD}		10			ns
SPI_SSn stays HIGH after Wake-up Command before sending the next SPI FLASH command	T _{M_SSN_WKUP_H}		275			μs
SPI_SSn Setup Time before Clock Falling Edge	t _{M_SSN_SU}		75			ns
SPI_SSn Hold Time after Clock Rising Edge	$t_{M_SSN_HD}$		6			ns
SPI Slave Configuration (Config from MCU)						•
Max Slave Clock Frequency	f _{clks_max}				16	MHz
Data In Setup Time before Clock Rising Edge	t _{S_DI_SU}		5			ns
Data In Hold Time after Clock Rising Edge	t _{s_DI_HD}		15			ns
SPI_SSn Setup Time before Clock Falling Edge	T _{S_SSN_SU}		60			ns
SPI_SSn Hold Time after Clock Rising Edge	$T_{S_{SN_{HD}}}$		10			ns
SPI_SSn keep HIGH Time (between SigWord and Bitstream)	T _{S_SSN_H}		3			μs
Min Clock Pulse HIGH	T _{S_CLKH}		10			ns
Min Clock Pulse LOW	T _{S_CLKL}		10			ns
Clock Tree						<u>.</u>
	,	T _A = +25 °C			2793	MHz
Global Clock Buffer Frequency	f _{GB_MAX}	T _A = -40 °C			2793	MHz



3.3.8 Supply Current Specifications

 $T_A = -40 \text{ °C to } +85 \text{ °C}, V_{DDIO} = 1.71 \text{ V to } 3.465 \text{ V}, V_{DDC} = 1.1 \text{ V} \pm 5 \text{ \%}.$

Parameter	Symbol	Min	Тур	Max	Unit
V _{DDC} power supply current, device in sleep mode (PWR = 1, EN = 0, BRAM_PG = HIGH (power gated))	IDDC_RET		14	171	μA
V _{DDC} power supply current, device in reset state (PWR = 0, EN = X, BRAM_PG = HIGH (power gated))	I _{DDC_RST}		14	170	μA
V_{DDC} power supply current, device in sleep mode (PWR = 1, EN = 0, BRAM_PG = LOW (data retained))			20.52	335	μA
V_{DDC} power supply current, device in functional mode (PWR = 1, EN = 1, BRAM_PG = HIGH (power gated), FPGA core in static state)	IDDC_FUNC_STAT		52.27	1100	μΑ
V_{DDIO} power supply current, device in reset state (PWR = 0, EN = X, GPIOs are retained = HIGH)	I _{DDIO_RST}		0.862	6.8	μA
Peak (Inrush) I_{DDIO} Current during Device RESET to On- State Transition (nRST (PWR) = LOW to HIGH)	Iddio_pwr_pk			2.48	mA
Peak (Inrush) I_{DDC} Current during Device RESET to On- State Transition (nRST (PWR) = LOW to HIGH)				23.54	mA
V _{DDC} Power Supply Peak Current during startup and configuration	Iddc_peak			8.45	mA
V _{DDIO} Power Supply Peak Current during startup and configuration	Iddio_peak			7	mA

3.3.9 BRAM Specifications

 $T_A = -40$ °C to +85 °C, $V_{DDIO} = 1.71$ V to 3.465 V, $V_{DDC} = 1.1$ V ± 5 %, unless otherwise specified.

Parameter	Symbol	Min	Тур	Max	Unit
Read Max Frequency	f _{RD_MAX}			45	MHz
Read Max Frequency, T _A = +25 °C	f _{rd_max_25}		86.9		MHz
Write Max Frequency	f _{wr_max}			63.9	MHz
Write Max Frequency, $T_A = +25 \text{ °C}$	f _{WR_MAX_25}		123.5		MHz

3.3.10 PWR (nRST) and EN (nSLEEP) Specifications

 $T_A = -40$ °C to +85 °C, $V_{DDIO} = 1.71$ V to 3.465 V, $V_{DDC} = 1.1$ V ± 5 %, unless otherwise specified.

Parameter	Symbol	Min	Тур	Max	Unit
PWR (nRST) = (HIGH to LOW) transition to GPO Retention (or Hi-Z) state delay (when OSC_EN = 1 in Functional mode $^{[1][2]}$) Note: Same is for reset through IOB int_rst = HIGH.	$T_{nRST_GPO_RST_RET_DLY}$		292	376	ns
PWR (nRST) = (LOW to HIGH) transition to Power-on State (start of configuration) delay	T _{nRST_EX}		215.5	310.0	μs
PWR (nRST) = (HIGH to LOW) transition to getting in Device-off State delay Note: During this time PWR (nRST) should be held LOW.	T _{nrst_ent}	500			μs
EN (nSLEEP) = (HIGH to LOW) transition to GPO Retention state delay(OSC_EN = 1 in Functional mode ^{[1][2]})Note: Same for sleep through IOB sleep_start = HIGH	$T_{nSLEEP_GPO_RET_DLY}$		40	157	ns
EN (nSLEEP) = (LOW to HIGH) transition to Functional State	T_{nSLEEP}_EX		149	225	μs
EN (nSLEEP) = (HIGH to LOW) transition to getting into Retention State delay Note: During this time EN (nSLEEP) should be held LOW.	T _{nSLEEP_ENT}	500			μs
Max delay for user-clocks to be stopped before transition to sleep or reset	TUSR_CLK_STOP_MAX_DLY			5	μs

[1] In the case of Functional mode OSC_EN = 0 – these parameters should be increased by $t_{OSC_SET_50}$.

[2] In the case of using slow external clock or Logic-as-Clock – these times would be increased by 2 periods of slowest clock up to $T_{USR_CLK_STOP_MAX_DLY}$ (after that delay all user clocks would be forced to LOW state.

Note: Refer to Section 7 Power-Up and Configuration Sequence timing diagram:

 T_{nSLEEP_CYC} (EN (nSLEEP) pin cycle time) = $T_{nSLEEP_ENT} + T_{nSLEEP_EX}$;

 $T_{nRST_{CYC}}$ (PWR (nRST) cycle time) = $T_{nRST_{ENT}} + T_{nRST_{EX}}$.

3.3.11 Typical Building Block Performance

3.3.11.1 Pin-to-Pin Performance

Function	Timing	Unit
4:1 MUX	19.0	ns
16:1 MUX	25.5	ns

Note:

1. Exact performance may vary with device and tool version. The ForgeFPGA Workshop Software tool uses internal parameters that have been characterized but are not tested on every device.2. Under typical operating conditions.

3.3.11.2 Register-to-Register Performance (LVCMOS18)

Function	Timing	Unit
16-bit Counter	79	MHz
32-bit Counter	56	MHz
256 x 8 Pseudo Dual Port RAM	48	MHz
DFF to DFF	212	MHz
DFF to LUT5 to DFF	182	MHz
Nataa	•	

Notes:

[1] Exact performance may vary with device and tool version. The ForgeFPGA Workshop Software tool uses internal parameters that have been characterized but are not tested on every device.

[2] Under typical operating conditions.



4. General Purpose Input Output Buffers

4.1 Digital IO



Figure 3. GPIO Buffers

The SLG47910 has 24 pins,19 of which are digital GPIO in STQFN Package. The remaining pins are V_{DDC} , V_{DDIO} , GND, and input only pins for EN (nSLEEP) and PWR (nRST). The elements labelled "Reg" in Figure 3 are configuration registers.

The following configuration options are available for each GPIO pin:

- Input
- Output, 1x Drive Push-pull
- Output, 2x Drive Push-pull
- Output, 1x Drive Open-drain
- Output, 2x Drive Open-drain.

The GPIO has four registers (2x_PullUp_En, 1x_PullUp_En, OpenDrain_En, and 2x_Buffer_En) that control the drive strength as shown in Table 7. The table below represents the bits from the NVM in the software. Using GPIO as input or output can be controlled by users dynamically through RTL code.

2x_Buffer_En	OpenDrain_En	Output Buffer Configuration	1x_PullUp_En	2x_PullUp_En	Pull-up Configuration
0	0	1x Push-pull	0	0	No Pull-up
0	1	1x Open-drain	0	1	No Pull-up
1	0	2x Push-pull	1	0	1x Pull-up
1	1	2x Open-drain	1	1	2x Pull-up

Table 7. GPIO Functionality

All Input and Output options may additionally include a resistive pull-up option. The pull-up resistor values are shown in section 3.3.2 GPIO Pull-Up Resistance . The values shown are dependent on V_{DDIO} and cover process and temperature. The R Minimum, R Typical and R Maximum cover the ±10 % variation of V_{DDIO} .

Output configuration (type and drive strength) and pull-up option are not dynamically changeable after FPGA configuration has been loaded. Output enable and digital output can be changed dynamically. Prior to release of the POR signal all GPIO are Hi-Z.

5. FPGA Core

5.1 Introduction

The FPGA Core is composed of an array of 140 Configurable Logic Blocks (CLB). At its lowest level, a 5-bit Look-up Table (LUT) is used to implement an arbitrary logic function with up to five inputs and one output. Two 5-bit LUTs are arranged in a pair, yielding a 6-bit LUT with two outputs. Each output of each of the 5-bit LUTs also has a D Flip-flop. The array of CLBs is surrounded on each side with IO Buffers (140 IOBs) to make the signal connections external to the FPGA Core resources.

Considering the total number of 140 CLB blocks in the SLG47910 with eight 5-bit LUTs (four 6-bit LUTs) with eight FFs each, the total logic count is 1120 5-bit LUTs (or in other terms 560 6-bit LUTs) and 1120 FFs.

5.2 FPGA Core Composition

From the FPGA Core's 140 total CLBs, 100 of them are Configurable Logic Blocks for Logic (CLBLs) and 40 are Configurable Logic Blocks for Memory (CLBMs). Figure 4 below shows the manner that these CLBs are tiled across the FPGA core in each tile.

•	•	•	•	•	•	•	• •	•	•	•	٠	• •	•	•	•	•	•			• • •	•	• • •	•	• •	•	٠	1
٠	٠	•	٠	•	•	•	• •	•	•	٠	٠	• •	•	٠	•	•	•			• • •	·	• • •	•	• •	٠	٠]
•		L			L		L			L		L			L		I	-		L		L		L		•	
•		L			L		L			L		L			L		l	_		L		L		L		•	
•		Μ			M		Μ			М		N	I		М		Ν	Λ		М		М		Μ		•	
•		М			М		Μ			М		N	I		М		Ν	Λ		М		М		М		•	
•		L			L		L			L		L			L		l	_		L		L		L		•	
•		L			L		L			L		L			L		l	-		L		L		L		•	
•		L			L		L			L		L			L		l	-		L		L		L		•	
•		L			L		L			L		L			L		l	-		L		L		L		•	
•		L			L		L			L		L			L		l	-		L		L		L		•	
•		L			L		L			L		L			L		l	-		L		L		L		•	
•		Μ			Μ		Μ			Μ		N	1		М		Ν	Λ		М		Μ		Μ		•	
•		Μ			Μ		Μ			М		N			М		Ν	Λ		М		М		Μ		•	
•		L			L		L			L		L			L		l	-		L		L		L		• •	
•		L			L		L			L		L			L		l	-		L		L		L		•	
•	•	•	•	•	• •	•	••	•	•	•	•	•••	•	•		•	• •	_	_	• • •	+	• • •	-	• •	•	•	

Figure 4. FPGA Core

5.3 Configurable Logic Blocks

The Configurable Logic Block (CLB) is composed of four 6-input/2-output LUTs and eight D Flip-flops. The four 6-Bit LUTs and 4-bit carry chains are grouped in this manner inside the CLBs to support efficient carry arithmetic and implementation of N-bit counters/adders. The further inclusion of the D Flip-Flops in the CLBs support high efficiency and LOW latency mapping of user defined functions. At the output of each CLB there is a cross-point switch to enable the flexible routing of signals going into the interconnect fabric. Configurable Logic Blocks for Logic (CLBL) are a subset of Configurable Logic Blocks for Memory (CLBM), with the difference between which is that the CLBM type also includes two additional operating modes, Embedded Memory Mode (EMM) and Shift Register Mode (SRM). These two modes are described in detail in section 5.3.2 Configurable Logic Blocks for Memory.

5.3.1 Configurable Logic Blocks for Logic

The diagram in Figure 5 shows the external connectivity for the Configurable Logic Blocks for Logic, including all the external control signals that are supported. Figure 6 also includes details on internal logic and signal multiplexing within the CLB.



Figure 5. Configurable Logic Blocks for Logic





Figure 6. Configurable Logic Blocks for Logic (cont.)



5.3.2 Configurable Logic Blocks for Memory

The diagram in Figure 7 shows the external connectivity for the Configurable Logic Blocks for Memory (CLBM), including all of the external control signals that are supported. Figure 8 includes details on the internal logic and signal multiplexing within the CLBM when used in one of three different configurations of the Shift Register Mode (SRM). Figure 9 shows internal logic and signal multiplexing within the CLBM when used in one of three different configurations of the Embedded Memory Mode (EMM).



Figure 7. Configurable Logic Blocks for Memory

5.3.2.1 Configurable Logic Block for Memory Used in Shift Register Mode

When using the Configurable Logic Blocks for Memory in Shift Register Mode (SRM), there is a selectable choice in terms of the width of the shift registers that are implemented. The three choices are to have four independent 16-bit shift registers (SRL16E), two independent 32-bit shift registers (SRL32E) or one independent 64-bit shift register (SRL64E). This configuration is a part of the internal 5 kb distributed memory.



Figure 8. Configurable Logic Blocks for Memory used in Shift Register Mode



5.3.2.2 Configurable Logic Blocks for Memory used in Embedded Memory Mode

When using the Configurable Logic Blocks for Memory in Embedded Memory Mode (EMM), there is a selectable choice in terms of the width and depth of the memory elements that are implemented. The three choices are to have four independent 32 x 1-bit memory arrays, two independent 64 x 1-bit memory arrays, or one independent 128 x 1-bit memory array that can be used in single or dual-port configuration (applicable only to 32 and 64-bit memory array). This configuration is a part of the internal 5 kb distributed memory.



Figure 9. Configurable Logic Blocks for Memory used in Embedded Memory Mode



5.4 Core IO Buffers

The Core IO Buffers (IOB) serve as the interface between the CLBs and resources external to the FPGA Core. These buffers are arranged around the periphery of the FPGA Core. The structure of the Core IOBs is shown in Figure 10.



Figure 10. Core IO Buffers



5.4.1 Typical IO Behavior During Power-Up

Upon reaching the defined levels of V_{DDC} and V_{DDIO} in section 3.3 Electrical Specifications, the internal power-on reset (POR) signal is deactivated, and the FPGA core logic is enabled. To ensure the proper functionality of the critical IO banks in your application, it is essential to have all V_{DDIO} banks active with valid input logic levels. By default, the IO pins are tri-stated. This state persists until V_{DDC} and V_{DDIO} reach the defined levels. After the POR signal is deactivated and a successful configuration is loaded, the IO pins adopt the user-configured state.

5.4.2 Supported Standards

The SLG47910 ForgeFPGA GPIO buffer supports single-ended input/output standards. The buffer has individually configurable options for bus maintenance (weak Pull-up or none). Table 8 shows the IO standards (together with their supply and reference voltages) supported by the SLG47910 ForgeFPGA device.

Single-ende	ed Interfaces
Input/Output Standards	V _{DDI0} (typ)
LVCMOS33	3.3 V
LVCMOS25	2.5 V
LVCMOS18	1.8 V

Table 8.	Sup	ported	Input/	Output	Standards
1 4010 01	~~~~	001104	mpaa	o aipai	otaniaaiao

5.4.3 Programmable Pull-Up Resistors

The SLG47910 ForgeFPGA GPIO buffers can be configured with programmable Pull-up resistors on every GPIO independently. The values of the resistors are dependent on V_{DDIO} (see section 3.3.2 GPIO Pull-Up Resistance).



6. Clocking

6.1 Clock Network

The FPGA Core has two main clock domains namely, Clock_0 and Clock_1. Each of these active clocks are internally connected to the sub clocks within the core.

The core is divided into four directions, on the North side of the core we have the REF_BRAM [3:0] WRITE_CLK & REF_BRAM [3:0] _READ_CLK as outputs. Similarly, on the South side of the core we have REF_BRAM [7:4] _WRITE_CLK & REF_BRAM [7:4] _READ_CLK as outputs. On the East side of the core, we have the two LOGIC_AS_CLK0/1. This clock is an output from the FPGA Core itself. And on the West side of the FPGA core, we have the three input clocks PLL_CLK, OSC_CLK, and GPIO through which the clock can also be supplied to the core. Using rising/falling edge of the same clock the core can utilize two clock domains CLK0 and CLK1.



Figure 11. Clock Network Signals and Positions

Table 9. Clock Network Signals & Positions in GoConfigure Software								
Position								
Clk_side = E, Input0								
Clk_side = E, Input1								
Coord [31,11], Output0								
Coord [31,11], Output1								
Clk_side = W, Input0								
Clk_side = W, Input1								
Clk_side = N, Output0								
Clk_side = N, Output1								
Clk_side = S, Output0								
Clk_side = S, Output1								

Table 9. Clock Network Signals & Positions in GoConfigure Software

6.2 On-Chip Oscillator

6.2.1 Overview

The SLG47910 has an on-board 50 MHz oscillator for use within the FPGA Core. When the OSC_EN signal is set to HIGH, there is a delay in receiving the signal at OSC_CLK. This delay allows the signal to stabilize avoid any glitches on the output. OSC_CLK and OSC_READY are connected directly to dedicated FPGA Core IOB.





6.2.2 Signal Descriptions

Control inputs and outputs are derived from the FPGA Core.

- OSC _EN (Input) enable signal for the oscillator. Active HIGH on this signal activates the OSC.
- OSC_CLK (Output) buffered oscillator clock. Oscillator clock can be sent to global interconnect network of FPGA Core or clock input source of PLL.
- OSC_READY (Output) the device outputs a "1" on this signal to represent that the oscillator frequency is stable. This signal is connected to the FPGA Core

6.3 Phase-Locked Loop

6.3.1 Overview

The SLG47910 includes a LOW power, wide input and output Phase-Locked Loop (PLL) for use in applications requiring various frequencies. To maintain a LOW power state the PLL has a power-down. The input reference clock for the PLL comes from the on-chip oscillator through REF_CLK_OSC or from the external clock, routed through GPIO2 pin as REF_CLK_EXT.



Figure 13. Phase-Locked Loop Block Diagram

The behavior of the SLG47910's PLL is to receive a reference frequency and either divide or multiply the frequency value per the following equation, where f_{input_clock} is the reference frequency of the external clock source or on-chip OSC, chosen through PLL_REF_CLK_SEL:

$$PLL_CLK = \frac{f_{input_clock} \times PLL_FBDIV}{PLL_REFDIV \times PLL_POSTDIV1 \times PLL_POSTDIV2}$$

Note: Using larger values for the variables in the numerator and denominator will reduce clock jitter at the expense of increased current consumption.

VCO frequency is calculated as:

$$VCO_FREQ = \frac{f_{input_clock} \times PLL_FBDIV}{PLL_REFDIV}$$

PFD frequency is calculated as:

$$PFD_FREQ = \frac{f_{input_clock}}{PLL_REFDIV}$$

For the PLL to behave correctly, several conditions on the input and output clock signals must be met:

- The reference clock input must be a stable, single frequency within the frequency range specified in section 3.3.3 PLL Specifications. Jitter and duty cycle should also be confirmed to be within the acceptable range specified in section 3.3.3 PLL Specifications.
- PLL_CLK must be within the frequency range specified within section 3.3.3 PLL Specifications. The PLL_LOCK output must be employed to ensure a stable output frequency.
- VCO and PFD Frequency must be within the frequency range specified with in section 3.3.3 PLL Specifications

Valid PLL_FBDIV, PLL_REFDIV, and PLL_POSTDIV values (see section 6.3.2 Signal Descriptions)

6.3.2 Signal Descriptions

Clock and control inputs determine the input clock source and intended output frequency.

- PLL_REF_CLK_SEL (Input) selects the PLL Input Clock source between the on-chip OSC and an external clock, originating from GPIO2. When LOW the clock input to the PLL is the OSC.
- PLL_BYPASS (Input) PLL_BYPASS is an active HIGH signal that asserts a direct path between the clock input and PLL_CLK.
- PLL_REFDIV [5:0] (Input) sets the reference divide value from 1 to 63.
- PLL_FBDIV [11:0] (Input) sets the PLL Feedback Divide value from 16 to 400.
- PLL_POSTDIV1[2:0] & PLL_POSTDIV2[2:0] (Input) the two stages of post-dividers are used to divide down the VCO Frequency before the PLL_FOUT clock output. Each post-divider has options for division from 1 to 7. Total post divide is PLL_POSTDIV1 * PLL_POSTDIV2.

Note: If a PLL has multiple post dividers in series, the value of the first post divide should be maximized before enabling the second post divide.

For example, Divide by 4:

- Recommended: Set PLL_POSTDIV1 = 4, PLL_POSTDIV2 = 1
- Not recommended but accepted: Set PLL_POSTDIV1 = 2, PLL_POSTDIV2 = 2
- Not accepted: PLL_POSTDIV1 = 1, PLL_POSTDIV2 = 4.

User can use the PLL Calculator feature in the GoConfigure Software to change the above parameters to meet the desired output frequency value.

Power inputs determine the existing power state of the PLL. Enable inputs are used to enable the different clock outputs that can be used in the FPGA fabric and can lower power consumption when properly utilized.

- **PLL_EN** (Input) Power-on for PLL. Active HIGH.
- **PLL_CLK** (Output) PLL output clock (depending on Lock state of the PLL).
- PLL_LOCK (Output) Lock state of the PLL. Indicates no cycle slips between the feedback clock and the Phase Frequency Detector for 256 consecutive cycles. Lock goes to HIGH after stable frequency on the PLL output.

All PLL signals are connected to dedicated FPGA Core IOBs.


6.4 Logic-As-Clock

In the SLG47910 FPGA Core, the user logic can be utilized as clock signal through logic-as-clock path.

For this purpose, the user signal which is to be used as the clock should first be output through Logic-IOB (REF_LOGIC_AS_CLK0/1) and then looped back into the FPGA core as the clock through clock-IOB (LOGIC_AS_CLK0/1) (see Figure 14). This is known as Logic-as-Clock circuitry (LaC Circuitry). There are two LaC paths available (see Figure 14).

To activate Logic-as-clock paths there are dedicated IOBs, LOGIC_AS_CLK0_EN and LOGIC_AS_CLK1_EN.

With Logic-as-Clock circuitry there are two ways to transform the data signal into a clock signal:

- The clock signal is generated inside the FPGA Core (for example OSC/8) and then fed through LaC1 path.
- The clock signal is fed through any GPIO to the FPGA Core, transfers it without processing (in an asynchronous manner) and is fed through LaC0 path.

Note: There are only two clock trees in the FPGA Core, so only one LaC path can be used if OSC or PLL is used as well.



Figure 14. Logic-As-Clock Network

Note: More information about this in [4] Application Notes, ForgeFPGA Application Notes & Design Files.



7. Power-Up and Configuration Sequence

This section describes sequence during power-up, configuration and PWR (nRST) or EN (nSLEEP) assertion.





Figure 15. Power-Up Sequence

Notes:

- 1. The "Chip Reset source" register gives the ability to choose the signal that will be used to reset the device.
- 2. The "Sleep Mode source" register gives the ability to choose the signal that will be used for transitioning the device into retention mode.
- 3. The nRST = 0 can only operate when the "Chip Reset source" register is set to 0 and device will configure only from internal OTP.

To start the configuration sequence in the SLG47910, the V_{DDC} and V_{DDIO} voltages should be higher than Power-On threshold. Parameters of the Power-on-Reset (POR) are given in section 3.3.5 Power-On-Reset Specifications. The device will start checking nRST state and if nRST = 1 it transits to **Configuration Mode** else stays in a low power state.

In the next state, the device checks "Force load form OTP" register. Depends on state of this register configuration happens only from internal OTP or MCU/External SPI Flash/internal OTP.

If "Force load form OTP" register is disabled, device will check the SPI_nSS state (GPIO4). If nSS is LOW, the chip will wait for configuration from the MCU. However, if nSS is HIGH (due to an external pull-up resistor on SPI_nSS), the SLG47910 will act as an SPI Master and attempt to configure itself from the external SPI flash. The device will make 6 attempts to configure from the external SPI flash before reverting to OTP configuration (if OTP was programmed). **Configuration Mode** can be interrupted at any time by setting nRST = 0 which would result in moving to the lowest power mode. The **FPGA_CORE_READY** signal indicates when FPGA Core has been configured. It goes HIGH before entering **Functional mode**. The **FPGA_CORE_READY** signal can be used as reset or enable signal for user logic. When **Configuration Mode** is completed successfully the device transits to **Functional Mode**.



Figure 16. FPGA_CORE_READY and FUNC_MODE Signals Behaviour

The device includes an additional signal known as FUNC_MODE, which indicates that the device is in Functional mode. The distinction between FPGA_CORE_READY and FUNC_MODE is that FPGA_CORE_READY goes HIGH before the device enters **Functional mode** and stays HIGH throughout the entire operation of the device. It can only be reset by entering **Reset Mode**. On the other hand, **FUNC_MODE** goes HIGH after the configuration phase and will go LOW each time the device enters retention mode. Similar to FPGA_CORE_READY, it can be reset by entering **Reset Mode**. The FUNC_MODE signal can be utilized by user logic if the user wishes to reset the sequential logic each time the device exits retention mode.

Notes:

- 1. There is an external Resistor Divider applied to the GPIO. After POR is shut down, the GPIO is configured to pulled-low.
- 2. All the macrocells such as GPIOs, BRAMs, PLL, OSC turn on after TPOR_VRAM.

Functional Mode might be interrupted by two methods: Reset Mode or Retention mode.

The device can transit to **Retention Mode** by EN (nSLEEP) = 0 ("nSLEEP signal source" register = 0) or INT_FPGA_SLEEP = 1 ("nSLEEP signal source" register = 1). Second case allows user to use EN (nSLEEP) pin as a general purpose input. In **Retention Mode** the memory from the FPGA Core/BRAM is retained (saved) and it functions in LOW-powered mode. User logic is stopped, clocks are not provided to FPGA Core. GPIOs retain state that they had before transition to **Retention Mode**. Also, the OSC and PLL are powered down.

When rising edge is detected on EN (nSLEEP) pin (no matter a value of "nSLEEP signal source" register) – device transits back to **Functional Mode**: no reconfiguration needed, internal states of FPGA Core and BRAMs are restored. User's logic would continue operation. Minimal EN (nSLEEP) low-pulse duration should be 45 µs (if OSC was ON in Functional mode) or 300 µs (if OSC was OFF in Functional mode).

If PWR (nRST) = 0 ("nRST signal source" register = 0) or INT_FPGA_RESET = 1 ("nRST signal source" register = 1), the device transits to initial state after POR – Idle Mode. During this transition the FPGA Core's memory is not retained as it is in its lowest powered state. When reg_bram_keep = 0 – the BRAM memory is also not retained; if reg_bram_keep = 1 then the contents of the BRAMs are retained (see A Register Definitions). If reg_gpio_keep = 1 – GPIOs would retain their states, otherwise it is in Hi-Z state. OSC and PLL is in powered down mode.

When HIGH level is detected on PWR (nRST) pin the device proceeds to **Configuration Mode**. In this case FPGA Core is re-configured and previous internal states are not restored. Whenever the transition from **Functional mode** to **Retention Mode** or **Reset Mode** is triggered, it is required to wait until all user clocks are stopped. This would require 2 falling edges of the respective clock or a 5 µs delay (in case if clock is very slow and time to get 2 falling edges is more than this delay) after which all user clocks would be forced into a LOW state.

Mode			Мо	dule			
Mode	FPGA Core	BRAM	OSC	PLL	GPIO	User logic	
Configuration	Re-configured	Re-configured	Re-configured	Re-configured	Hi-Z	Re-configured	
Functional	Operation	Operation ^[1]	Operation ^[1]	Operation ^[1]	Operation	Operation	
Retention	Retained	Retained	Power Down	Power Down	Retained	Retained	
Reset	Not retained/ Lowest power state	Retained/ Not retained ^[3]	Power Down	Power Down	Retained/Hi-Z ^[4]	Not retained	

Notes:

- 1. It depends on the design.
- 2. If EN goes high from Retention mode, ForgeFPGA will return to Functional mode without needing reconfiguration.
- 3. Depends on the value of reg_bram_keep.
- 4. Depends on the value of reg_gpio_keep.







Figure 17. Device On/Off State Cycle Timing Diagram (PWR/EN Pin)

Notes:

- When PWR = 0 and EN = X GPIO is Hi-Z (unless REG_GPIO_KEEP = 1) state and memory is not retained (unless REG_BRAM_KEEP = 1).
- 6. When PWR = 1 and EN = 0 device is in Retention Mode, GPIO and the data are retained.
- 7. When PWR = 1 and EN = 1 device is in Functional Mode, GPIOs and BRAMs under user's logic control.
- 8. Refer to section 3.3.10 PWR (nRST) and EN (nSLEEP) Specifications for the PWR and EN Power Down and Retention Characteristics.

PWR and EN modes are supported only in the functional and configuration states and are <u>not</u> supported in the Read/Programming state.

8. Configuration Modes

An internal configuration wrapper is used to configure the ForgeFPGA core. The GoConfigure software is used to generate the bitstream. The configuration can be done using three different configuration bitstream sources:

1. External SPI Flash (SPI Master Mode)

In this mode the SLG47910 is the SPI Master, and the external SPI Flash is the SPI Slave. During SPI mode, GPIO3 is used to output the SPI_SCLK. GPIO4, GPIO5, and GPIO6 are used as SPI_SS, SPI_SI and SPI_SO respectively. To enter SPI Master mode, the SPI_SS line should be HIGH when the chip configuration process starts.

2. MCU as a host

In this mode the SLG47910 is the SPI Slave and a connected MCU is the SPI Master. During SPI mode, GPIO3 is used to input the SPI_SCLK. GPIO4, GPIO5, and GPIO6 are used as SPI_SS, SPI_SI and SPI_SO respectively. To enter MCU Slave mode, the SPI_SS line should be LOW when the chip configuration process starts.

3. Internal OTP (One Time Programmable)

In this mode, the configuration for the FPGA is stored in the One Time Programmable (OTP) Non-Volatile Memory (NVM). The FPGA core is configured by reading the bitstream from OTP memory. To enter OTP mode, the otp_en register should be HIGH when the chip configuration process starts.

See Table 3. For more information, refer to the [3] ForgeFPGA Configuration Document.

9. Block RAM

9.1 BRAM Structure

The SLG47910 contains 32 kb of embedded block RAM (BRAM) that is connected directly to the FPGA core's IOBs. The diagram below highlights the interfacing with the BRAM. The BRAM connections will take the majority of IOB connections within the device, including the entire top and bottom row of the FPGA Core.



Figure 18. Embedded Block RAM

9.2 BRAM Slices

9.2.1 BRAM Slice Structure

The SLG47910's 32 kb of BRAM is divided into two individual 16 kb blocks, each of which are further broken down into 4 kb (512 x 8) slices. Each 4 kb slice is provided with its own set of IOB connections to the core, allowing for individual access to any slice. Each slice may also be configured to contain either an 8, 4, 2, or 1-bit data width. The diagram for a single 4 kb memory slice is shown below in Figure 19 and the functionality of these BRAM signals are specified in Table 11.



Figure 19. BRAM Slice Structure

Table	11	BRAM	Configuration
Iable			Configuration

Name	Direction	Description					
BRAMx_nWEN	Input	Write Enable (active LOW)					
BRAMx_WADDR[8:0]	Input	Write Address Bits; for anything deeper than 512, the unused DINs can be repurposed as WADDR					
BRAMx_WDATA[7:0]	Input	Data Input Bits					
BRAMx_nWCLKEN	Input	Write Clock Enable (active LOW)					
REF_BRAMx_WRITE_CLK	Input	Reference Write Clock					
BRAMx_WCLKINV	Input	Write Clock Inversion Control					
BRAMx_RCLKINV	Input	Read Clock Inversion Control					
BRAMx_nRCLKEN	Input	Read Clock Enable (active LOW)					
REF_BRAMx_READ_CLK	Input	Reference Read Clock					
BRAMx_RDATA[7:0]	Output	Data Output Bits					
BRAMx_RADDR[8:0]	Input	Read Address Bits; for anything deeper than 512, the unused DINs can be repurposed as RADDR					
BRAMx_nREN	Input	Read Enable (active LOW)					
BRAMx_RATIO[1:0]	Input	Data Width Selection Bits 00: 512 x 8 01: 1024 x 4 10: 2048 x 2 11: 4096 x 1					



9.3 BRAM Considerations

Read Data Register Undefined Immediately After Configuration

The initial value of RDATA read value is '0' during configuration. But once configured, the RDATA port does not automatically reset unlike the FFs in the Programmable Logic Blocks and Programmable IO pins.

LOW Power Setting

To place the BRAM block in its lowest power mode, keep BRAMx_nWCLKEN = 0 and BRAMx_nRCLKEN = 0. In other words, when not actively using the BRAM block, disable the clock inputs. BRAM blocks can be power gated with dedicated registers to minimize the power consumption.

9.4 Address Extension

To accommodate the previously mentioned bit-width configurability, a method for extending the memory address beyond its native 9 bits is required. This is accomplished by utilizing specific bits of the BRAMx_WDATA byte as address extension bits. In all address extension cases, the BRAMx_WDATA bits used will represent the least significant bits of the address.

		BRAMx_WADDR								BRAMx_WDATA							BRAMx _RDATA	
540 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	[7:0]
512 x 8	A8	A7	A6	A5	A4	A3	A2	A1	A0									[7:0]
1024 x 4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	[2:0]
1024 X 4	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0								[3:0]
2048 x 2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	[1.0]
2040 X Z	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0							[1:0]
4096 x 1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	[0]
4090 X I	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0						

lable	12.	Write	Address	Extension	using	bits	5-7

For write addressing, the BRAMx_WADDR and BRAMx_WDATA bits are shown above for each data width.

For read addressing, the same method of address extension is used, except bits 2-4 are used instead of bits 5-7. Table 13. Read Address Extension using bits 2-4

		BRAMx_RADDR								BRAMx_RDATA							BRAMx _RDATA	
510 y 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	[7:0]
512 x 8	A8	A7	A6	A5	A4	A3	A2	A1	A0									[7:0]
1024 × 4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	[2:0]
1024 x 4	A9	A8	A7	A6	A5	A4	A3	A2	A1				A0					[3:0]
00400	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	[4:0]
2048 x 2	A10	A9	A8	A7	A6	A5	A4	A3	A2				A1	A0				[1:0]
4000 + 4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	[0]
4096 x 1	A11	A10	A9	A8	A7	A6	A5	A4	A3				A2	A1	A0			

9.4.1 Write Operations for BRAM

All write operations are synchronized to the rising edge of $BRAMx_WCLK$ (default) when $BRAMx_WCLKInv = 0$, if $BRAMx_WCLKInv = 1$, then write operation happens on the falling edge.

To write data into the BRAM block, perform the following operations:

- Supply a valid address on the BRAMx_WADDR [8:0] address input port
- Supply valid data on the BRAMx_WDATA [7:0] data input port
- Enable the BRAM write port (BRAMx_nWEN = 0)
- Enable the BRAM write clock (BRAMx_nWCLKEN = 0)
- Apply a rising clock edge on WCLK (BRAMx_WCLKInv = 0).



Figure 20. BRAM Timing Diagram for Write Operations



9.4.2 Read Operation for BRAM

All read operations are synchronized to the rising edge of $BRAMx_RCLK$ when $BRAMx_RCLKInv = 0$, if $BRAMx_RCLKInv = 1$, then read operation happens on the falling edge.

To read data from the BRAM block, perform the following operations:

- Supply a valid address on the BRAMx_RADDR [8:0] address input port
- Enable the BRAM read port (BRAMx_nREN = 0)
- Enable the BRAM read clock (BRAMx_nRCLKEN = 0)
- Apply a rising edge clock on BRAMx_RCLK
- After the clock edge, the BRAM contents located at the specified address (BRAMx_RADDR) appear on the BRAMx_RDATA output port
- The read data is held when BRAMx_nREN is de-asserted.



Figure 21. BRAM Timing Diagram for Read Operations

10. Package Top Marking Definitions

10.1 STQFN 24L 3.0 mm x 3.0 mm, 0.4P FCA



PPPPP – Part ID Field WW – Date Code Field^[1] NNN – Lot Traceability Code Field^[1] A – Assembly Side Code Field^[2] RR – Part Revision Code Field^[2]

[1] Each character in the code field can be alphanumeric A - Z and 0 - 9. [2] Character in code field can be alphanumeric A - Z.

Figure 22. STQFN-24 Package Top Marking



11. Package Information

11.1 Package Outline Drawing for STQFN 24L 3.0 mm x 3.0 mm x 0.55 mm, 0.4P FC Package



Figure 23. STQFN-24 Package Outline Drawing



11.2 Junction-to-Ambient Thermal Resistance (θ_{JA})

Table 14. Junction-to-Ambient Thermal Resistance

Package Option	Thermal Resistance (θ _{JA})
STQFN-24 (SLG47910V)	56 °C / W

11.3 Moisture Sensitivity Level

The Moisture Sensitivity Level (MSL) is an indicator for the maximum allowable time period (floor lifetime) in which a moisture sensitive plastic device, once removed from the dry bag, can be exposed to an environment with a specified maximum temperature and a maximum relative humidity before the solder reflow process. The MSL classification is defined in Table 15.

For detailed information on MSL levels refer to the IPC/JEDEC standard J-STD-020, which can be downloaded from http://www.jedec.org.

The STQFN-24L package is qualified for MSL 1.

MSL Level	Floor Lifetime	Conditions
MSL 4	72 hours	30 °C/60 % RH
MSL 3	168 hours	30 °C/60 % RH
MSL 2A	4 weeks	30 °C/60 % RH
MSL 2	1 year	30 °C/60 % RH
MSL 1	Unlimited	30 °C/60 % RH

Table 15. MSL Classification

11.4 STQFN Handling

Be sure to handle STQFN package only in a clean, ESD-safe environment. Tweezers or vacuum pick-up tools are suitable for handling. Do not handle STQFN package with fingers as this can contaminate the package pins and interface with solder reflow.

11.5 Soldering Information

Refer to the IPC/JEDEC standard J-STD-020 for relevant soldering information. This document can be downloaded from http://www.jedec.org.

12. Thermal Guidelines

Actual thermal characteristics will depend on number and position of vias, PCB type, copper layers, and other factors. Operating temperature range is from -40 °C to +85 °C. To guarantee reliable operation, the junction temperature of the SLG47910 must not exceed +150 °C.

13. Layout Guidelines

13.1 Layout Guidelines for STQFN 24L 3.0 mm x 3.0 mm x 0.55 mm, 0.4P FC Package



Figure 24. Recommended Landing Pattern for STQFN 24L

14. Ordering Information

Part Number	Package Description	Carrier Type	Temperature Range
SLG47910V	24-pin STQFN	Tape and Reel	-40°C to +85°C

14.1 Tape and Reel Specifications

Table 16. Tape and Reel Specifications

	# .6	Nominal	Max units		Reel &	Leade	r (min)	Traile	r (min)	Таре	Part
Package Type	# of Pins	Package size [mm]	per Reel	per Box	Hub size [mm]	Pockets	Length [mm]	Pockets	Length [mm]	Width [mm]	Pitch [mm]
STQFN 24L 3.0 mm x 3.0 mm x 0.55 mm 0.4P FCA Green	24	3.0 x 3.0 x 0.55	5,000	10,000	330 / 100	42	336	42	336	12	8

14.2 Carrier Tape Drawing and Dimensions

Table 17. Carrier Tape Drawing and Dimensions

Package Type	Pocket BTM Length [mm] A0	Pocket BTM Width [mm] B0	Pocket Depth [mm] K0	Index Hole Pitch [mm] P0	Pocket Pitch [mm] P1	Index Hole Diameter [mm] D0	Index Hole to Tape Edge [mm] E	Index Hole to Pocket Center [mm] F	Tape Width [mm] W
STQFN 24L 3.0 mm x 3.0 mm x 0.55 mm 0.4P FCA Green	3.3	3.3	0.8	4	8	1.55	1.75	5.5	12



14.2.1 STQFN 24L Carrier Tape Drawing



Note: Orientation in carrier: Pin1 is at upper left corner (Quadrant 1).

Figure 25. Carrier Tape Drawing for STQFN 24L

Glossary

В

BRAM Block Random Access Memory

С

CLB	Configurable Logic Blocks
CLBL	Configurable Logic Blocks for Logic
CLBM	Configurable Logic Blocks for Memory

Ε

EMM	Embedded Memory Mode
EN	nSLEEP

G

GPIO General Purpose Input/Output

I

IOB Input Output Buffers

L

LUT Look Up Table LaC Logic-As-Clock

Ν

NVM Non-Volatile Memory

0

OTP One Time Programmable OSC Oscillator

Ρ

PLLPhase Locked LoopsPORPower-on ResetPWRnRST

S

SCLK	Serial Clock for SPI
SPI	Serial Peripheral Interface
SRM	Shift Register Mode
STQFN	Super Thin Quad Flat No-Lead packaging

V

VCO Voltage-Controlled Oscillator

References

For related documents and software, please visit our website: https://www.renesas.com/us/en.

Download our free ForgeFPGA Designer software [1] and follow the steps in the software user guide [2]. Use Configuration Document to understand the different modes of configuration [3]. Renesas Electronics provides a complete library of application notes [4] featuring design examples as well as explanations of features and blocks within the Renesas IC. Please visit the <u>product page</u> to download the following:

- [1] GoConfigure Software Hub, Software Download, Renesas Electronics
- [2] ForgeFPGA Workshop User Guide, Renesas Electronics
- [3] ForgeFPGA Configuration Document, Renesas Electronics
- [4] Application Notes, ForgeFPGA Application Notes & Design Files, Renesas Electronics
- [5] ForgeFPGA Evaluation Board User Manual, Renesas Electronics.

A. Register Definitions

The table below represents the NVM Register Map as showcased in the GoConfigure Software.

Register	Relative Bit Address	Abs Bit Address	Signal Function	Signal Description	Register Bits Loaded from	Default Value
	[0]	[0]	Load configuration from OTP	0: device configuration from external SPI device (MCU (master) or SPI flash memory (slave)) 1: device configuration from internal OTP only and OTP R/W interface is locked	OTP	0
	[24:1]	[24:1]	Base address for SPI	XXX: 24-bit address indicates the starting position for reading the configuration from a flash memory	OTP	0
0	[25]	[25]	Disable OTP Read	0: OTP reading is allowed through OTP R/W interface 1: OTP reading is not allowed through OTP R/W interface Note: Once these bits are set, RMA analysis will be limited.	OTP	0
-	[26]	[26]	Disable OTP Write	0: OTP writing is allowed through OTP R/W interface 1: OTP writing is not allowed through OTP R/W interface Note: Once these bits are set, RMA analysis will be limited.	OTP	0
	[27]	[27]	Reserved	Reserved	OTP	1
	[28]	[28]	Reserved	Reserved	OTP	0
	[29]	[29]	Reserved	Reserved	OTP	1
	[31:30]	[31:30]	Reserved	Reserved	OTP	0
	[0]	[32]	Reserved	Reserved	OTP	0
	[12:1]	[44:33]	Reserved	Reserved	OTP	0
1	[28:13]	[60:45]	Reserved	Reserved	OTP	0
	[31:29]	[63:61]	Reserved	Reserved	OTP	0
2	[31:0]	[95:64]	Reserved	Reserved	OTP	A5A5A5 A5
3	[31:0]	[127:96]	Reserved	Reserved	OTP	0
4	[31:0]	[159:128]	Reserved	Reserved	OTP	0
5	[31:0]	[191:160]	Reserved	Reserved	OTP	5A5A5A5 A
6	[0]	[192]	GPIO Keep Enable (REG_GPIO_KEEP)	0: GPO pins are in Hi-Z states when chips are in reset (after setting the logic '0' value at 'PIN_DEV_nRST' or after rising edge at 'INT_FPGA_RESET') 1: GPO pins keep their states when chips is in reset (after setting the logic '0' value at 'PIN_DEV_nRST' or after rising edge at 'INT_FPGA_RESET')	OTP/SPI	0



Register	Relative Bit Address	Abs Bit Address	Signal Function	Signal Description	Register Bits Loaded from	Default Value
	[1]	[193]	BRAM Keep Enable (REG_BRAM_KEEP)	0: SRAM instances do not retain their contents when chips are in reset (after setting the logic '0' value at 'PIN_DEV_nRST' or after rising edge at 'iob_int_dev_rst') 1: SRAM instances retain their contents when chips are in reset (after setting the logic '0' value at 'PIN_DEV_nRST' or after rising edge at 'iob_int_dev_rst')	OTP/SPI	0
	[2]	[194]	Reserved	Reserved	OTP/SPI	0
	[11:3]	[203:195]	Reserved	Reserved	OTP/SPI	0
	[12]	[204]	Reserved	Reserved	OTP/SPI	0
	[14:13]	[206:205]	Reserved	Reserved	OTP/SPI	0
	[15]	[207]	Reserved	Reserved	OTP/SPI	0
	[17:16]	[209:208]	Reserved	Reserved	OTP/SPI	0
	[18]	[210]	System waits for OSC/PLL to stabilize before entering functional mode	0: chip will transition from configuration/retention mode to function mode without waiting for OSC/PLL clock stabilization 1: chip will transition from configuration/retention mode to function mode after OSC/PLL clock is stable	OTP/SPI	0
6	[19]	[211]	Logic-As-Clock1 output enable synchronizer control	0: LaC1 clock output is enabled Asynchronously 1: LaC1 clock output is enabled synchronously w.r.t iob_logic_as_clk1{user}	OTP/SPI	0
	[20]	[212]	Logic-As-Clock0 output enable synchronizer control	0: LaC0 clock output is enabled Asynchronously 1: LaC0 clock output is enabled synchronously w.r.t iob_logic_as_clk0{user}	OTP/SPI	0
	[21]	[213]	PLL clock output enable synchronizer control	0: PLL clock output will be enabled by iob_pll_en{user} asynchronously 1: PLL clock output will be enabled by iob_pll_en{user} synchronously	OTP/SPI	0
	[22]	[214]	OSC clock output enable synchronizer control	0: OSC clock output will be enabled by iob_osc_en{user} asynchronously 1: OSC clock output will be enabled by iob_osc_en{user} synchronously	OTP/SPI	0
	[23]	[215]	Sleep Mode source	0: Use nSLEEP (EN) pin to enter Sleep mode 1: Use INT_FPGA_SLEEP IOB to enter Sleep mode	OTP/SPI	0
	[24]	[216]	Chip Reset source	0: Use nRST (PWR) pin to reset the chip 1: Use INT_FPGA_RESET IOB to reset the chip	OTP/SPI	0
	[25]	[217]	Clocks gating Timeout control when entering Sleep	0: If user clocks will not stop (go LOW) within 5us after initiating enter to Sleep, they will be gated and Sleep sequence will continue 1: Chips will wait indefinitely for clock to stop (go LOW), sleep may not occur if any enabled clock stays HIGH.	OTP/SPI	0



Register	Relative Bit Address	Abs Bit Address	Signal Function	Signal Description	Register Bits Loaded from	Default Value
6	[31:26]	[223:218]	Reserved	Reserved	OTP/SPI	0
	[0]	[224]	GPIO0 2x Pull-up Resistor	GPIO0: 0: 2 nd Pull-up resistor is disabled 1: 2 nd Pull-up resistor is enabled	OTP/SPI	0
	[1]	[225]	GPIO0 1x Pull-up Resistor	GPIO0: 0: 1 st Pull-up resistor is disabled 1: 1 st Pull-up resistor is enabled	OTP/SPI	1
	[2]	[226]	GPIO0 Driver Type	GPIO0: 0: Push-pull. 1: Open-drain.	OTP/SPI	0
	[3]	[227]	GPIO0 Driver Strength	GPIO0 0: Digital output with 1x strength 1: Digital output with 2x strength	OTP/SPI	0
	[4]	[228]	GPIO1 2x Pull-up Resistor	GPIO1: 0: 2 nd Pull-up resistor is disabled 1: 2 nd Pull-up resistor is enabled	OTP/SPI	0
	[5]	[229]	GPIO1 1x Pull-up Resistor	GPIO1: 0: 1 st Pull-up resistor is disabled 1: 1 st Pull-up resistor is enabled	OTP/SPI	1
	[6]	[230]	GPIO1 Driver Type	GPIO1: 0: Push-pull. 1: Open-drain.	OTP/SPI	0
7	[7]	[231]	GPIO1 Driver Strength	GPIO1: 0: Digital output with 1x strength 1: Digital output with 2x strength	OTP/SPI	0
	[8]	[232]	GPIO2 2x Pull-up Resistor	GPIO2: 0: 2 nd Pull-up resistor is disabled 1: 2 nd Pull-up resistor is enabled	OTP/SPI	0
	[9]	[233]	GPIO2 1x Pull-up Resistor	GPIO2: 0: 1 st Pull-up resistor is disabled 1: 1 st Pull-up resistor is enabled	OTP/SPI	1
	[10]	[234]	GPIO2 Driver Type	GPIO2: 0: Push-pull. 1: Open-drain.	OTP/SPI	0
	[11]	[235]	GPIO2 Driver Strength	GPIO2: 0: Digital output with 1x strength 1: Digital output with 2x strength	OTP/SPI	0
	[12]	[236]	GPIO3 2x Pull-up Resistor	GPIO3: 0: 2 nd Pull-up resistor is disabled 1: 2 nd Pull-up resistor is enabled	OTP/SPI	0
	[13]	[237]	GPIO3 1x Pull-up Resistor	GPIO3: 0: 1 st Pull-up resistor is disabled 1: 1 st Pull-up resistor is enabled	OTP/SPI	1
	[14]	[238]	GPIO3 Driver Type	GPIO3: 0: Push-pull. 1: Open-drain.	OTP/SPI	0

RENESAS

Register	Relative Bit Address	Abs Bit Address	Signal Function	Signal Description	Register Bits Loaded from	Default Value
	[15]	[239]	GPIO3 Driver Strength	GPIO3: 0: Digital output with 1x strength 1: Digital output with 2x strength	OTP/SPI	0
	[16]	[240]	GPIO4 2x Pull-up Resistor	GPIO4: 0: 2 nd Pull-up resistor is disabled 1: 2 nd Pull-up resistor is enabled	OTP/SPI	0
	[17]	[241]	GPIO4 1x Pull-up Resistor	GPIO4: 0: 1 st Pull-up resistor is disabled 1: 1 st Pull-up resistor is enabled	OTP/SPI	1
	[18]	[242]	GPIO4 Driver Type	GPIO4: 0: Push-pull. 1: Open-drain.	OTP/SPI	0
	[19]	[243]	GPIO4 Driver Strength	GPIO4: 0: Digital output with 1x strength 1: Digital output with 2x strength	OTP/SPI	0
	[20]	[244]	GPIO5 2x Pull-up Resistor	GPIO5: 0: 2 nd Pull-up resistor is disabled 1: 2 nd Pull-up resistor is enabled	OTP/SPI	0
	[21]	[245]	GPIO5 1x Pull-up Resistor	GPIO5: 0: 1 st Pull-up resistor is disabled 1: 1 st Pull-up resistor is enabled	OTP/SPI	1
7	[22]	[246]	GPIO5 Driver Type	GPI05: 0: Push-pull. 1: Open-drain.	OTP/SPI	0
7	[23]	[247]	GPIO5 Driver Strength	GPIO5: 0: Digital output with 1x strength 1: Digital output with 2x strength	OTP/SPI	0
	[24]	[248]	GPIO6 2x Pull-up Resistor	GPIO6: 0: 2 nd Pull-up resistor is disabled 1: 2 nd Pull-up resistor is enabled	OTP/SPI	0
	[25]	[249]	GPIO6 1x Pull-up Resistor	GPIO6: 0: 1 st Pull-up resistor is disabled 1: 1 st Pull-up resistor is enabled	OTP/SPI	1
	[26]	[250]	GPIO6 Driver Type	GPIO6: 0: Push-pull. 1: Open-drain.	OTP/SPI	0
	[27] [25	[251]	GPIO6 Driver Strength	GPIO6: 0: Digital output with 1x strength 1: Digital output with 2x strength	OTP/SPI	0
	[28]	[252]	GPIO7 2x Pull-up Resistor	GPIO7: 0: 2 nd Pull-up resistor is disabled 1: 2 nd Pull-up resistor is enabled	OTP/SPI	0
	[29]	[253]	GPIO7 1x Pull-up Resistor	GPIO7: 0: 1 st Pull-up resistor is disabled 1: 1 st Pull-up resistor is enabled	OTP/SPI	1
	[30]	[254]	GPIO7 Driver Type	GPIO7: 0: Push-pull. 1: Open-drain.	OTP/SPI	0



Register	Relative Bit Address	Abs Bit Address	Signal Function	Signal Description	Register Bits Loaded from	Default Value
7	[31]	[255]	GPIO7 Driver Strength	GPIO7: 0: Digital output with 1x strength 1: Digital output with 2x strength	OTP/SPI	0
	[0]	[256]	GPIO8 2x Pull-up Resistor	GPIO8: 0: 2 nd Pull-up resistor is disabled 1: 2 nd Pull-up resistor is enabled	OTP/SPI	0
	[1]	[257]	GPIO8 1x Pull-up Resistor	GPIO8: 0: 1 st Pull-up resistor is disabled 1: 1 st Pull-up resistor is enabled	OTP/SPI	1
	[2]	[258]	GPIO8 Driver Type	GPIO8: 0: Push-pull. 1: Open-drain.	OTP/SPI	0
	[3]	[259]	GPIO8 Driver Strength	GPIO8: 0: Digital output with 1x strength 1: Digital output with 2x strength	OTP/SPI	0
	[4]	[260]	GPIO9 2x Pull-up Resistor	GPIO9: 0: 2 nd Pull-up resistor is disabled 1: 2 nd Pull-up resistor is enabled	OTP/SPI	0
	[5]	[261]	GPIO9 1x Pull-up Resistor	GPIO9: 0: 1 st Pull-up resistor is disabled 1: 1 st Pull-up resistor is enabled	OTP/SPI	1
	[6]	[262]	GPIO9 Driver Type	GPIO9: 0: Push-pull. 1: Open-drain.	OTP/SPI	0
8	[7]	[263]	GPIO9 Driver Strength	GPIO9: 0: Digital output with 1x strength 1: Digital output with 2x strength	OTP/SPI	0
	[8]	[264]	GPIO10 2x Pull-up Resistor	GPIO10: 0: 2 nd Pull-up resistor is disabled 1: 2 nd Pull-up resistor is enabled	OTP/SPI	0
	[9]	[265]	GPIO10 1x Pull-up Resistor	GPIO10: 0: 1 st Pull-up resistor is disabled 1: 1 st Pull-up resistor is enabled	OTP/SPI	1
	[10]	[266]	GPIO10 Driver Type	GPIO10: 0: Push-pull. 1: Open-drain.	OTP/SPI	0
	[11]	[267]	GPIO10 Driver Strength	GPIO10: 0: Digital output with 1x strength 1: Digital output with 2x strength	OTP/SPI	0
	[12]	[268]	GPIO11 2x Pull-up Resistor	GPIO11: 0: 2 nd Pull-up resistor is disabled 1: 2 nd Pull-up resistor is enabled	OTP/SPI	0
	[13]	[269]	GPIO11 1x Pull-up Resistor	GPIO11: 0: 1 st Pull-up resistor is disabled 1: 1 st Pull-up resistor is enabled	OTP/SPI	1
	[14]	[270]	GPIO11 Driver Type	GPIO11: 0: Push-pull. 1: Open-drain.	OTP/SPI	0



Register	Relative Bit Address	Abs Bit Address	Signal Function	Signal Description	Register Bits Loaded from	Default Value
	[15]	[271]	GPIO11 Driver Strength	GPIO11: 0: Digital output with 1x strength 1: Digital output with 2x strength	OTP/SPI	0
	[16]	[272]	GPIO12 2x Pull-up Resistor	GPIO12: 0: 2 nd Pull-up resistor is disabled 1: 2 nd Pull-up resistor is enabled	OTP/SPI	0
	[17]	[273]	GPIO12 1x Pull-up Resistor	GPIO12: 0: 1 st Pull-up resistor is disabled 1: 1 st Pull-up resistor is enabled	OTP/SPI	1
	[18]	[274]	GPIO12 Driver Type	GPIO12: 0: Push-pull. 1: Open-drain.	OTP/SPI	0
	[19]	[275]	GPIO12 Driver Strength	GPIO12: 0: Digital output with 1x strength 1: Digital output with 2x strength	OTP/SPI	0
	[20]	[276]	GPIO13 2x Pull-up Resistor	GPIO13: 0: 2 nd Pull-up resistor is disabled 1: 2 nd Pull-up resistor is enabled	OTP/SPI	0
	[21]	[277]	GPIO13 1x Pull-up Resistor	GPIO13: 0: 1 st Pull-up resistor is disabled 1: 1 st Pull-up resistor is enabled	OTP/SPI	1
0	[22]	[278]	GPIO13 Driver Type	GPIO13: 0: Push-pull. 1: Open-drain.	OTP/SPI	0
8	[23]	[279]	GPIO13 Driver Strength	GPIO13: 0: Digital output with 1x strength 1: Digital output with 2x strength	OTP/SPI	0
	[24]	[280]	GPIO14 2x Pull-up Resistor	GPIO14: 0: 2 nd Pull-up resistor is disabled 1: 2 nd Pull-up resistor is enabled	OTP/SPI	0
	[25]	[281]	GPIO14 1x Pull-up Resistor	GPIO14: 0: 1 st Pull-up resistor is disabled 1: 1 st Pull-up resistor is enabled	OTP/SPI	1
	[26]	[282]	GPIO14 Driver Type	GPIO14: 0: Push-pull. 1: Open-drain.	OTP/SPI	0
	[27]	[283]	GPIO14 Driver Strength	GPIO14: 0: Digital output with 1x strength 1: Digital output with 2x strength	OTP/SPI	0
	[28]	[284]	GPIO15 2x Pull-up Resistor	GPIO15: 0: 2 nd Pull-up resistor is disabled 1: 2 nd Pull-up resistor is enabled	OTP/SPI	0
	[29]	[285]	GPIO15 1x Pull-up Resistor	GPIO15: 0: 1 st Pull-up resistor is disabled 1: 1 st Pull-up resistor is enabled	OTP/SPI	1
	[30]	[286]	GPIO15 Driver Type	GPIO15: 0: Push-pull. 1: Open-drain.	OTP/SPI	0



Register	Relative Bit Address	Abs Bit Address	Signal Function	Signal Description	Register Bits Loaded from	Default Value
8	[31]	[287]	GPIO15 Driver Strength	GPIO15: 0: Digital output with 1x strength 1: Digital output with 2x strength	OTP/SPI	0
	[0]	[288]	GPIO18 2x Pull-up Resistor	GPIO16: 0: 2 nd Pull-up resistor is disabled 1: 2 nd Pull-up resistor is enabled	OTP/SPI	0
	[1]	[289]	GPIO18 1x Pull-up Resistor	GPIO16: 0: 1 st Pull-up resistor is disabled 1: 1 st Pull-up resistor is enabled	OTP/SPI	1
	[2]	[290]	GPIO18 Driver Type	GPIO16: 0: Push-pull. 1: Open-drain.	OTP/SPI	0
	[3]	[291]	GPIO18 Driver Strength	GPIO16: 0: Digital output with 1x strength 1: Digital output with 2x strength	OTP/SPI	0
	[4]	[292]	GPIO17 2x Pull-up Resistor	GPIO17: 0: 2 nd Pull-up resistor is disabled 1: 2 nd Pull-up resistor is enabled	OTP/SPI	0
	[5]	[293]	GPIO17 1x Pull-up Resistor	GPIO17: 0: 1 st Pull-up resistor is disabled 1: 1 st Pull-up resistor is enabled	OTP/SPI	1
	[6]	[294]	GPIO17 Driver Type	GPIO17: 0: Push-pull. 1: Open-drain.	OTP/SPI	0
9	[7]	[295]	GPIO17 Driver Strength	GPIO17: 0: Digital output with 1x strength 1: Digital output with 2x strength	OTP/SPI	0
	[8]	[296]	GPIO16 2x Pull-up Resistor	GPIO18: 0: 2 nd Pull-up resistor is disabled 1: 2 nd Pull-up resistor is enabled	OTP/SPI	0
	[9]	[297]	GPIO16 1x Pull-up Resistor	GPIO18: 0: 1 st Pull-up resistor is disabled 1: 1 st Pull-up resistor is enabled	OTP/SPI	1
	[10]	[298]	GPIO16 Driver Type	GPIO18: 0: Push-pull. 1: Open-drain.	OTP/SPI	0
	[11]	[299]	GPIO16 Driver Strength	GPIO18: 0: Digital output with 1x strength 1: Digital output with 2x strength	OTP/SPI	0
	[15:12]	[303:300]	Reserved	Reserved	OTP/SPI	0
	[16]	[304]	nRST (PWR) PAD auto Pull-up control	1: nRST (PWR) pad Pull-up is always on. 0: auto - Pull-up follows input state.	OTP/SPI	0 (STQFN 24);
	[17]	[305]	nSLEEP (EN) PAD PAD auto Pull-up control	1: nSLEEP (EN) pad Pull-up is always on. 0: auto - Pull-up follows input state.	OTP/SPI	0
	[31:18]	[319:306]	Reserved	Reserved	OTP/SPI	0



Register	Relative Bit Address	Abs Bit Address	Signal Function	Signal Description	Register Bits Loaded from	Default Value
	[0]	[320]	BRAM [3:0] Power down	0: BRAM enabled 1: BRAM disabled (default).	OTP/SPI	1
10	[1]	[321]	BRAM [7:4] Power down	0: BRAM enabled 1: BRAM disabled (default).	OTP/SPI	1
	[31:2]	[351:322]	Reserved	Reserved	OTP/SPI	0
11	[31:0]	[383:352]	Reserved	Reserved	OTP/SPI	0
12	[31:0]	[415:384]	Reserved	Reserved	OTP/SPI	0
13	[31:0]	[447:416]	Reserved	Reserved	OTP/SPI	0
14	[31:0]	[479:448]	Reserved	Reserved	OTP/SPI	0



Revision History

Revision	Date	Description
1.04	Feb 25, 2025	Changed I _{OL} /I _{OH} values in GPIO Specifications under Electrical Specifications Section Updated Power-Up and Configuration Sequence Section Fixed typos and formatting Changed GPIO Functionality Table Fixed POR, BRAM images
1.03	Oct 31, 2024	Increased maximum V _{DDIO} to 3.465 V and added characteristics data for it Edited the POR specifications and Figure Added Ambient Temperature specifications Fixed typos and formatting
1.02	Jun 27, 2024	Updated package references to STQFN packaging Updated Absolute Max Ratings disclaimer. Fixed typ. value for Output Duty Cycle in 3.3.4 Oscillator Specifications Fixed some formatting
1.01	Jun 20, 2024	Fixed typos Improved image quality for some charts and diagrams Moved Revision History to last page
1.00	May 31, 2024	Production Release

