

RRW40120

High Voltage Gate Driver for High-Side and Low-Side Switching Devices

Description

The RRW40120 is a high voltage and high frequency gate driver for high-side (HS) and low-side (LS) switching devices optimized for Renesas SuperGaN® FET and conventional power MOSFET. The driver IC includes an HS driver and an LS driver with independent input signals for maximum control flexibility. The HS and LS are also controlled independently with matching propagation delay. The RRW40120 is suitable for application circuits with HS and LS switching devices in topologies such as LLC, active clamp flyback, full-bridge, inverter and many variants from flyback, forward and resonant converters.

The RRW40120 accepts CMOS/TTL compatible signal for easy interfacing with various controllers and microcontrollers. Additionally, the driver features under voltage lockout (UVLO) and interlocking protections for reliable operation.

Features

- 600 V HS/LS Driver with 150 mA@12 V output optimized for SuperGaN® FET and MOSFET.
- CMTI ± 50 V/ns
- Ultra-low power consumption
- Switching frequency up to 500 kHz
- Interlocking function for shoot-through protection
- UVLO protection for both channels

Applications

- **RapidCharging™** AC/DC adapters
- TV power
- Power tools
- SSL applications
- Motor drive

Contents

1. Overview	4
1.1 Block Diagram	4
1.2 Typical Application	4
2. Pin Information	5
2.1 Pin Assignments	5
2.2 Pin Descriptions.....	5
3. Specifications	6
3.1 Absolute Maximum Ratings	6
3.2 Recommended Operating Conditions.....	6
3.3 Thermal Specifications	6
3.4 Electrical Specifications	7
4. Functional Description	9
4.1 Pin Detail	9
4.1.1 Pins 1, 2, 3, 4, 11 – NC.....	9
4.1.2 Pin 5 – HIN	9
4.1.3 Pin 6 – LIN	9
4.1.4 Pin 7 – GND.....	9
4.1.5 Pin 8 – VCC	9
4.1.6 Pin 9 – PGND	9
4.1.7 Pin 10 – LG.....	9
4.1.8 Pin 12 – VS.....	9
4.1.9 Pin 13 – HG	9
4.1.10 Pin 14 – VB.....	9
4.2 Power Supply and Undervoltage Lockout Protection.....	9
4.3 Logic Inputs	10
4.4 Interlocking	10
4.5 Switching Timing Relationships	11
5. Package Outline Drawings	12
6. Ordering Information	12
7. Revision History	12

Figures

Figure 1. Functional Block Diagram.....	4
Figure 2. Simplified Application Schematic.....	4
Figure 3. 14 Pin SOIC Package.....	5
Figure 4. Input Logic State	10
Figure 5. Input/Output Timing Relationships.....	11
Figure 6. 14-Pin QFN Package.....	12

Tables

Table 1. Pin Descriptions.....	5
Table 2. Absolute Maximum Ratings	6
Table 3. Recommended Operating Conditions	6
Table 4. Thermal Specifications	6
Table 5. Electrical Specifications	7
Table 6. Input/Output Truth Table.....	10
Table 7. Ordering Information.....	12

1. Overview

1.1 Block Diagram




Figure 1. Functional Block Diagram

1.2 Typical Application




Figure 2. Simplified Application Schematic

2. Pin Information

2.1 Pin Assignments



Figure 3. 14 Pin SOIC Package

2.2 Pin Descriptions

Table 1. Pin Descriptions

Pin Number	Pin Name	Type	Description
1, 2, 3, 4, 11	NC	No Connect	Not connected
5	HIN	Analog input	High-side driver logic input
6	LIN	Analog input	Low-side driver logic input
7	GND	Ground	Signal ground
8	VCC	Power	IC power supply
9	PGND	Ground	Low-side return
10	LG	Analog output	Low-side gate drive output
12	VS	Analog input/output	High-side return
13	HG	Analog input/output	High-side gate drive output
14	VB	Analog input/output	High-side power supply

3. Specifications

3.1 Absolute Maximum Ratings

Caution: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

Table 2. Absolute Maximum Ratings

Parameter	Symbol	Minimum	Maximum	Unit
Low-side power supply	V_{VCC}	-1	20	V
High-side power supply (V_{VS} referenced)	V_{BS}	-1	20	V
High-side power supply	V_{VB}	$V_{VCC} - 5$	700	V
High-side return voltage (GND referenced)	V_{VS}	-1	700	V
High-side gate drive output voltage	V_{HG}	$V_{VS} - 0.5$	$V_{VB} + 0.5$	V
Low-side output voltage	V_{LG}	-1	20	V
Input signal voltage (HIN/LIN)	V_{IN}	-1	5.5	V
Allowable V_{VS} transient (GND referenced)	dV_{VS}/dt	-50	50	V/ns
Allowable negative voltage on VS pin	V_{S_MIN}	-5		V
Junction temperature	T_{JMAX}	-40	+150	°C
Storage temperature range	T_{ST}	-55	+150	°C
Human body model (tested per JS-001-2017)	V_{ESDHBM}	-	±2000	V
Charged device model (tested per JS-002-2014)	V_{ESDCDM}	-	±1000	V
Latch-up (tested per JESD78E; Class 2, Level A)	-	-	±100	mA

3.2 Recommended Operating Conditions

Table 3. Recommended Operating Conditions

Parameter	Symbol	Minimum	Maximum	Unit
Ambient temperature	T_A	-40	125	°C
Junction temperature	T_J	-40	150	°C
Supply voltage	V_{VCC}	10	18	V
Bootstrap supply voltage, $V_{VB} - V_{VS}$	V_{BS}	10	18	V
High-side return voltage	V_{VS}	-1	600	V

3.3 Thermal Specifications

Table 4. Thermal Specifications

Parameter	Package	Symbol	Condition	Typical Value	Unit
Thermal Resistance	SOIC-14 Package	θ_{JA}	Junction to ambient	TBD	°C/W
		θ_{JC}	Junction to case	TBD	

3.4 Electrical Specifications

Recommended operating conditions unless otherwise noted. $V_{IN} = 0\text{ V to }5\text{ V}$, $V_{VCC} = 15\text{ V}$, $C_{VCC} = C_{BS} = 4.7\text{ }\mu\text{F}$, $T_A = -40\text{ }^\circ\text{C to }+125\text{ }^\circ\text{C}$, typical values are at $T_A = +25\text{ }^\circ\text{C}$, unless otherwise specified.

Table 5. Electrical Specifications

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Low-side Driver Section power supply						
Start-up threshold	$V_{VCC(ST)}$	V_{VCC} rising	6.7	7.3	7.7	V
Under-voltage lockout threshold	$V_{VCC(UVL)}$	V_{VCC} falling	6	6.5	7	V
Quiescent VCC supply current	I_{OCC}	$V_{VCC} = V_{BS} = 10\text{ V}$, $H_{IN} = L_{IN} = 0\text{ V}$		100		μA
Start-up current	$I_{VCC(ST)}$	$V_{VCC} = 5\text{ V}$, VB pin floats			10	μA
High-side Driver Section power supply						
V_{BS} supply start-up threshold	$V_{BS(ST)}$		6.7	7.3	7.7	V
V_{BS} supply under-voltage lockout threshold	$V_{BS(UVL)}$		6	6.5	7	V
Quiescent V_{BS} supply current	I_{QBS}	$V_{VCC} = V_{BS} = 10\text{ V}$, $H_{IN} = L_{IN} = 0\text{ V}$		30		μA
High-side leakage current	I_{LK}	$V_B = H_G = V_S = 600\text{ V}$, $V_{VCC} = V_{HIN} = L_{IN} = 0\text{ V}$	-	-	10	μA
Input section						
Logic high threshold for HIN/LIN pin	V_{IN+}		2.0	2.2	2.5	V
Logic low threshold HIN/LIN pin	V_{IN-}		0.9	1.1	1.5	V
HIN/LIN pin input bias current	I_{IN+}	$V_{HIN/LIN} = 5\text{ V}$		12	18	μA
Clamped voltage at HIN and LIN pin	V_{IN_CLP}	@25 μA sinking current ¹		5.3		V
Output Driving						
HS Peak sourcing current for turn-on	$I_{O+(HS)}$	25 $^\circ\text{C}$, $V_{BS} = 12\text{ V}$, $V_{HG} = 0\text{ V}$, V_{VS} referenced		150		mA
HS Peak sinking current for turn-off	$I_{O-(HS)}$	25 $^\circ\text{C}$, $V_{BS} = 12\text{ V}$, $V_{HG} = 12\text{ V}$, V_{VS} referenced		1		A
LS Peak sourcing current for turn-on	$I_{O+(LS)}$	25 $^\circ\text{C}$, $V_{VCC} = 12\text{ V}$, $V_{LG} = 0\text{ V}$		150		mA
LS Peak sinking current for turn-off	$I_{O-(LS)}$	25 $^\circ\text{C}$, $V_{VCC} = 12\text{ V}$, $V_{LG} = 12\text{ V}$		1		A
Drive pin default pull down resistance	R_{PD}	$V_o = 1\text{ V}$		30		k Ω
Dynamic Characteristics						
Driving rise time	t_{R_M}	$V_{BS} = V_{VCC} = 12\text{ V}$,		50		ns

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
		$C_{LOAD} = 1 \text{ nF}$, 10% ~ 90%				
Driving fall time	t_{F_M}	$V_O = 12 \text{ V}$, $C_{LOAD} = 1 \text{ nF}$, 90%~ 10%		10		ns
High-side driver turn-on propagation delay	T_{ON_DHS}	$V_{BS} = 12 \text{ V}$, $C_{LOAD} = 10 \text{ pF}$ time between 10% of rising edge		50		ns
High-side turn-off propagation delay	T_{OFF_DHS}	$V_O = 12 \text{ V}$, $C_{LOAD} = 10 \text{ pF}$, time between 10% of falling edge		50		ns
Low-side turn-on propagation delay	T_{ON_DLS}	$V_{VCC} = 12 \text{ V}$, $C_{LOAD} = 10 \text{ pF}$, time between 10% of rising edge		50		ns
Low-side turn-off propagation delay	T_{OFF_DLS}	$V_O = 12 \text{ V}$, $C_{LOAD} = 10 \text{ pF}$, time between 10% of falling edge		50		ns
Delay matching time (HS & LS turn-on/off)	T_{DM}	Same as above	-	-	20	ns

1. These parameters are not 100% tested. They are guaranteed by design.

4. Functional Description

4.1 Pin Detail

4.1.1 Pins 1, 2, 3, 4, 11 – NC

Not connected.

4.1.2 Pin 5 – HIN

Logic input for the high-side driver.

4.1.3 Pin 6 – LIN

Logic input for the low-side driver.

4.1.4 Pin 7 – GND

Signal ground.

4.1.5 Pin 8 – VCC

Power supply for the device during normal operation. The device starts up when V_{VCC} reaches 7.3 V (typical) and shuts down when V_{VCC} drops below 6.5 V (typical). A decoupling capacitor of 0.1 μ F and so should be connected across VCC and GND.

4.1.6 Pin 9 – PGND

Low-side supply return.

4.1.7 Pin 10 – LG

Low-side gate driver output.

4.1.8 Pin 12 – VS

High-side power supply return.

4.1.9 Pin 13 – HG

High-side gate drive output.

4.1.10 Pin 14 – VB

High-side power supply. Bypass this pin to VS pin with a suitable capacitor to sustain bootstrap circuit operation, typically 10 times larger than gate capacitance.

4.2 Power Supply and Undervoltage Lockout Protection

The RRW40120 is supplied by V_{VCC} and V_{BS} . V_{VCC} supplies logic circuit and low-side output buffer. V_{BS} supplies high-side output buffer through a bootstrap capacitor C_{BS} between VB and VS pin, which is charged up by V_{VCC} through the external bootstrap diode.

The RRW40120 has internal under voltage-lockout (UVLO) protection feature on both V_{VCC} and V_{BS} power supplies. It ensures the device drives external power devices only when the gate supply voltage is sufficient for power devices to avoid excessive conduction losses.

When V_{VCC} drops below the $V_{VCC(UVL)}$ threshold, the UVLO circuit will set both LG and HG to be low, and shutdown the device. When V_{VCC} reaches $V_{VCC(ST)}$ again, the device will return to normal operation and set LG and HG based on inputs.

When V_{BS} drops below the $V_{BS(UVL)}$ threshold, the UVLO circuit will set HG to be low. V_{BS} reaches $V_{BS(ST)}$ again, the device will set HG based on HIN.

Both the V_{CC} and V_{BS} UVLO circuits have hysteresis to prevent chatter due to ground noise in the power supply and to keep normal operation if there is a small drop in the power supply.

4.3 Logic Inputs

The RRW40120 has two logic inputs:

- HIN: high-side driver input
- LIN: low-side driver input.

The logic inputs are CMOS/TTL compatible for easy interfacing with various controllers and microcontrollers. Both logic inputs have internal 650 kΩ pull-down resistors, as shown in the block diagrams, which guarantee the input logic state is held in the low state whenever any of the input pins are in the floating condition.

Figure 4 shows the input signal to the RRW40120 and the corresponding logic state.




Figure 4. Input Logic State

4.4 Interlocking

The RRW40120 has interlocking function, which guarantees that when inputs HIN and LIN are both high, both outputs LG and HG will stay low.

[Table 6](#) shows the input/output truth table of RRW40120.

Table 6. Input/Output Truth Table

Input		Output	
HIN	LIN	HG	LG
L	L	L	L
L	H	L	H
H	L	H	L
H	H	L	L

4.5 Switching Timing Relationships

Figure 5 shows the timing relationships between the input and output signals, including the definition of T_{ON_DHS} , T_{OFF_DHS} , T_{ON_DLS} , and T_{OFF_DLS} .




Figure 5. Input/Output Timing Relationships

5. Package Outline Drawings




Figure 6. 14-Pin QFN Package

6. Ordering Information

Table 7. Ordering Information

Part Number	Driver Output Voltage	Pull-up Current (V _{VCC} = 12V)	Pull-down Current (V _{VCC} = 12V)	Package Description	Carrier Type
RRW40120-002	HS: V _{VCC} , LS: V _{BS}	150 mA	1 A	SOIC-14	Tape & Reel ¹

1. Tape & Reel packing quantity is 2,500/reel. Minimum packing quantity is 2,500.

7. Revision History

Revision	Date	Description
0.04	Feb 26, 2026	Updated format.
0.03	Sep 5, 2025	Updated recommended operating conditions.
0.02	Mar 17, 2025	Updated functional block diagram and simplified application schematic.
0.01	Feb 20, 2025	Initial release.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us

© 2026 Renesas Electronics Corporation. All rights reserved.