

On-chip LCD controller/driver, true low-power platform, 50- μ A/MHz operating current, 330-nA data retention current for 4 KB of RAM, up to 512-KB code flash memory and 32-KB RAM, up to 36 capacitive touch sensors, from 44 to 100 pins, 1.6-5.5 V

1. Outline

1.1 Features

Ultra-low power consumption technology

- VDD = single power supply voltage of 1.6 to 5.5 V
- HALT mode
- STOP mode
 - High-speed wakeup from the STOP mode is possible.
- SNOOZE mode

RL78 CPU core

- CISC architecture with 3-stage pipeline
- Minimum instruction execution time:
 - Can be changed from high speed (0.03125 μ s @ 32 MHz operation with the high-speed on-chip oscillator clock) to ultra-low speed (30.5 μ s @ 32.768 kHz operation with the subsystem clock)
- Multiply/divide/multiply & accumulate instructions are supported.
- Address space: 1 MB
- General-purpose registers: (8-bit register \times 8) \times 4 banks
- On-chip RAM: 16 to 32 KB

Code flash memory

- Code flash memory:
 - 64 to 128 KB (single bank)
 - 256 KB (128 KB \times 2 banks or a single 256-KB bank)
 - 512 KB (256 KB \times 2 banks or a single 512-KB bank)
- Block size: 2 KB
- Prohibition of block erase and rewriting (security function)
- On-chip debugging
- Self-programming (with boot swapping and flash shield window)
- Bank programming: Enables updating of the program in one bank while the user program is running from the other bank.

Data flash memory

- Data flash memory: 8 KB
- Background operation (BGO):
 - Instructions can be executed from the program memory while rewriting the data flash memory.
- Number of rewrites: 1,000,000 times (typ.)

High-speed on-chip oscillator

- Select from 64 MHz, 48 MHz, 32 MHz, 24 MHz, 16 MHz, 12 MHz, 8 MHz, 6 MHz, 4 MHz, 3 MHz, 2 MHz, or 1 MHz
- High accuracy: \pm 1.0%
 - (VDD = 1.6 to 5.5 V, TA = -40 to +105°C)

Middle-speed on-chip oscillator

- Select from 4 MHz, 2 MHz, or 1 MHz
 - (with adjustability)

Low-speed on-chip oscillator

- 32.768 kHz (typ.) (with adjustability)

Operating ambient temperature

- TA = -40 to +105°C (3C: Industrial applications)

Power management and reset function

- On-chip power-on-reset (POR) circuit
- On-chip voltage detectors (LVD0 and LVD1)

Data transfer controller (DTC)

- Transfer modes:
 - Normal transfer mode, repeat transfer mode, block transfer mode
- Activation sources: Activated by interrupt sources.
- Chain transfer function

SNOOZE mode sequencer (SMS)

- Calculations and comparison of values by the commands for use in processing by the sequencer can realize intermittent operations where the RL78/L23 does not have to return to normal operation.
- Sequentially handling a total of 32 processes with the use of desired commands from among 21 different ones
- The SNOOZE mode sequencer offers operation with low power consumption without using the CPU, flash memory, and RAM.

Logic and event link controller (ELCL)

- Event signals can be set up between specified peripheral functions.
- The signals can be generated by the input of multiple event signals to the logic circuit.
- Flip-flop circuits are incorporated to handle setting and resetting functions.

Serial interface

- Simplified SPI (CSI^{Note}): 5 to 8 channels
- UART/UART (LIN-bus supported)/UARTA: 5 to 8 channels
- I²C/Simplified I²C: 8 to 10 channels

Timers

- 16-bit timer: 8 channels
(with the output of remote control signals)
- 16-bit timer RJ: 1 or 2 channels
- 16-bit timers KB40, KB41, and KB42 (IH): 1 to 3 channels (with PWM output for IH)
- 32-bit interval timer:
 - 1 channel in 32-bit counter mode
 - 2 channels in 16-bit counter mode
 - 4 channels in 8-bit counter mode
- 8-bit interval timer: 4 to 8 units
- Realtime clock: 1 channel
(counting of one second to 99 years, alarm interrupt, and clock correction)
- Watchdog timer: 1 channel (operates with the dedicated low-speed on-chip oscillator clock)
- External signal sampler: 1 channel
- Oscillation stop detector: 1 channel

LCD controller/driver

- Internal boosting, capacitive division, and external resistor division are switchable as methods of generating the driving voltage.
- Number of segment signal outputs: 19 to 56
- Number of common signal outputs: 4 to 8

A/D converter

- 8-/10-/12-bit resolution
- Analog input: 8 to 13 channels
- Internal reference voltage (1.48 V (typ.)) and temperature sensor

D/A converter

- 8-bit resolution
- Analog output:
 - 3 channels (one of the three interfaces is only for the internal reference voltage for the comparator)
- Output voltage: 0 V to V_{DD}
- Realtime output function

Comparator

- 1 or 2 channels
- Operating modes: Comparator high-speed mode and comparator low-speed mode
- The external reference voltage and the internal reference voltage or D/A converter output are selectable as the reference voltage.

Capacitive sensing unit

- Operating voltage condition: V_{DD} = 1.8 to 5.5 V
- Self-capacitance method: A single pin configures a single key, supporting up to 36 keys
- Mutual capacitance method: Matrix configuration with 8 × 8 pins, supporting up to 64 keys

Input/output port pins

- Number of port pins:
 - 40 to 95
 - N-ch open-drain I/O (withstand voltage of 6 V): 2 to 4,
 - N-ch open-drain I/O (V_{DD} withstand voltage): 24 to 57,
 - Controlled current drive pins: 4 to 8
- Can be set to N-ch open drain or TTL input buffer, and use of an on-chip pull-up resistor can be specified.
- Connectable to a device with different voltage (1.8 V, 2.5 V, or 3 V)

Others

- Key interrupt input
- Clock output/buzzer output controller
- BCD (binary-coded decimal) correction circuit

Note Although the CSI function is generally called SPI, it is also called CSI in this product, so it is referred to as such in this manual.

Remark The functions mounted depend on the product. For details, see **1.6 Outline of Functions**.

O ROM, RAM capacities

Flash ROM	Data flash	RAM	RL78/L23					
			44 pins	48 pins	52 pins	64 pins	80 pins	100 pins
512 KB	8 KB	32 KB	R7F100LFL	R7F100LGL	R7F100LJL	R7F100LLL	R7F100LML	R7F100LPL
256 KB	8 KB	32 KB	R7F100LFJ	R7F100LGJ	R7F100LJJ	R7F100LLJ	R7F100LMJ	R7F100LPJ
128 KB	8 KB	16 KB	R7F100LFG	R7F100LGG	R7F100LJG	R7F100LLG	R7F100LMG	R7F100LPG
64 KB	8 KB	16 KB	R7F100LFE	R7F100LGE	R7F100LJE	R7F100LLE	—	—

1.2 List of Part Numbers

Figure 1 - 1 Part Number, Memory Size, and Package of RL78/L23




Table 1 - 1 List of Ordering Part Numbers


Pin count	Package	Fields of Application Note	Ordering Part Number		Renesas Code
			Product Name	Packaging Specification	
44	44-pin plastic LQFP (10 × 10 mm, 0.80-mm pitch)	C	R7F100LFL3CFP, R7F100LFJ3CFP, R7F100LFG3CFP, R7F100LFE3CFP	#BA0, #UA0, #HA0	PLQP0044GC-A
48	48-pin plastic LFQFP (7 × 7 mm, 0.50-mm pitch)	C	R7F100LGL3CFB, R7F100LGJ3CFB, R7F100LGG3CFB, R7F100LGE3CFB	#BA0, #UA0, #HA0	PLQP0048KB-B
	48-pin plastic HWQFN (7 × 7 mm, 0.50-mm pitch)	C	R7F100LGL3CNP, R7F100LGJ3CNP, R7F100LGG3CNP, R7F100LGE3CNP	#BA0, #UA0, #HA0	PWQN0048KC-A
52	52-pin plastic LQFP (10 × 10 mm, 0.65-mm pitch)	C	R7F100LJL3CFA, R7F100LJJ3CFA, R7F100LJG3CFA, R7F100LJE3CFA	#BA0, #UA0, #HA0	PLQP0052JA-A
64	64-pin plastic LQFP (12 × 12 mm, 0.65-mm pitch)	C	R7F100LLL3CFA, R7F100LLJ3CFA, R7F100LLG3CFA, R7F100LLE3CFA	#BA0, #UA0, #HA0	PLQP0064JB-A
	64-pin plastic LFQFP (10 × 10 mm, 0.50-mm pitch)	C	R7F100LLL3CFB, R7F100LLJ3CFB, R7F100LLG3CFB, R7F100LLE3CFB	#BA0, #UA0, #HA0	PLQP0064KB-C
80	80-pin plastic LQFP (14 × 14 mm, 0.65-mm pitch)	C	R7F100LML3CFA, R7F100LMJ3CFA, R7F100LMG3CFA	#BA0, #UA0, #HA0	PLQP0080JA-B
	80-pin plastic LFQFP (12 × 12 mm, 0.50-mm pitch)	C	R7F100LML3CFB, R7F100LMJ3CFB, R7F100LMG3CFB	#BA0, #UA0, #HA0	PLQP0080KB-B
100	100-pin plastic LFQFP (14 × 14 mm, 0.50-mm pitch)	C	R7F100LPL3CFB, R7F100LPJ3CFB, R7F100LPG3CFB	#BA0, #UA0, #HA0	PLQP0100KB-B
	100-pin plastic LQFP (14 × 20 mm, 0.65-mm pitch)	C	R7F100LPL3CFA, R7F100LPJ3CFA, R7F100LPG3CFA	#BA0, #UA0, #HA0	PLQP0100JC-A

Note For the fields of application, see **Figure 1 - 1 Part Number, Memory Size, and Package of RL78/L23**.

1.3 Pin Configuration (Top View)

1.3.1 44-pin products

- 44-pin plastic LQFP (10 × 10 mm, 0.80-mm pitch)



Note Not present in products with 128 or fewer Kbytes of code flash memory.

Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μF).

Remark 1. For pin identification, see 1.4 Pin Identification.

Remark 2. Pin functions in parentheses can be assigned via settings in the peripheral I/O redirection registers (PIORx). For details, see 4.3.10 Peripheral I/O redirection registers (PIORx) in the RL78/L23 User's Manual.

Table 1 - 2 Multiplexed Pin Functions of the 44-pin Products (1/3)

Pin Number	I/O			Power supply, system clock, and debugging	Analog Circuits				HMIs			Timers					Communications Interfaces		
	44LQFP	Digital port	Controlled current drive port		ELCL input/output port	A/D converter (ADC)	D/A converter (DAC)	Comparator (CMP)	LCD controller/driver (LCD)	Interrupt	Key interrupt	Capacitive sensing unit (CTS02/La)	Timer array unit (TAU)	Timer RJ (TRJ)	16-bit timers KB40, KB41, and KB42	External signal sampler	Realtime clock (RTC)	Serial array unit (SAU)	Serial interface IICA (IICA)
1	P44	—	—	—	—	—	IVCMP0	—	(INTP7)	—	—	(TI04)/ (TO04)	—	—	EXSD01	—	—	—	—
2	P40	—	—	TOOL0	—	—	—	—	—	—	—	(TI00)/ (TO00)	—	—	—	—	—	—	—
3	—	—	—	RESET	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
4	P124	—	—	XT2/ EXCLKS	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
5	P123	—	—	XT1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
6	P137	—	EI137	—	—	—	—	—	INTP0	—	—	—	—	—	—	—	—	—	—
7	P122	—	EI122	X2/EXCLK	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
8	P121	—	EI121	X1/VBAT0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
9	—	—	—	REGC	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
10	—	—	—	Vss	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
11	—	—	—	VDD	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
12	P60	CCD04	EO60	—	—	—	—	—	(INTP3)	—	—	(TI01)/ (TO01)	—	—	—	—	—	SCLA0	—
13	P61	CCD05	EO61	—	—	—	—	—	(INTP4)	—	—	(TI02)/ (TO02)	—	—	—	—	—	SDAA0	—
14	P127	—	—	—	—	—	—	CAPH	—	—	TS00	(TI03)/ (TO03)/ (REMO OUT)	—	—	—	—	—	—	—
15	P126	—	—	—	—	—	—	CAPL	(INTP4)	—	TS01	(TI04)/ (TO04)	—	—	—	—	—	—	—
16	P87	—	—	—	—	—	—	VL1	—	—	—	—	—	—	—	—	(TxD1)/ (SO10)	—	—
17	P86	—	—	(PCLBUZ1)	—	—	—	VL2	(INTP3)	—	—	(TI06)/ (TO06)	—	—	—	—	(RxD1)/ (S110)/ (SDA10)	—	—
18	P85	—	—	—	—	—	VCOU0	VL4	(INTP4)	—	—	—	—	—	—	—	(SCK10)/ (SCL10)/ (SCL30)	—	—
19	P125	—	—	(PCLBUZ1)	—	—	—	VL3	(INTP7)	—	TS02	(TI06)/ (TO06)	—	—	—	—	(SDA30)	—	—
20	P77	CCD00	EI77/ EO77	—	—	—	—	SEG19	(INTP1)	KR7	TS09	(TI07)/ (TO07)	—	TKB001/ (TKB021) Note	(EXSD00)	—	TxD2	—	—
21	P76	CCD01	EI76/ EO76	—	—	—	—	SEG18	(INTP2)	KR6	TS10	—	—	TKB000	(EXSD01)	(RTC1HZ)	RxD2	—	—
22	P57	—	—	—	—	—	—	SEG11	INTP6	—	TSCAP	(TI03)/ (TO03)/ (REMO OUT)	—	—	—	—	—	—	—
23	P97	—	—	—	—	—	—	SEG3/ COM7	—	—	TS24	(TI05)/ (TO05)	—	—	—	—	(SCK01)/ (SCL01)	(SCLA1)	—

Table 1 - 2 Multiplexed Pin Functions of the 44-pin Products (2/3)

Pin Number	I/O			Power supply, system clock, and debugging	Analog Circuits				HMIs			Timers				Communications Interfaces			
	44LQFP	Digital port	Controlled current drive port		ELCL input/output port	A/D converter (ADC)	D/A converter (DAC)	Comparator (CMP)	LCD controller/driver (LCD)	Interrupt	Key interrupt	Capacitive sensing unit (CTS02La)	Timer array unit (TAU)	Timer RJ (TRJ)	16-bit timers KB40, KB41, and KB42	External signal sampler	Realtime clock (RTC)	Serial array unit (SAU)	Serial interface IICA (IICA)
24	P96	—	—	(PCLBUZ0)	—	—	—	SEG2/COM6	(INTP5)	—	TS25	—	—	—	—	—	(SI01)/ (SDA01)	(SDAA1)	—
25	P95	—	—	—	—	—	—	SEG1/COM5	(INTP1)	—	TS26	(TI02)/ (TO02)	—	—	—	—	(SO01)	—	—
26	P94	—	—	—	—	—	—	SEG0/COM4	(INTP2)	—	TS27	(TI06)/ (TO06)	—	—	—	—	(SI01)/ (SDA01)	—	—
27	P93	—	—	—	—	—	—	COM3	(INTP3)	—	TS28	—	—	—	—	—	(SCK01)/ (SCL01)	—	—
28	P92	—	—	—	—	—	—	COM2	—	—	TS29	(TI01)/ (TO01)	—	—	—	—	—	—	—
29	P91	—	—	—	—	—	—	COM1	(INTP2)	—	TS30	—	—	—	—	—	—	—	—
30	P90	—	—	—	—	—	—	COM0	(INTP1)	—	TS31	(TI00)/ (TO00)	—	—	—	—	—	—	—
31	P07	—	EI07	(PCLBUZ0)	—	—	—	SEG50	—	—	TS32	—	—	—	—	—	SO10/ TxD1	—	—
32	P06	—	EI06	(PCLBUZ1)	—	—	—	SEG49	—	—	TS33	—	—	—	—	—	SI10/ Rx/D1/ SDA10	—	—
33	P05	—	EO05	—	—	—	—	SEG48	—	—	TS34	—	—	—	—	—	SCK10/ SCL10	—	—
34	P00	—	EI00/ EO00	TOOLTxD	—	—	—	SEG43	—	—	—	—	(TRJ00)	(TKB001)	EXSDI0	—	SO00/ Tx/D0	—	—
35	P17	—	EI17/ EO17	TOOLRx/D	—	—	—	SEG42	—	—	—	—	(TRJ100)	(TKB001)	EXSDI1	—	SI00/ Rx/D0/ SDA00	—	—
36	P16	—	EI16	—	—	—	(VCOUT0)	SEG41	—	—	—	—	—	(TKB001)	—	(RTC1HZ)	SCK00/ SCL00	—	—
37	P12	—	EI12	(PCLBUZ1)	ANI24	—	—	SEG37	—	—	—	—	(TRJ01) Note	(TKB000)	—	—	SO11	—	CLKA0
38	P11	—	—	—	ANI23	—	—	SEG36	(INTP1)	—	—	—	(TRJ101) Note	(TKB011) Note	—	—	SI11/ SDA11	—	RxDA0
39	P10	—	—	—	ANI22	—	—	SEG35	(INTP0)	—	—	—	—	(TKB010) Note	—	—	SCK11/ SCL11	—	TxDA0
40	P27	—	EI27	—	ANI21	ANO1	—	SEG34	(INTP4)	—	—	—	—	(TKB021) Note	(EXSDI1)	—	(Tx/D0)/ (SO00)/ SO21	—	RxDA1
41	P26	—	EI26	—	ANI20	ANO0	—	SEG33	(INTP5)	—	—	—	—	(TKB020) Note	(EXSDI0)	—	SI21/ SDA21/ (Rx/D0)/ (SI00)/ (SDA00)	—	TxDA1
42	P22	—	—	—	ANI16	—	—	SEG29	(INTP7)	—	—	—	—	—	—	—	(SCK00)/ (SCL00)/ SCK21/ SCL21	—	—
43	P21	—	EI21	VBAT1/ (PCLBUZ0)	ANI0/ AVREFP	—	—	—	(INTP6)	—	—	(TO00)	—	—	—	—	—	—	—


Table 1 - 2 Multiplexed Pin Functions of the 44-pin Products (3/3)

Pin Number	I/O			Power supply, system clock, and debugging	Analog Circuits				HMIs			Timers				Communications Interfaces		
	44LQFP	Digital port	Controlled current drive port ELCL input/output port		A/D converter (ADC)	D/A converter (DAC)	Comparator (CMP)	LCD controller/driver (LCD)	Interrupt	Key interrupt	Capacitive sensing unit (CTS02La)	Timer array unit (TAU)	Timer RJ (TRJ)	16-bit timers KB40, KB41, and KB42	External signal sampler	Realtime clock (RTC)	Serial array unit (SAU)	Serial interface IICA (IICA)
44	P20	—	EI20	(PCLBUZ1)	ANI1/ AVREFM	—	—	—	(INTP7)	—	—	(TI00)	—	—	—	—	—	—

Note Not present in products with 128 or fewer Kbytes of code flash memory.

1.3.2 48-pin products

- 48-pin plastic LFQFP (7 × 7 mm, 0.50-mm pitch)
- 48-pin plastic HWQFN (7 × 7 mm, 0.50-mm pitch)



Note 1. Not present in products with 128 or fewer Kbytes of code flash memory.

Note 2. The 48-pin plastic LFQFP (7 × 7 mm, 0.50-mm pitch) products do not have an exposed die pad.

Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μF).

Remark 1. For pin identification, see 1.4 Pin Identification.

Remark 2. Pin functions in parentheses can be assigned via settings in the peripheral I/O redirection registers (PIORx). For details, see 4.3.10 Peripheral I/O redirection registers (PIORx) in the RL78/L23 User's Manual.

Remark 3. For products in the HWQFN package, solder the exposed die pad to the printed circuit board. We recommend leaving the destination for mounting of the exposed die pad electrically open-circuit.

Table 1 - 3 Multiplexed Pin Functions of the 48-pin Products (1/3)

Pin Number	I/O			Power supply, system clock, and debugging	Analog Circuits				HMIs			Timers					Communications Interfaces		
	48LFQFP, 48HWQFN	Digital port	Controlled current drive port		ELCL input/output port	A/D converter (ADC)	D/A converter (DAC)	Comparator (CMP)	LCD controller/driver (LCD)	Interrupt	Key interrupt	Capacitive sensing unit (CTS02La)	Timer array unit (TAU)	Timer RJ (TRJ)	16-bit timers KB40, KB41, and KB42	External signal sampler	Realtime clock (RTC)	Serial array unit (SAU)	Serial interface IICA (IICA)
1	P45	—	—	—	—	—	IVREF0	—	—	—	—	—	—	EXSD00	—	SCL30	—	TxDA2 Note	
2	P44	—	—	—	—	—	IVCMP0	—	(INTP7)	—	(TI04)/ (TO04)	—	—	EXSD01	—	SDA30	—	RxDA2 Note	
3	P40	—	—	TOOL0	—	—	—	—	—	—	(TI00)/ (TO00)	—	—	—	—	—	—	—	
4	—	—	—	RESET	—	—	—	—	—	—	—	—	—	—	—	—	—	—	
5	P124	—	—	XT2/ EXCLKS	—	—	—	—	—	—	—	—	—	—	—	—	—	—	
6	P123	—	—	XT1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	
7	P137	—	EI137	—	—	—	—	—	INTP0	—	—	—	—	—	—	—	—	—	
8	P122	—	EI122	X2/EXCLK	—	—	—	—	—	—	—	—	—	—	—	—	—	—	
9	P121	—	EI121	X1/VBAT0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	
10	—	—	—	REGC	—	—	—	—	—	—	—	—	—	—	—	—	—	—	
11	—	—	—	Vss	—	—	—	—	—	—	—	—	—	—	—	—	—	—	
12	—	—	—	Vdd	—	—	—	—	—	—	—	—	—	—	—	—	—	—	
13	P60	CCD04	EO60	—	—	—	—	—	(INTP3)	—	(TI01)/ (TO01)	—	—	—	—	—	SCLA0	—	
14	P61	CCD05	EO61	—	—	—	—	—	(INTP4)	—	(TI02)/ (TO02)	—	—	—	—	—	SDAA0	—	
15	P127	—	—	—	—	—	CAPH	—	—	TS00	(TI03)/ (TO03)/ (REMO OUT)	—	—	—	—	—	—	—	
16	P126	—	—	—	—	—	CAPL	(INTP4)	—	TS01	(TI04)/ (TO04)	—	—	—	—	—	—	—	
17	P87	—	—	—	—	—	VL1	—	—	—	—	—	—	—	—	—	(TxD1)/ (SO10)	—	
18	P86	—	—	(PCLBUZ1)	—	—	VL2	(INTP3)	—	—	(TI06)/ (TO06)	—	—	—	—	—	(RxD1)/ (SI10)/ (SDA10)	—	
19	P85	—	—	—	—	(VCOUT0)	VL4	(INTP4)	—	—	—	—	—	—	—	—	(SCK10)/ (SCL10)/ (SCL30)	—	
20	P125	—	—	(PCLBUZ1)	—	—	VL3	(INTP7)	—	TS02	(TI06)/ (TO06)	—	—	—	—	—	(SDA30)	—	
21	P77	CCD00	EI77/ EO77	—	—	—	SEG19	(INTP1)	KR7	TS09	(TI07)/ (TO07)	—	TKB001/ (TKB021) Note	EXSD00	—	SO20/ TxD2	—	—	
22	P76	CCD01	EI76/ EO76	—	—	—	SEG18	(INTP2)	KR6	TS10	—	—	TKB000	EXSD01	(RTC1HZ)	SI20/ SDA20/ RxD2	—	—	

Table 1 - 3 Multiplexed Pin Functions of the 48-pin Products (2/3)

Pin Number	I/O			Power supply, system clock, and debugging	Analog Circuits				HMIs			Timers				Communications Interfaces		
	Digital port	Controlled current drive port	ELCL input/output port		A/D converter (ADC)	D/A converter (DAC)	Comparator (CMP)	LCD controller/driver (LCD)	Interrupt	Key interrupt	Capacitive sensing unit (CTS/U2La)	Timer array unit (TAU)	Timer RJ (TRJ)	16-bit timers KB40, KB41, and KB42	External signal sampler	Realtime clock (RTC)	Serial array unit (SAU)	Serial interface IICA (IICA)
48LFQFP, 48HWQFN																		
23	P75	CCD02	—	—	—	—	—	SEG17	(INTP0)	KR5	TS11	(TI03)/ (TO03)/ (REMO OUT)	(TKBO11) Note, (TKBO01)	—	—	SCK20/ SCL20	—	—
24	P57	—	—	—	—	—	—	SEG11	INTP6	—	TSCAP	(TI03)/ (TO03)/ (REMO OUT)	—	—	—	—	—	—
25	P54	—	—	(PCLBUZ0)	—	—	—	SEG8	(INTP0)	—	TS19	TI02/ TO02	—	—	—	—	—	—
26	P97	—	—	—	—	—	—	SEG3/ COM7	—	—	TS24	(TI05)/ (TO05)	—	—	—	(SCK01)/ (SCL01)	(SCLA1)	—
27	P96	—	—	(PCLBUZ0)	—	—	—	SEG2/ COM6	(INTP5)	—	TS25	—	—	—	—	(SI01)/ (SDA01)	(SDAA1)	—
28	P95	—	—	—	—	—	—	SEG1/ COM5	(INTP1)	—	TS26	(TI02)/ (TO02)	—	—	—	(SO01)	—	—
29	P94	—	—	—	—	—	—	SEG0/ COM4	(INTP2)	—	TS27	(TI06)/ (TO06)	—	—	—	(SI01)/ (SDA01)	—	—
30	P93	—	—	—	—	—	—	COM3	(INTP3)	—	TS28	—	—	—	—	(SCK01)/ (SCL01)	—	—
31	P92	—	—	—	—	—	—	COM2	—	—	TS29	(TI01)/ (TO01)	—	—	—	—	—	—
32	P91	—	—	—	—	—	—	COM1	(INTP2)	—	TS30	—	—	—	—	—	—	—
33	P90	—	—	—	—	—	—	COM0	(INTP1)	—	TS31	(TI00)/ (TO00)	—	—	—	—	—	—
34	P07	—	EI07	(PCLBUZ0)	—	—	—	SEG50	—	—	TS32	—	—	—	—	SO10/ TxD1	—	—
35	P06	—	EI06	(PCLBUZ1)	—	—	—	SEG49	—	—	TS33	—	—	—	—	SI10/ Rx/D1/ SDA10	—	—
36	P05	—	EO05	—	—	—	—	SEG48	—	—	TS34	—	—	—	—	SCK10/ SCL10	—	—
37	P00	—	EI00/ EO00	TOOLTxD	—	—	—	SEG43	—	—	—	—	(TRJ00)(TKBO01)	EXSDI0	—	SO00/ Tx/D0	—	—
38	P17	—	EI17/ EO17	TOOLRx/D	—	—	—	SEG42	—	—	—	—	(TRJ00) (TKBO01)	EXSDI1	—	SI00/ Rx/D0/ SDA00	—	—
39	P16	—	EI16	—	—	(VCOUT0)	—	SEG41	—	—	—	—	(TKBO01)	—	(RTC1HZ)	SCK00/ SCL00	—	—
40	P13	—	—	—	ANI25	—	—	SEG38	—	—	—	—	—	—	—	—	—	—
41	P12	—	EI12	(PCLBUZ1)	ANI24	—	—	SEG37	—	—	—	—	(TRJ01) Note	(TKBO00)	—	SO11	—	CLKA0
42	P11	—	—	—	ANI23	—	—	SEG36	(INTP1)	—	—	—	(TRJ01) Note	(TKBO11) Note	—	SI11/ SDA11	—	RxDA0

Table 1 - 3 Multiplexed Pin Functions of the 48-pin Products (3/3)

Pin Number	I/O			Power supply, system clock, and debugging	Analog Circuits				HMIs			Timers				Communications Interfaces			
	Digital port	Controlled current drive port	ELCL input/output port		A/D converter (ADC)	D/A converter (DAC)	Comparator (CMP)	LCD controller/driver (LCD)	Interrupt	Key interrupt	Capacitive sensing unit (CTS02La)	Timer array unit (TAU)	Timer RJ (TRJ)	16-bit timers KB40, KB41, and KB42	External signal sampler	Realtime clock (RTC)	Serial array unit (SAU)	Serial interface IICA (IICA)	Serial interface UARTA (UARTA)
48LFQFP, 48HWQFN																			
43	P10	—	—	—	ANI22	—	—	SEG35	(INTP0)	—	—	—	—	(TKBO10) Note	—	—	SCK11/ SCL11	—	TxDA0
44	P27	—	EI27	—	ANI21	ANO1	—	SEG34	(INTP4)	—	—	—	—	(TKBO21) Note	(EXSDI1)	—	(TxD0)/ (SO00)/ SO21	—	RxDA1
45	P26	—	EI26	—	ANI20	ANO0	—	SEG33	(INTP5)	—	—	—	—	(TKBO20) Note	(EXSDI0)	—	SI21/ SDA21/ (RxD0)/ (SI00)/ (SDA00)	—	TxDA1
46	P22	—	—	—	ANI16	—	—	SEG29	(INTP7)	—	—	—	—	—	—	—	(SCK00)/ (SCL00)/ SCK21/ SCL21	—	—
47	P21	—	EI21	VBAT1/ (PCLBUZ0)	ANI0/ AVREFP	—	—	—	(INTP6)	—	—	(TO00)	—	—	—	—	—	—	—
48	P20	—	EI20	(PCLBUZ1)	ANI1/ AVREFM	—	—	—	(INTP7)	—	—	(TI00)	—	—	—	—	—	—	—

Note Not present in products with 128 or fewer Kbytes of code flash memory.

1.3.3 52-pin products

- 52-pin plastic LQFP (10 × 10 mm, 0.65-mm pitch)




Table 1 - 4 Multiplexed Pin Functions of the 52-pin Products (1/3)

Pin Number	I/O			Power supply, system clock, and debugging	Analog Circuits				HMIs			Timers					Communications Interfaces		
	52LQFP	Digital port	Controlled current drive port		ELCL input/output port	A/D converter (ADC)	D/A converter (DAC)	Comparator (CMP)	LCD controller/driver (LCD)	Interrupt	Key interrupt	Capacitive sensing unit (CTS02La)	Timer array unit (TAU)	Timer RJ (TRJ)	16-bit timers KB40, KB41, and KB42	External signal sampler	Realtime clock (RTC)	Serial array unit (SAU)	Serial interface IICA (IICA)
1	P45	—	—	—	—	—	IVREF0	—	—	—	—	—	—	EXSD00	—	SCK30/ SCL30	—	TxDA2 Note	
2	P44	—	—	—	—	—	IVCMP0	—	(INTP7)	—	(TI04)/ (TO04)	—	—	EXSD01	—	SI30/ SDA30/ (SCL11)/ RxD3	—	RxDA2 Note	
3	P43	—	—	—	—	—	IVCMP1	—	(INTP4)	—	(TI05)/ (TO05)	—	—	—	—	SO30/ (SDA11)/ TxD3	—	—	
4	P40	—	—	TOOL0	—	—	—	—	—	—	(TI00)/ (TO00)	—	—	—	—	—	—	—	
5	—	—	—	RESET	—	—	—	—	—	—	—	—	—	—	—	—	—	—	
6	P124	—	—	XT2/ EXCLKS	—	—	—	—	—	—	—	—	—	—	—	—	—	—	
7	P123	—	—	XT1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	
8	P137	—	EI137	—	—	—	—	—	INTP0	—	—	—	—	—	—	—	—	—	
9	P122	—	EI122	X2/EXCLK	—	—	—	—	—	—	—	—	—	—	—	—	—	—	
10	P121	—	EI121	X1/VBAT0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	
11	—	—	—	REGC	—	—	—	—	—	—	—	—	—	—	—	—	—	—	
12	—	—	—	Vss	—	—	—	—	—	—	—	—	—	—	—	—	—	—	
13	—	—	—	Vdd	—	—	—	—	—	—	—	—	—	—	—	—	—	—	
14	P60	CCD04	EO60	—	—	—	—	—	(INTP3)	—	(TI01)/ (TO01)	—	—	—	—	—	—	SCLA0	
15	P61	CCD05	EO61	—	—	—	—	—	(INTP4)	—	(TI02)/ (TO02)	—	—	—	—	—	—	SDAA0	
16	P127	—	—	—	—	—	—	CAPH	—	TS00	(TI03)/ (TO03)/ (REMO OUT)	—	—	—	—	—	—	—	
17	P126	—	—	—	—	—	—	CAPL	(INTP4)	—	TS01	(TI04)/ (TO04)	—	—	—	—	—	—	
18	P87	—	—	—	—	—	—	VL1	—	—	—	—	—	—	—	—	(TxD1)/ (SO10)	—	
19	P86	—	—	(PCLBUZ1)	—	—	—	VL2	(INTP3)	—	—	(TI06)/ (TO06)	—	—	—	—	(RxD1)/ (SI10)/ (SDA10)	—	
20	P85	—	—	—	—	—	VCOU0	VL4	(INTP4)	—	—	—	—	—	—	—	(SCK10)/ (SCL10)/ (SCL30)	—	
21	P125	—	—	(PCLBUZ1)	—	—	VCOU1	VL3	(INTP7)	—	TS02	(TI06)/ (TO06)	—	—	—	—	(SDA30)	—	
22	P77	CCD00	EI77/ EO77	—	—	—	SEG19	(INTP1)	KR7	TS09	(TI07)/ (TO07)	—	TKB001/ (TKBO21) Note	EXSD00	—	SO20/ TxD2	—	—	

Table 1 - 4 Multiplexed Pin Functions of the 52-pin Products (2/3)

Pin Number	I/O			Power supply, system clock, and debugging	Analog Circuits				HMIs			Timers					Communications Interfaces		
	52LQFP	Digital port	Controlled current drive port		ELCL input/output port	A/D converter (ADC)	D/A converter (DAC)	Comparator (CMP)	LCD controller/driver (LCD)	Interrupt	Key interrupt	Capacitive sensing unit (CTS02La)	Timer array unit (TAU)	Timer RJ (TRJ)	16-bit timers KB40, KB41, and KB42	External signal sampler	Realtime clock (RTC)	Serial array unit (SAU)	Serial interface IICA (IICA)
23	P76	CCD01	EI76/EO76	—	—	—	—	SEG18	(INTP2)	KR6	TS10	—	—	TKB000	EXSD01	(RTC1HZ)	SI20/SDA20/RxD2	—	—
24	P75	CCD02	—	—	—	—	—	SEG17	(INTP0)	KR5	TS11	(TI03)/ (TO03)/ (REMO OUT)	—	(TKB011) Note/ (TKB001)	—	—	SCK20/ SCL20	—	—
25	P74	CCD03	—	—	—	—	—	SEG16	—	KR4	TS12	—	—	TKB011 Note/ (TKB001)	—	—	—	—	—
26	P57	—	—	—	—	—	—	SEG11	INTP6	—	TSCAP	(TI03)/ (TO03)/ (REMO OUT)	—	—	—	—	—	—	—
27	P54	—	—	(PCLBUZ0)	—	—	—	SEG8	(INTP0)	—	TS19	TI02/ TO02	—	—	—	—	SCL01	—	—
28	P53	—	—	(PCLBUZ0)	—	—	—	SEG7	INTP2	—	TS20	(TI07)/ (TO07)	—	—	—	—	SDA01	—	—
29	P97	—	—	—	—	—	—	SEG3/ COM7	—	—	TS24	(TI05)/ (TO05)	—	—	—	—	(SCK01)/ (SCL01)	(SCLA1)	—
30	P96	—	—	(PCLBUZ0)	—	—	—	SEG2/ COM6	(INTP5)	—	TS25	—	—	—	—	—	(SI01)/ (SDA01)	(SDAA1)	—
31	P95	—	—	—	—	—	—	SEG1/ COM5	(INTP1)	—	TS26	(TI02)/ (TO02)	—	—	—	—	(SO01)	—	—
32	P94	—	—	—	—	—	—	SEG0/ COM4	(INTP2)	—	TS27	(TI06)/ (TO06)	—	—	—	—	(SI01)/ (SDA01)	—	—
33	P93	—	—	—	—	—	—	COM3	(INTP3)	—	TS28	—	—	—	—	—	(SCK01)/ (SCL01)	—	—
34	P92	—	—	—	—	—	—	COM2	—	—	TS29	(TI01)/ (TO01)	—	—	—	—	—	—	—
35	P91	—	—	—	—	—	—	COM1	(INTP2)	—	TS30	—	—	—	—	—	—	—	—
36	P90	—	—	—	—	—	—	COM0	(INTP1)	—	TS31	(TI00)/ (TO00)	—	—	—	—	—	—	—
37	P07	—	EI07	(PCLBUZ0)	—	—	—	SEG50	—	—	TS32	—	—	—	—	—	SO10/ TxD1	—	—
38	P06	—	EI06	(PCLBUZ1)	—	—	—	SEG49	—	—	TS33	—	—	—	—	—	SI10/ RxD1/ SDA10	—	—
39	P05	—	EO05	—	—	—	—	SEG48	—	—	TS34	—	—	—	—	—	SCK10/ SCL10	—	—
40	P00	—	EI00/ EO00	TOOLTxD	—	—	—	SEG43	—	—	—	—	(TRJ00)	(TKB001)	EXSD10	—	SO00/ TxD0	—	—
41	P17	—	EI17/ EO17	TOOLRxD	—	—	—	SEG42	—	—	—	—	(TRJ00)	(TKB001)	EXSD11	—	SI00/ RxD0/ SDA00	—	—


Table 1 - 4 Multiplexed Pin Functions of the 52-pin Products (3/3)

Pin Number	I/O			Power supply, system clock, and debugging	Analog Circuits				HMIs			Timers				Communications Interfaces			
	52LQFP	Digital port	Controlled current drive port		ELCL input/output port	A/D converter (ADC)	D/A converter (DAC)	Comparator (CMP)	LCD controller/driver (LCD)	Interrupt	Key interrupt	Capacitive sensing unit (CTSUL2La)	Timer array unit (TAU)	Timer RJ (TRJ)	16-bit timers KB40, KB41, and KB42	External signal sampler	Realtime clock (RTC)	Serial array unit (SAU)	Serial interface IICA (IICA)
42	P16	—	EI16	—	—	—	VCOUT0	SEG41	—	—	—	—	—	(TKBO01)	—	(RTC1HZ)	SCK00/ SCL00	—	—
43	P14	—	—	—	ANI26	—	—	SEG39	—	—	—	TI04/ TO04	—	—	—	—	—	—	—
44	P13	—	—	—	ANI25	—	—	SEG38	—	—	—	—	—	—	—	—	—	—	—
45	P12	—	EI12	(PCLBUZ1)	ANI24	—	VCOUT1	SEG37	—	—	—	—	(TRJO1) Note	(TKBO00)	—	—	SO11	—	CLKA0
46	P11	—	—	—	ANI23	—	—	SEG36	(INTP1)	—	—	—	(TRJO1) Note	(TKBO11) Note	—	—	SI11/ SDA11	—	RxDA0
47	P10	—	—	—	ANI22	—	—	SEG35	(INTP0)	—	—	—	—	(TKBO10) Note	—	—	SCK11/ SCL11	—	TxDA0
48	P27	—	EI27	—	ANI21	ANO1	—	SEG34	(INTP4)	—	—	—	—	(TKBO21) Note	(EXSDI1)	—	(TxD0)/ (SO00)/ SO21	—	RxDA1
49	P26	—	EI26	—	ANI20	ANO0	—	SEG33	(INTP5)	—	—	—	—	(TKBO20) Note	(EXSDI0)	—	SI21/ SDA21/ (RxD0)/ (SI00)/ (SDA00)	—	TxDA1
50	P22	—	—	—	ANI16	—	—	SEG29	(INTP7)	—	—	—	—	—	—	—	(SCK00)/ (SCL00)/ SCK21/ SCL21	—	—
51	P21	—	EI21	VBAT1/ (PCLBUZ0)	ANI0/ AVREFP	—	—	—	(INTP6)	—	—	(TO00)	—	—	—	—	—	—	—
52	P20	—	EI20	(PCLBUZ1)	ANI1/ AVREFM	—	—	—	(INTP7)	—	—	(TI00)	—	—	—	—	—	—	—

Note Not present in products with 128 or fewer Kbytes of code flash memory.

1.3.4 64-pin products

- 64-pin plastic LQFP (12 × 12 mm, 0.65-mm pitch)
- 64-pin plastic LFQFP (10 × 10 mm, 0.50-mm pitch)



Note Not present in products with 128 or fewer Kbytes of code flash memory.

Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μF).

Remark 1. For pin identification, see 1.4 Pin Identification.

Remark 2. Pin functions in parentheses can be assigned via settings in the peripheral I/O redirection registers (PIORx). For details, see 4.3.10 Peripheral I/O redirection registers (PIORx) in the RL78/L23 User's Manual.

Table 1 - 5 Multiplexed Pin Functions of the 64-pin Products (1/4)

Pin Number	I/O			Power supply, system clock, and debugging	Analog Circuits				HMIs			Timers				Communications Interfaces		
	64LOFP, 64LFQFP	Digital port	Controlled current drive port		ELCL input/output port	A/D converter (ADC)	D/A converter (DAC)	Comparator (CMP)	LCD controller/driver (LCD)	Interrupt	Key interrupt	Capacitive sensing unit (CTS02La)	Timer array unit (TAU)	Timer RJ (TRJ)	16-bit timers KB40, KB41, and KB42	External signal sampler	Realtime clock (RTC)	Serial array unit (SAU)
1	P45	—	—	—	—	—	IVREF0	—	—	—	—	—	—	EXSD00	—	SCK30/ SCL30	—	TxDA2 Note
2	P44	—	—	—	—	—	IVCMP0	—	(INTP7)	—	(TI04)/ (TO04)	—	—	EXSD01	—	SI30/ SDA30/ (SCL11)/ (SCK11)/ RxD3	—	RxDA2 Note
3	P43	—	—	—	—	—	IVCMP1	—	(INTP4)	—	(TI05)/ (TO05)	—	—	—	—	SO30/ (SI11)/ (SDA11)/ TxD3	—	(RxDA1)
4	P42	—	—	(PCLBUZ1)	—	—	IVREF1	—	(INTP7)	—	TI05/ TO05	TRJ00	—	—	—	(SDA00)/ (SO11)	—	(TxDA1)
5	P40	—	—	TOOL0	—	—	—	—	—	—	(TI00)/ (TO00)	—	—	—	—	(SCL00)	—	—
6	—	—	—	RESET	—	—	—	—	—	—	—	—	—	—	—	—	—	—
7	P124	—	—	XT2/ EXCLKS	—	—	—	—	—	—	—	—	—	—	—	—	—	—
8	P123	—	—	XT1	—	—	—	—	—	—	—	—	—	—	—	—	—	—
9	P137	—	EI137	—	—	—	—	—	INTP0	—	—	—	—	—	—	—	—	—
10	P122	—	EI122	X2/EXCLK	—	—	—	—	—	—	—	—	—	—	—	—	—	—
11	P121	—	EI121	X1/VBAT0	—	—	—	—	—	—	—	—	—	—	—	—	—	—
12	—	—	—	REGC	—	—	—	—	—	—	—	—	—	—	—	—	—	—
13	—	—	—	Vss	—	—	—	—	—	—	—	—	—	—	—	—	—	—
14	—	—	—	VDD	—	—	—	—	—	—	—	—	—	—	—	—	—	—
15	P60	CCD04	EO60	—	—	—	—	—	(INTP3)	—	(TI01)/ (TO01)	—	—	—	—	—	—	SCLA0
16	P61	CCD05	EO61	—	—	—	—	—	(INTP4)	—	(TI02)/ (TO02)	—	—	—	—	—	—	SDAA0
17	P62	CCD06	—	—	—	—	—	—	(INTP5)	—	(TI03)/ (TO03)/ (REMO OUT)	—	—	—	—	—	—	SCLA1
18	P63	CCD07	—	—	—	—	—	—	(INTP6)	—	(TI04)/ (TO04)	—	—	—	—	—	—	SDAA1
19	P127	—	—	—	—	—	CAPH	—	—	TS00	(TI03)/ (TO03)/ (REMO OUT)	—	—	—	—	—	—	—
20	P126	—	—	—	—	—	CAPL	(INTP4)	—	TS01	(TI04)/ (TO04)	—	—	—	—	—	—	—
21	P87	—	—	—	—	—	VL1	—	—	—	—	—	—	—	—	—	(TxD1)/ (SO10)	—
22	P86	—	—	(PCLBUZ1)	—	—	VL2	(INTP3)	—	—	(TI06)/ (TO06)	—	—	—	—	—	(RxD1)/ (SI10)/ (SDA10)	—

Table 1 - 5 Multiplexed Pin Functions of the 64-pin Products (2/4)

Pin Number	I/O			Power supply, system clock, and debugging	Analog Circuits				HMIs			Timers					Communications Interfaces		
	64LQFP, 64LFOFP	Digital port	Controlled current drive port		ELCL input/output port	A/D converter (ADC)	D/A converter (DAC)	Comparator (CMP)	LCD controller/driver (LCD)	Interrupt	Key interrupt	Capacitive sensing unit (CTS02La)	Timer array unit (TAU)	Timer RJ (TRJ)	16-bit timers KB40, KB41, and KB42	External signal sampler	Realtime clock (RTC)	Serial array unit (SAU)	Serial interface IICA (IICA)
23	P85	—	—	—	—	—	VCOU0)	VL4	(INTP4)	—	—	—	—	—	—	—	(SCK10)/ (SCL10)/ (SCL30)	—	—
24	P125	—	—	(PCLBUZ1)	—	—	VCOU1)	VL3	(INTP7)	—	TS02	(TI06)/ (TO06)	—	—	—	—	(SDA30)	—	—
25	P31	—	—	—	—	—	—	SEG21	INTP3	—	TS07	(TI01)/ (TO01)	—	—	—	RTC1HZ	—	—	—
26	P30	—	—	—	—	—	—	SEG20	(INTP3)	—	TS08	TI03/ TO03/ REMOO UT	—	—	—	(RTC1HZ)	—	—	—
27	P77	CCD00	EI77/ EO77	—	—	—	—	SEG19	(INTP1)	KR7	TS09	(TI07)/ (TO07)	—	TKBO01/ (TKBO21) Note	(EXSDO0)	—	SO20/ TxD2	—	—
28	P76	CCD01	EI76/ EO76	—	—	—	—	SEG18	(INTP2)	KR6	TS10	—	—	TKBO00	(EXSDO1)	(RTC1HZ)	SI20/ SDA20/ RxD2	—	—
29	P75	CCD02	—	—	—	—	—	SEG17	(INTP0)	KR5	TS11	(TI03)/ (TO03)/ (REMO OUT)	—	(TKBO11) Note, (TKBO01)	—	—	SCK20/ SCL20	—	—
30	P74	CCD03	—	—	—	—	—	SEG16	—	KR4	TS12	—	—	TKBO11 Note, (TKBO01)	—	—	—	—	—
31	P70	—	—	—	—	—	—	SEG12	—	KR0	TS16	—	—	TKBO20 Note	—	—	—	—	—
32	P57	—	—	—	—	—	—	SEG11	INTP6	—	TSCAP	(TI03)/ (TO03)/ (REMO OUT)	—	—	—	—	—	—	—
33	P54	—	—	(PCLBUZ0)	—	—	—	SEG8	(INTP0)	—	TS19	TI02/ TO02	—	—	—	—	SCL01/ SCK01	—	—
34	P53	—	—	(PCLBUZ0)	—	—	—	SEG7	INTP2	—	TS20	(TI07)/ (TO07)	—	—	—	—	SI01/ SDA01	—	—
35	P52	—	—	(PCLBUZ1)	—	—	—	SEG6	INTP1	—	TS21	TI00/ TO00	—	—	—	—	SO01	—	—
36	P97	—	—	—	—	—	—	SEG3/ COM7	—	—	TS24	(TI05)/ (TO05)	—	—	—	—	(SCK01)/ (SCL01)	(SCLA1)	—
37	P96	—	—	(PCLBUZ0)	—	—	—	SEG2/ COM6	(INTP5)	—	TS25	—	—	—	—	—	(SI01)/ (SDA01)	(SDAA1)	—
38	P95	—	—	—	—	—	—	SEG1/ COM5	(INTP1)	—	TS26	(TI02)/ (TO02)	—	—	—	—	(SO01)	—	—
39	P94	—	—	—	—	—	—	SEG0/ COM4	(INTP2)	—	TS27	(TI06)/ (TO06)	—	—	—	—	(SI01)/ (SDA01)	—	—
40	P93	—	—	—	—	—	—	COM3	(INTP3)	—	TS28	—	—	—	—	—	(SCK01)/ (SCL01)	—	—
41	P92	—	—	—	—	—	—	COM2	—	—	TS29	(TI01)/ (TO01)	—	—	—	—	—	—	—

Table 1 - 5 Multiplexed Pin Functions of the 64-pin Products (3/4)

Pin Number	I/O			Power supply, system clock, and debugging	Analog Circuits				HMIs			Timers				Communications Interfaces			
	64LQFP, 64LFOFP	Digital port	Controlled current drive port		ELCL input/output port	A/D converter (ADC)	D/A converter (DAC)	Comparator (CMP)	LCD controller/driver (LCD)	Interrupt	Key interrupt	Capacitive sensing unit (CTS02La)	Timer array unit (TAU)	Timer RJ (TRJ)	16-bit timers KB40, KB41, and KB42	External signal sampler	Realtime clock (RTC)	Serial array unit (SAU)	Serial interface IICA (IICA)
42	P91	—	—	—	—	—	—	COM1	(INTP2)	—	TS30	—	—	—	—	—	—	—	—
43	P90	—	—	—	—	—	—	COM0	(INTP1)	—	TS31	(TI00)/ (TO00)	—	—	—	—	—	—	—
44	P07	—	EI07	(PCLBUZ0)	—	—	—	SEG50	—	—	TS32	—	—	—	—	—	SO10/ TxD1	—	—
45	P06	—	EI06	(PCLBUZ1)	—	—	—	SEG49	—	—	TS33	—	—	—	—	—	SI10/ Rx/D1/ SDA10	—	—
46	P05	—	EO05	—	—	—	—	SEG48	—	—	TS34	—	—	—	—	—	SCK10/ SCL10	—	—
47	P04	—	—	(PCLBUZ0)	—	—	VCOUT1	SEG47	(INTP6)	—	TS35	—	—	—	—	—	(Tx/D2)/ (SO20)	—	—
48	P03	—	—	—	—	—	VCOUT0	SEG46	—	—	—	—	TRJIO0	—	—	—	(SI31)/ (SDA31)/ (Rx/D2)/ (SI20)/ (SDA20)	—	—
49	P02	—	—	PCLBUZ0	—	—	—	SEG45	INTP7	—	—	—	—	(TKBO21) Note	—	—	(SCK31)/ (SCL31)/ (SCK20)/ (SCL20)	—	—
50	P01	—	—	PCLBUZ1	—	—	—	SEG44	(INTP5)	—	—	(TI05)/ (TO05)	—	(TKBO11) Note	—	—	(SO31)	—	—
51	P00	—	EI00/ EO00	TOOLTxD	—	—	—	SEG43	—	—	—	—	(TRJ00)	(TKBO01)	EXSDI0	—	SO00/ Tx/D0	—	—
52	P17	—	EI17/ EO17	TOOLRx/D	—	—	—	SEG42	—	—	—	—	(TRJIO0)	(TKBO01)	EXSDI1	—	SI00/ Rx/D0/ SDA00	—	—
53	P16	—	EI16	—	—	—	VCOUT0	SEG41	—	—	—	—	—	(TKBO01)	—	(RTC1HZ)	SCK00/ SCL00	—	—
54	P15	—	—	—	—	—	—	SEG40	—	—	—	TI07/ TO07	—	—	—	—	—	—	—
55	P14	—	—	—	ANI26	—	—	SEG39	—	—	—	TI04/ TO04	—	—	—	—	—	—	—
56	P13	—	—	—	ANI25	—	—	SEG38	—	—	—	—	—	—	—	—	—	—	—
57	P12	—	EI12	(PCLBUZ1)	ANI24	—	VCOUT1	SEG37	—	—	—	—	(TRJ01) Note	(TKBO00)	—	—	SO11	—	CLKA0
58	P11	—	—	—	ANI23	—	—	SEG36	(INTP1)	—	—	—	(TRJIO1) Note	(TKBO11) Note	—	—	SI11/ SDA11	—	RxDA0
59	P10	—	—	—	ANI22	—	—	SEG35	(INTP0)	—	—	—	—	(TKBO10) Note	—	—	SCK11/ SCL11	—	TxDA0
60	P27	—	EI27	—	ANI21	ANO1	—	SEG34	(INTP4)	—	—	—	—	(TKBO21) Note	(EXSDI1)	—	(Tx/D0)/ (SO00)/ SO21	—	RxDA1


Table 1 - 5 Multiplexed Pin Functions of the 64-pin Products (4/4)

Pin Number	I/O			Power supply, system clock, and debugging	Analog Circuits				HMIs			Timers				Communications Interfaces			
	64LQFP, 64LFQFP	Digital port	Controlled current drive port		ELCL input/output port	A/D converter (ADC)	D/A converter (DAC)	Comparator (CMP)	LCD controller/driver (LCD)	Interrupt	Key interrupt	Capacitive sensing unit (CTS02La)	Timer array unit (TAU)	Timer RJ (TRJ)	16-bit timers KB40, KB41, and KB42	External signal sampler	Realtime clock (RTC)	Serial array unit (SAU)	Serial interface IICA (IICA)
61	P26	—	EI26	—	ANI20	ANO0	—	SEG33	(INTP5)	—	—	—	—	(TKBO20) Note	(EXSDI0)	—	SI21/ SDA21/ (RxD0)/ (SI00)/ (SDA00)	—	TxDA1
62	P22	—	—	—	ANI16	—	—	SEG29	(INTP7)	—	—	—	—	—	—	—	(SCK00)/ (SCL00)/ SCK21/ SCL21	—	—
63	P21	—	EI21	VBAT1/ (PCLBUZ0)	ANI0/ AVREFP	—	—	—	(INTP6)	—	—	(TO00)	—	—	—	—	—	—	—
64	P20	—	EI20	(PCLBUZ1)	ANI1/ AVREFM	—	—	—	(INTP7)	—	—	(TI00)	—	—	—	—	—	—	—

Note Not present in products with 128 or fewer Kbytes of code flash memory.

1.3.5 80-pin products

- 80-pin plastic LQFP (14 × 14 mm, 0.65-mm pitch)
- 80-pin plastic LFQFP (12 × 12 mm, 0.50-mm pitch)



Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μF).

Remark 1. For pin identification, see 1.4 Pin Identification.

Remark 2. Pin functions in parentheses can be assigned via settings in the peripheral I/O redirection registers (PIORx). For details, see 4.3.10 Peripheral I/O redirection registers (PIORx) in the RL78/L23 User's Manual.

Table 1 - 6 Multiplexed Pin Functions of the 80-pin Products (1/4)

Pin Number	I/O			Power supply, system clock, and debugging	Analog Circuits				HMIs			Timers					Communications Interfaces		
	80LQFP, 80LFFQFP	Digital port	Controlled current drive port		ELCL input/output port	A/D converter (ADC)	D/A converter (DAC)	Comparator (CMP)	LCD controller/driver (LCD)	Interrupt	Key interrupt	Capacitive sensing unit (CTS02/La)	Timer array unit (TAU)	Timer RJ (TRJ)	16-bit timers KB40, KB41, and KB42	External signal sampler	Realtime clock (RTC)	Serial array unit (SAU)	Serial interface I2CA (I2CA)
1	P130	—	—	—	—	—	—	SEG28	—	—	—	—	TRJO1	—	—	—	(SO21)/ (SO01)	—	(TxDA0)
2	P47	—	—	—	—	—	—	SEG27	(INTP1)	—	—	—	—	—	—	—	(SI01)/ (SI21)/ (SDA01)/ (SDA21)	—	(RxDA0)
3	P46	—	—	—	—	—	—	SEG26	—	—	—	—	—	—	—	—	(SCL01)/ (SCK01)/ (SCK21)/ (SCL21)	—	—
4	P45	—	—	—	—	—	—	IVREF0	—	—	—	—	—	EXSD00	—	—	SCK30/ SCL30	—	TxDA2
5	P44	—	—	—	—	—	—	IVCMP0	(INTP7)	—	—	(TI04)/ (TO04)	—	—	EXSD01	—	SI30/ SDA30/ (SCL11)/ (SCK11)/ RxD3	—	RxDA2
6	P43	—	—	—	—	—	—	IVCMP1	(INTP4)	—	—	(TI05)/ (TO05)	—	—	—	—	SO30/ (SI11)/ (SDA11)/ TxD3	—	(RxDA1)
7	P42	—	—	(PCLBUZ1)	—	—	—	IVREF1	(INTP7)	—	—	TI05/ TO05	TRJO0	—	—	—	(SI00)/ (RxD0)/ (SDA00)/ (SO11)/ (TxD1)	(SCLA0)	(TxDA1)
8	P41	—	—	—	—	—	—	—	(INTP6)	—	—	(TI07)/ (TO07)	—	—	—	—	(SO00)/ (TxD0)/ (RxD1)	(SDAA0)	—
9	P40	—	—	TOOL0	—	—	—	—	—	—	—	(TI00)/ (TO00)	—	—	—	—	(SCL00)/ (SCK00)	—	—
10	—	—	—	RESET	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
11	P124	—	—	XT2/ EXCLKS	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
12	P123	—	—	XT1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
13	P137	—	EI137	—	—	—	—	—	INTP0	—	—	—	—	—	—	—	—	—	—
14	P122	—	EI122	X2/EXCLK	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
15	P121	—	EI121	X1/VBAT0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
16	—	—	—	REGC	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
17	—	—	—	Vss	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
18	—	—	—	Vdd	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
19	P60	CCD04	EO60	—	—	—	—	—	(INTP3)	—	—	(TI01)/ (TO01)	—	—	—	—	—	SCLA0	—
20	P61	CCD05	EO61	—	—	—	—	—	(INTP4)	—	—	(TI02)/ (TO02)	—	—	—	—	—	SDAA0	—
21	P62	CCD06	—	—	—	—	—	—	(INTP5)	—	—	(TI03)/ (TO03)/ (REMO OUT)	—	—	—	—	—	SCLA1	—
22	P63	CCD07	—	—	—	—	—	—	(INTP6)	—	—	(TI04)/ (TO04)	—	—	—	—	—	SDAA1	—

Table 1 - 6 Multiplexed Pin Functions of the 80-pin Products (2/4)

Pin Number	I/O			Power supply, system clock, and debugging	Analog Circuits				HMIs			Timers					Communications Interfaces		
	80LQFP, 80LFGFP	Digital port	Controlled current drive port		ELCL input/output port	A/D converter (ADC)	D/A converter (DAC)	Comparator (CMP)	LCD controller/driver (LCD)	Interrupt	Key interrupt	Capacitive sensing unit (CTS02La)	Timer array unit (TAU)	Timer RJ (TRJ)	16-bit timers KB40, KB41, and KB42	External signal sampler	Realtime clock (RTC)	Serial array unit (SAU)	Serial interface IICA (IICA)
23	P127	—	—	—	—	—	—	CAPH	—	—	TS00	(TI03)/ (TO03)/ (REMO OUT)	—	—	—	—	—	—	—
24	P126	—	—	—	—	—	—	CAPL	(INTP4)	—	TS01	(TI04)/ (TO04)	—	—	—	—	—	—	—
25	P87	—	—	—	—	—	—	VL1	—	—	—	—	—	—	—	—	(TxD1)/ (SO10)	—	—
26	P86	—	—	(PCLBUZ1)	—	—	—	VL2	(INTP3)	—	—	(TI06)/ (TO06)	—	—	—	—	(Rx/D1)/ (SI10)/ (SDA10)	—	—
27	P85	—	—	—	—	—	(VCOUT0)	VL4	(INTP4)	—	—	—	—	—	—	—	(SCK10)/ (SCL10)/ (SCK30)/ (SCL30)	—	—
28	P125	—	—	(PCLBUZ1)	—	—	(VCOUT1)	VL3	(INTP7)	—	TS02	(TI06)/ (TO06)	—	—	—	—	(SI30)/ (Rx/D3)/ (SDA30)	—	—
29	P35	—	—	—	—	—	(VCOUT0)	SEG25	(INTP4)	—	TS03	—	—	—	—	—	(SO30)/ (Tx/D3)	—	—
30	P34	—	—	—	—	—	—	SEG24	(INTP0)	—	TS04	(TI01)/ (TO01)	—	—	—	—	(Rx/D3)	—	—
31	P31	—	—	—	—	—	—	SEG21	INTP3	—	TS07	(TI01)/ (TO01)	—	—	—	RTC1HZ	—	—	—
32	P30	—	—	—	—	—	—	SEG20	(INTP3)	—	TS08	TI03/ TO03/ REMOO UT	—	—	—	(RTC1HZ)	—	—	—
33	P77	CCD00	EI77/ EO77	—	—	—	—	SEG19	(INTP1)	KR7	TS09	(TI07)/ (TO07)	—	TKBO01/ (TKBO21)	(EXSD00)	—	SO20/ Tx/D2	—	—
34	P76	CCD01	EI76/ EO76	—	—	—	—	SEG18	(INTP2)	KR6	TS10	—	—	TKBO00	(EXSD01)	(RTC1HZ)	SI20/ SDA20/ Rx/D2	—	—
35	P75	CCD02	—	—	—	—	—	SEG17	(INTP0)	KR5	TS11	(TI03)/ (TO03)/ (REMO OUT)	—	TKBO11/ (TKBO01)	—	—	SCK20/ SCL20	—	—
36	P74	CCD03	—	—	—	—	—	SEG16	—	KR4	TS12	—	—	TKBO11/ (TKBO01)	—	—	—	—	—
37	P73	—	—	—	—	—	—	SEG15	—	KR3	TS13	—	—	TKBO10	—	—	—	—	—
38	P72	—	—	—	—	—	—	SEG14	—	KR2	TS14	—	—	TKBO21	—	—	—	—	—
39	P71	—	—	—	—	—	—	SEG13	—	KR1	TS15	—	—	—	—	—	—	—	—
40	P70	—	—	—	—	—	—	SEG12	—	KR0	TS16	—	—	TKBO20	—	—	—	—	—
41	P57	—	—	—	—	—	—	SEG11	INTP6	—	TSCAP	(TI03)/ (TO03)/ (REMO OUT)	—	—	—	—	—	—	—

Table 1 - 6 Multiplexed Pin Functions of the 80-pin Products (3/4)


Pin Number	I/O			Power supply, system clock, and debugging	Analog Circuits				HMIs			Timers					Communications Interfaces		
	80LQFP, 80LFGFP	Digital port	Controlled current drive port		ELCL input/output port	A/D converter (ADC)	D/A converter (DAC)	Comparator (CMP)	LCD controller/driver (LCD)	Interrupt	Key interrupt	Capacitive sensing unit (CTS02La)	Timer array unit (TAU)	Timer RJ (TRJ)	16-bit timers KB40, KB41, and KB42	External signal sampler	Realtime clock (RTC)	Serial array unit (SAU)	Serial interface IICA (IICA)
42	P56	—	—	—	—	—	—	SEG10	—	—	TS17	TI06/TO06	—	—	—	—	—	—	—
43	P55	—	—	—	—	—	—	SEG9	INTP5	—	TS18	(TI02)/TO02	—	—	—	—	—	—	—
44	P54	—	—	(PCLBUZ0)	—	—	—	SEG8	(INTP0)	—	TS19	TI02/TO02	—	—	—	—	SCL01/SCK01	—	—
45	P53	—	—	(PCLBUZ0)	—	—	—	SEG7	INTP2	—	TS20	(TI07)/TO07	—	—	—	—	SI01/SDA01	—	—
46	P52	—	—	(PCLBUZ1)	—	—	—	SEG6	INTP1	—	TS21	TI00/TO00	—	—	—	—	SO01	—	—
47	P51	—	—	—	—	—	—	SEG5	(INTP6)	—	TS22	—	—	—	—	—	—	—	RxDA3
48	P50	—	—	—	—	—	—	SEG4	—	—	TS23	—	—	—	—	—	—	—	TxDA3
49	P97	—	—	—	—	—	—	SEG3/COM7	—	—	TS24	(TI05)/TO05	—	—	—	—	(SCK01)/(SCL01)	(SCLA1)	—
50	P96	—	—	(PCLBUZ0)	—	—	—	SEG2/COM6	(INTP5)	—	TS25	—	—	—	—	—	(SI01)/(SDA01)	(SDAA1)	—
51	P95	—	—	—	—	—	—	SEG1/COM5	(INTP1)	—	TS26	(TI02)/TO02	—	—	—	—	(SO01)	—	—
52	P94	—	—	—	—	—	—	SEG0/COM4	(INTP2)	—	TS27	(TI06)/TO06	—	—	—	—	(SI01)/(SDA01)	—	—
53	P93	—	—	—	—	—	—	COM3	(INTP3)	—	TS28	—	—	—	—	—	(SCK01)/(SCL01)	—	—
54	P92	—	—	—	—	—	—	COM2	—	—	TS29	(TI01)/TO01	—	—	—	—	—	—	—
55	P91	—	—	—	—	—	—	COM1	(INTP2)	—	TS30	—	—	—	—	—	—	—	—
56	P90	—	—	—	—	—	—	COM0	(INTP1)	—	TS31	(TI00)/TO00	—	—	—	—	—	—	—
57	P07	—	EI07	(PCLBUZ0)	—	—	—	SEG50	—	—	TS32	—	—	—	—	—	SO10/TxD1	—	—
58	P06	—	EI06	(PCLBUZ1)	—	—	—	SEG49	—	—	TS33	—	—	—	—	—	SI10/RxD1/SDA10	—	—
59	P05	—	EO05	—	—	—	—	SEG48	—	—	TS34	—	—	—	—	—	SCK10/SCL10	—	—
60	P04	—	—	(PCLBUZ0)	—	—	VCOUT1	SEG47	(INTP6)	—	TS35	—	—	—	—	—	(TxD2)/(SO20)	—	—
61	P03	—	—	—	—	—	VCOUT0	SEG46	—	—	—	—	TRJIO0	—	—	—	(SI31)/(SDA31)/(RxD2)/(SI20)/(SDA20)	—	—
62	P02	—	—	PCLBUZ0	—	—	—	SEG45	INTP7	—	—	—	—	(TKBO21)	—	—	(SCK31)/(SCL31)/(SCK20)/(SCL20)	—	—
63	P01	—	—	PCLBUZ1	—	—	—	SEG44	(INTP5)	—	—	(TI05)/TO05	—	(TKBO11)	—	—	(SO31)	—	—

Table 1 - 6 Multiplexed Pin Functions of the 80-pin Products (4/4)

Pin Number	I/O			Power supply, system clock, and debugging	Analog Circuits				HMIs			Timers				Communications Interfaces			
	80LQFP, 80LQFPF	Digital port	Controlled current drive port		ELCL input/output port	A/D converter (ADC)	D/A converter (DAC)	Comparator (CMP)	LCD controller/driver (LCD)	Interrupt	Key interrupt	Capacitive sensing unit (CTS02La)	Timer array unit (TAU)	Timer RJ (TRJ)	16-bit timers KB40, KB41, and KB42	External signal sampler	Realtime clock (RTC)	Serial array unit (SAU)	Serial interface IICA (IICA)
64	P00	—	EI00/EO00	TOOLTxD	—	—	—	SEG43	—	—	—	—	(TRJ00)	(TKBO01)	EXSDI0	—	SO00/TxD0	—	—
65	P17	—	EI17/EO17	TOOLRxD	—	—	—	SEG42	—	—	—	—	(TRJ100)	(TKBO01)	EXSDI1	—	SI00/RxD0/SDA00	—	—
66	P16	—	EI16	—	—	—	VCOU0	SEG41	—	—	—	—	—	(TKBO01)	—	(RTC1HZ)	SCK00/SCL00	—	—
67	P15	—	—	—	—	—	—	SEG40	—	—	—	TI07/TO07	—	—	—	—	—	—	—
68	P14	—	—	—	ANI26	—	—	SEG39	—	—	—	TI04/TO04	—	—	—	—	—	—	—
69	P13	—	—	—	ANI25	—	—	SEG38	—	—	—	—	—	—	—	—	—	—	—
70	P12	—	EI12 (PCLBUZ1)	—	ANI24	—	VCOU1	SEG37	—	—	—	—	(TRJ01)	(TKBO00)	—	—	SO11	—	CLKA0
71	P11	—	—	—	ANI23	—	—	SEG36	(INTP1)	—	—	—	(TRJ01)	(TKBO11)	—	—	SI11/SDA11	—	RxDA0
72	P10	—	—	—	ANI22	—	—	SEG35	(INTP0)	—	—	—	—	(TKBO10)	—	—	SCK11/SCL11	—	TxDA0
73	P27	—	EI27	—	ANI21	ANO1	—	SEG34	(INTP4)	—	—	—	—	(TKBO21)	(EXSDI1)	—	(TxD0)/(SO00)/SO21	—	RxDA1
74	P26	—	EI26	—	ANI20	ANO0	—	SEG33	(INTP5)	—	—	—	—	(TKBO20)	(EXSDI0)	—	SI21/SDA21/(RxD0)/(SI00)/(SDA00)	—	TxDA1
75	P25	—	—	—	ANI19	—	—	SEG32	—	—	—	—	—	—	—	—	—	—	CLKA1
76	P24	—	—	—	ANI18	—	—	SEG31	—	—	—	—	—	—	—	—	—	—	—
77	P23	—	—	—	ANI17	—	—	SEG30	—	—	—	—	TRJIO1	—	—	—	—	—	—
78	P22	—	—	—	ANI16	—	—	SEG29	(INTP7)	—	—	—	—	—	—	—	(SCK00)/(SCL00)/SCK21/SCL21	—	—
79	P21	—	EI21	VBAT1/(PCLBUZ0)	ANI0/AVREFP	—	—	—	(INTP6)	—	—	(TO00)	—	—	—	—	—	—	—
80	P20	—	EI20	(PCLBUZ1)	ANI1/AVREFM	—	—	—	(INTP7)	—	—	(TI00)	—	—	—	—	—	—	—

1.3.6 100-pin products

- 100-pin plastic LFQFP (14 × 14 mm, 0.50-mm pitch)



- Caution 1.** Connect the EVSS pin to the same ground as the VSS pin.
- Caution 2.** Connect the REGC pin to VSS via a capacitor (0.47 to 1 μF).

- Remark 1.** For pin identification, see 1.4 Pin Identification.
- Remark 2.** When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to connect the VSS and EVSS pins to separate ground lines.
- Remark 3.** Pin functions in parentheses can be assigned via settings in the peripheral I/O redirection registers (PIORx). For details, see 4.3.10 Peripheral I/O redirection registers (PIORx) in the RL78/L23 User's Manual.

Table 1 - 7 Multiplexed Pin Functions of the 100-pin Products (1/5)

Pin Number	I/O			Power supply, system clock, and debugging	Analog Circuits				HMIs			Timers				Communications Interfaces			
	100LFOFP	Digital port	Controlled current drive port		ELCL input/output port	A/D converter (ADC)	D/A converter (DAC)	Comparator (CMP)	LCD controller/driver (LCD)	Interrupt	Key interrupt	Capacitive sensing unit (CTS02La)	Timer array unit (TAU)	Timer RJ (TRJ)	16-bit timers KB40, KB41, and KB42	External signal sampler	Realtime clock (RTC)	Serial array unit (SAU)	Serial interface IICA (IICA)
1	P140	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	SCK31/ SCL31	—	—
2	P130	—	—	—	—	—	—	SEG28	—	—	—	—	TRJO1	—	—	—	(SO21)/ (SO01)	—	(TxDA0)
3	P47	—	—	—	—	—	—	SEG27	(INTP1)	—	—	—	—	—	—	—	SO31/ (SI01)/ (SI21)/ (SDA01)/ (SDA21)	—	(RxDA0)
4	P46	—	—	—	—	—	—	SEG26	—	—	—	—	—	—	—	—	SI31/ SDA31/ (SCL01)/ (SCK01)/ (SCK21)/ (SCL21)	—	—
5	P45	—	—	—	—	—	—	IVREF0	—	—	—	—	—	—	EXSD00	—	SCK30/ SCL30	—	TxDA2
6	P44	—	—	—	—	—	—	IVCMP0	(INTP7)	—	—	(TI04)/ (TO04)	—	—	EXSD01	—	SI30/ SDA30/ (SCL11)/ (SCK11)/ RxD3	—	RxDA2
7	P43	—	—	—	—	—	—	IVCMP1	(INTP4)	—	—	(TI05)/ (TO05)	—	—	—	—	SO30/ (SI11)/ (SDA11)/ TxD3	—	(RxDA1)
8	P42	—	—	(PCLBUZ1)	—	—	—	IVREF1	(INTP7)	—	—	TI05/ TO05	TRJO0	—	—	—	(SI00)/ (RxD0)/ (SDA00)/ (SO11)/ (TxD1)/ (SO10)	(SCLA0)	(TxDA1)
9	P41	—	—	—	—	—	—	—	(INTP6)	—	—	(TI07)/ (TO07)	—	—	—	—	(SI10)/ (SO00)/ (TxD0)/ (SDA10)/ (RxD1)	(SDAA0)	(RxDA3)
10	P66	—	—	—	—	—	—	—	(INTP1)	—	—	(TI05)/ (TO05)	—	—	—	—	(SCK10)/ (SCL10)	—	(TxDA3)
11	P67	—	—	—	—	—	—	—	(INTP2)	—	—	(TI01)/ (TO01)	—	—	—	—	—	—	—
12	P40	—	—	TOOL0	—	—	—	—	—	—	—	(TI00)/ (TO00)	—	—	—	—	(SCL00)/ (SCK00)	—	—
13	—	—	—	RESET	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
14	P124	—	—	XT2/ EXCLKS	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
15	P123	—	—	XT1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
16	P137	—	EI137	—	—	—	—	—	INTP0	—	—	—	—	—	—	—	—	—	—
17	P122	—	EI122	X2/EXCLK	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
18	P121	—	EI121	X1/VBAT0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
19	—	—	—	REGC	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
20	—	—	—	VSS	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
21	—	—	—	VDD	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

Table 1 - 7 Multiplexed Pin Functions of the 100-pin Products (2/5)

Pin Number	I/O			Power supply, system clock, and debugging	Analog Circuits				HMIs			Timers					Communications Interfaces		
	100LFQFP	Digital port	Controlled current drive port		ELCL input/output port	A/D converter (ADC)	D/A converter (DAC)	Comparator (CMP)	LCD controller/driver (LCD)	Interrupt	Key interrupt	Capacitive sensing unit (CTS02La)	Timer array unit (TAU)	Timer RJ (TRJ)	16-bit timers KB40, KB41, and KB42	External signal sampler	Realtime clock (RTC)	Serial array unit (SAU)	Serial interface IICA (IICA)
22	P60	CCD04	EO60	—	—	—	—	—	(INTP3)	—	—	(TI01)/ (TO01)	—	—	—	—	—	SCLA0	—
23	P61	CCD05	EO61	—	—	—	—	—	(INTP4)	—	—	(TI02)/ (TO02)	—	—	—	—	—	SDAA0	—
24	P64	—	—	—	—	—	—	—	(INTP5)	—	—	(TI03)/ (TO03)/ (REMO OUT)	—	—	—	—	—	(SDAA1)	—
25	P65	—	—	—	—	—	—	—	(INTP0)	—	—	(TI05)/ (TO05)	—	—	—	—	—	(SCLA1)	—
26	P62	CCD06	—	—	—	—	—	—	(INTP5)	—	—	(TI03)/ (TO03)/ (REMO OUT)	—	—	—	—	—	SCLA1	—
27	P63	CCD07	—	—	—	—	—	—	(INTP6)	—	—	(TI04)/ (TO04)	—	—	—	—	—	SDAA1	—
28	P127	—	—	—	—	—	CAPH	—	—	TS00	(TI03)/ (TO03)/ (REMO OUT)	—	—	—	—	—	—	—	—
29	P126	—	—	—	—	—	CAPL	(INTP4)	—	TS01	(TI04)/ (TO04)	—	—	—	—	—	—	—	—
30	P87	—	—	—	—	—	VL1	—	—	—	—	—	—	—	—	—	(TxD1)/ (SO10)	—	—
31	P86	—	—	(PCLBUZ1)	—	—	VL2	(INTP3)	—	—	(TI06)/ (TO06)	—	—	—	—	—	(RxD1)/ (SI10)/ (SDA10)	—	—
32	P85	—	—	—	—	(VCOUT0)	VL4	(INTP4)	—	—	—	—	—	—	—	—	(SCK10)/ (SCL10)/ (SCK30)/ (SCL30)	—	—
33	P125	—	—	(PCLBUZ1)	—	—	(VCOUT1)	VL3	(INTP7)	TS02	(TI06)/ (TO06)	—	—	—	—	—	(SI30)/ (RxD3)/ (SDA30)	—	—
34	P35	—	—	—	—	(VCOUT0)	SEG25	(INTP4)	—	TS03	—	—	—	—	—	—	(SO30)/ (TxD3)	—	—
35	P34	—	—	—	—	—	SEG24	(INTP0)	—	TS04	(TI01)/ (TO01)	—	—	—	—	—	(SI30)/ (RxD3)/ (SDA30)	—	—
36	P33	—	—	—	—	—	SEG23	INTP4	—	TS05	(TI01)/ (TO01)	—	—	—	(RTC1HZ)	(SCK30)/ (SCL30)	—	—	—
37	P32	—	—	—	—	—	SEG22	(INTP3)	—	TS06	TI01/ TO01/ TI03/ TO03/ (REMO OUT)	—	—	—	(RTC1HZ)	—	—	—	—

Table 1 - 7 Multiplexed Pin Functions of the 100-pin Products (3/5)

Pin Number	I/O			Power supply, system clock, and debugging	Analog Circuits				HMIs			Timers					Communications Interfaces		
	100LFQFP	Digital port	Controlled current drive port		ELCL input/output port	A/D converter (ADC)	D/A converter (DAC)	Comparator (CMP)	LCD controller/driver (LCD)	Interrupt	Key interrupt	Capacitive sensing unit (CTS/U2La)	Timer array unit (TAU)	Timer RJ (TRJ)	16-bit timers KB40, KB41, and KB42	External signal sampler	Realtime clock (RTC)	Serial array unit (SAU)	Serial interface IICA (IICA)
38	—	—	—	EVSS	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
39	P31	—	—	—	—	—	—	SEG21	INTP3	—	TS07	(TI01)/ (TO01)	—	—	—	RTC1HZ	—	—	—
40	P30	—	—	—	—	—	—	SEG20	(INTP3)	—	TS08	TI03/ TO03/ REMO UT	—	—	(RTC1HZ)	—	—	—	—
41	P77	CCD00	EI77/ EO77	—	—	—	—	SEG19	(INTP1)	KR7	TS09	(TI07)/ (TO07)	—	TKBO01/ (TKBO21)	EXSD00	—	SO20/ TxD2	—	—
42	P76	CCD01	EI76/ EO76	—	—	—	—	SEG18	(INTP2)	KR6	TS10	—	—	TKBO00	EXSD01	(RTC1HZ)	SI20/ SDA20/ RxD2	—	—
43	P75	CCD02	—	—	—	—	—	SEG17	(INTP0)	KR5	TS11	(TI03)/ (TO03)/ (REMO OUT)	—	(TKBO11)/ (TKBO01)	—	—	SCK20/ SCL20	—	—
44	P74	CCD03	—	—	—	—	—	SEG16	—	KR4	TS12	—	—	TKBO11/ (TKBO01)	—	—	—	—	—
45	P73	—	—	—	—	—	—	SEG15	—	KR3	TS13	—	—	TKBO10	—	—	—	—	—
46	P72	—	—	—	—	—	—	SEG14	—	KR2	TS14	—	—	TKBO21	—	—	—	—	—
47	P71	—	—	—	—	—	—	SEG13	—	KR1	TS15	—	—	—	—	—	—	—	—
48	P70	—	—	—	—	—	—	SEG12	—	KR0	TS16	—	—	TKBO20	—	—	—	—	—
49	P84	—	—	—	—	—	—	—	(INTP0)	—	—	—	—	—	—	—	—	(SCLA1)	(TxDA0)
50	P83	—	—	—	—	—	—	—	(INTP1)	—	—	—	—	—	—	—	—	(SDAA1)	(RxDA0)
51	P57	—	—	—	—	—	—	SEG11	INTP6	—	TSCAP	(TI03)/ (TO03)/ (REMO OUT)	—	—	—	—	—	—	—
52	P56	—	—	—	—	—	—	SEG10	—	—	TS17	TI06/ TO06	—	—	—	—	—	—	—
53	P55	—	—	—	—	—	—	SEG9	INTP5	—	TS18	(TI02)/ (TO02)	—	—	—	—	—	—	—
54	P54	—	—	(PCLBUZ0)	—	—	—	SEG8	(INTP0)	—	TS19	TI02/ TO02	—	—	—	—	SCL01/ SCK01	—	—
55	P53	—	—	(PCLBUZ0)	—	—	—	SEG7	INTP2	—	TS20	(TI07)/ (TO07)	—	—	—	—	SI01/ SDA01	—	—
56	P52	—	—	(PCLBUZ1)	—	—	—	SEG6	INTP1	—	TS21	TI00/ TO00	—	—	—	—	SO01	—	—
57	P51	—	—	—	—	—	—	SEG5	(INTP6)	—	TS22	—	—	—	—	—	—	—	RxDA3
58	P50	—	—	—	—	—	—	SEG4	—	—	TS23	—	—	—	—	—	—	—	TxDA3
59	P97	—	—	—	—	—	—	SEG3/ COM7	—	—	TS24	(TI05)/ (TO05)	—	—	—	—	(SCK01)/ (SCL01)	(SCLA1)	—
60	P96	—	—	(PCLBUZ0)	—	—	—	SEG2/ COM6	(INTP5)	—	TS25	—	—	—	—	—	(SI01)/ (SDA01)	(SDAA1)	—


Table 1 - 7 Multiplexed Pin Functions of the 100-pin Products (4/5)

Pin Number	I/O			Power supply, system clock, and debugging	Analog Circuits				HMIs			Timers					Communications Interfaces		
	100LFQFP	Digital port	Controlled current drive port		ELCL input/output port	A/D converter (ADC)	D/A converter (DAC)	Comparator (CMP)	LCD controller/driver (LCD)	Interrupt	Key interrupt	Capacitive sensing unit (CTS02La)	Timer array unit (TAU)	Timer RJ (TRJ)	16-bit timers KB40, KB41, and KB42	External signal sampler	Realtime clock (RTC)	Serial array unit (SAU)	Serial interface IICA (IICA)
61	P95	—	—	—	—	—	—	SEG1/COM5	(INTP1)	—	TS26	(TI02)/(TO02)	—	—	—	—	(SO01)	—	—
62	P94	—	—	—	—	—	—	SEG0/COM4	(INTP2)	—	TS27	(TI06)/(TO06)	—	—	—	—	(SI01)/(SDA01)	—	—
63	P93	—	—	—	—	—	—	COM3	(INTP3)	—	TS28	—	—	—	—	—	(SCK01)/(SCL01)	—	—
64	P92	—	—	—	—	—	—	COM2	—	—	TS29	(TI01)/(TO01)	—	—	—	—	—	—	—
65	P91	—	—	—	—	—	—	COM1	(INTP2)	—	TS30	—	—	—	—	—	—	—	—
66	P90	—	—	—	—	—	—	COM0	(INTP1)	—	TS31	(TI00)/(TO00)	—	—	—	—	—	—	—
67	P82	—	—	(PCLBUZ0)	—	—	—	—	—	—	—	—	—	—	—	—	(SCK10)/(SCL10)	—	—
68	P81	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	(RxD1)/(SI10)/(SDA10)	—	—
69	P07	—	EI07	(PCLBUZ0)	—	—	—	SEG50	—	—	TS32	—	—	—	—	—	SO10/TxD1	—	—
70	P06	—	EI06	(PCLBUZ1)	—	—	—	SEG49	—	—	TS33	—	—	—	—	—	SI10/RxD1/SDA10	—	—
71	P05	—	EO05	—	—	—	—	SEG48	—	—	TS34	—	—	—	—	—	SCK10/SCL10	—	—
72	P04	—	—	(PCLBUZ0)	—	—	VCOU1	SEG47	(INTP6)	—	TS35	—	—	—	—	—	(TxD2)/(SO20)	—	—
73	P80	—	—	—	—	—	—	—	(INTP2)	—	—	—	—	—	—	—	(SCK20)/(SCL20)	—	—
74	P147	—	—	—	—	—	—	—	(INTP2)	—	—	—	—	—	—	—	(RxD2)/(SI20)/(SDA20)	—	(TxDA3)
75	P146	—	—	—	—	—	VCOU1	—	(INTP7)	—	—	—	—	—	—	—	(TxD2)/(SO31)/(SO20)	—	(RxD2)
76	P03	—	—	—	—	—	VCOU0	SEG46	—	—	—	—	TRJIO0	—	—	—	(SI31)/(SDA31)/(RxD2)/(SI20)/(SDA20)	—	(TxDA2)
77	P02	—	—	PCLBUZ0	—	—	—	SEG45	INTP7	—	—	—	—	(TKBO21)	—	—	(SCK31)/(SCL31)/(SCK20)/(SCL20)	—	—
78	P01	—	—	PCLBUZ1	—	—	—	SEG44	(INTP5)	—	—	(TI05)/(TO05)	—	(TKBO11)	—	—	(SO31)	—	—
79	P00	—	EI00/EO00	TOOLTxD	—	—	—	SEG43	—	—	—	—	(TRJ00)	(TKBO01)	EXSDI0	—	SO00/TxD0	—	—
80	P17	—	EI17/EO17	TOOLRxD	—	—	—	SEG42	—	—	—	—	(TRJ00)	(TKBO01)	EXSDI1	—	SI00/RxD0/SDA00	—	—

Table 1 - 7 Multiplexed Pin Functions of the 100-pin Products (5/5)

Pin Number	I/O			Power supply, system clock, and debugging	Analog Circuits				HMIs			Timers				Communications Interfaces			
	100LFQFP	Digital port	Controlled current drive port		ELCL input/output port	A/D converter (ADC)	D/A converter (DAC)	Comparator (CMP)	LCD controller/driver (LCD)	Interrupt	Key interrupt	Capacitive sensing unit (CTS02La)	Timer array unit (TAU)	Timer RJ (TRJ)	16-bit timers KB40, KB41, and KB42	External signal sampler	Realtime clock (RTC)	Serial array unit (SAU)	Serial interface IICA (IICA)
81	P16	—	—	EI16	—	—	VCOUT0	SEG41	—	—	—	—	—	(TKBO01)	—	(RTC1HZ)	SCK00/ SCL00	—	—
82	P15	—	—	—	—	—	—	SEG40	—	—	—	TI07/ TO07	—	—	—	—	—	—	—
83	P14	—	—	—	—	ANI26	—	—	SEG39	—	—	—	TI04/ TO04	—	—	—	—	—	—
84	P13	—	—	—	—	ANI25	—	—	SEG38	—	—	—	—	—	—	—	—	—	—
85	P12	—	EI12	(PCLBUZ1)	ANI24	—	VCOUT1	SEG37	—	—	—	—	(TRJO1)	(TKBO00)	—	—	SO11	—	CLKA0
86	P11	—	—	—	ANI23	—	—	SEG36	(INTP1)	—	—	—	(TRJO1)	(TKBO11)	—	—	SI11/ SDA11	—	RxDA0
87	P10	—	—	—	ANI22	—	—	SEG35	(INTP0)	—	—	—	—	(TKBO10)	—	—	SCK11/ SCL11	—	TxDA0
88	P145	—	—	—	—	—	—	SEG55	(INTP3)	—	—	—	—	—	—	—	—	(SDAA0)	(TxDA1)
89	P144	—	—	—	—	—	—	SEG54	(INTP4)	—	—	—	—	—	—	—	—	(SCLA0)	(RxDA1)
90	P27	—	EI27	—	ANI21	ANO1	—	SEG34	(INTP4)	—	—	—	—	(TKBO21)	(EXSDI1)	—	(TxD0)/ (SO00)/ SO21	—	RxDA1
91	P26	—	EI26	—	ANI20	ANO0	—	SEG33	(INTP5)	—	—	—	—	(TKBO20)	(EXSDI0)	—	SI21/ SDA21/ (RxD0)/ (SI00)/ (SDA00)	—	TxDA1
92	P25	—	—	—	ANI19	—	—	SEG32	—	—	—	—	—	—	—	—	—	—	CLKA1
93	P24	—	—	—	ANI18	—	—	SEG31	—	—	—	—	—	—	—	—	—	—	—
94	P143	—	—	—	—	—	—	SEG53	(INTP5)	—	—	—	—	—	—	—	—	—	(TxDA2)
95	P142	—	—	—	—	—	—	SEG52	(INTP7)	—	—	—	—	—	—	—	—	—	(RxDA2)
96	P141	—	—	—	—	—	—	SEG51	(INTP6)	—	—	—	—	—	—	—	—	—	(RxDA3)
97	P23	—	—	—	ANI17	—	—	SEG30	—	—	—	—	TRJIO1	—	—	—	—	—	—
98	P22	—	—	—	ANI16	—	—	SEG29	(INTP7)	—	—	—	—	—	—	—	(SCK00)/ (SCL00)/ SCK21/ SCL21	—	—
99	P21	—	EI21	VBAT1/ (PCLBUZ0)	ANI0/ AVREFP	—	—	—	(INTP6)	—	—	(TO00)	—	—	—	—	—	—	—
100	P20	—	EI20	(PCLBUZ1)	ANI1/ AVREFM	—	—	—	(INTP7)	—	—	(TI00)	—	—	—	—	—	—	—

- 100-pin plastic LQFP (14 × 20 mm, 0.65-mm pitch)



- Caution 1.** Connect the EVSS pin to the same ground as the VSS pin.
- Caution 2.** Connect the REGC pin to VSS via a capacitor (0.47 to 1 μF).

- Remark 1.** For pin identification, see 1.4 Pin Identification.
- Remark 2.** When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to connect the VSS and EVSS pins to separate ground lines.
- Remark 3.** Pin functions in parentheses can be assigned via settings in the peripheral I/O redirection registers (PIORx). For details, see 4.3.10 Peripheral I/O redirection registers (PIORx) in the RL78/L23 User's Manual.

Table 1 - 8 Multiplexed Pin Functions of the 100-pin Products (1/5)

Pin Number	I/O			Power supply, system clock, and debugging	Analog Circuits				HMIs			Timers					Communications Interfaces		
	100LQFP	Digital port	Controlled current drive port		ELCL input/output port	A/D converter (ADC)	D/A converter (DAC)	Comparator (CMP)	LCD controller/driver (LCD)	Interrupt	Key interrupt	Capacitive sensing unit (CTS02La)	Timer array unit (TAU)	Timer RJ (TRJ)	16-bit timers KB40, KB41, and KB42	External signal sampler	Realtime clock (RTC)	Serial array unit (SAU)	Serial interface IICA (IICA)
1	P64	—	—	—	—	—	—	—	(INTP5)	—	—	(TI03)/ (TO03)/ (REMO OUT)	—	—	—	—	—	SDAA1	—
2	P65	—	—	—	—	—	—	—	(INTP0)	—	—	(TI05)/ (TO05)	—	—	—	—	—	(SCLA1)	—
3	P62	CCD06	—	—	—	—	—	—	(INTP5)	—	—	(TI03)/ (TO03)/ (REMO OUT)	—	—	—	—	—	SCLA1	—
4	P63	CCD07	—	—	—	—	—	—	(INTP6)	—	—	(TI04)/ (TO04)	—	—	—	—	—	SDAA1	—
5	P127	—	—	—	—	—	CAPH	—	—	TS00	(TI03)/ (TO03)/ (REMO OUT)	—	—	—	—	—	—	—	—
6	P126	—	—	—	—	—	CAPL	(INTP4)	—	TS01	(TI04)/ (TO04)	—	—	—	—	—	—	—	—
7	P87	—	—	—	—	—	VL1	—	—	—	—	—	—	—	—	—	(TxD1)/ (SO10)	—	—
8	P86	—	—	(PCLBUZ1)	—	—	VL2	(INTP3)	—	—	(TI06)/ (TO06)	—	—	—	—	—	(RxD1)/ (SI10)/ (SDA10)	—	—
9	P85	—	—	—	—	(VCOUT0)	VL4	(INTP4)	—	—	—	—	—	—	—	—	(SCK10)/ (SCL10)/ (SCK30)/ (SCL30)	—	—
10	P125	—	—	(PCLBUZ1)	—	—	(VCOUT1)	VL3	(INTP7)	TS02	(TI06)/ (TO06)	—	—	—	—	—	(SI30)/ (RxD3)/ (SDA30)	—	—
11	P35	—	—	—	—	(VCOUT0)	SEG25	(INTP4)	—	TS03	—	—	—	—	—	—	(SO30)/ (TxD3)	—	—
12	P34	—	—	—	—	—	SEG24	(INTP0)	—	TS04	(TI01)/ (TO01)	—	—	—	—	—	(SI30)/ (RxD3)/ (SDA30)	—	—
13	P33	—	—	—	—	—	SEG23	INTP4	—	TS05	(TI01)/ (TO01)	—	—	—	(RTC1HZ)	(SCK30)/ (SCL30)	—	—	—
14	P32	—	—	—	—	—	SEG22	(INTP3)	—	TS06	TI01/ TO01/ (TI03)/ (TO03)/ (REMO OUT)	—	—	—	(RTC1HZ)	—	—	—	—
15	—	—	—	EVss	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
16	P31	—	—	—	—	—	SEG21	INTP3	—	TS07	(TI01)/ (TO01)	—	—	—	RTC1HZ	—	—	—	—

Table 1 - 8 Multiplexed Pin Functions of the 100-pin Products (2/5)

Pin Number	I/O			Power supply, system clock, and debugging	Analog Circuits				HMIs			Timers					Communications Interfaces		
	100LOFP	Digital port	Controlled current drive port ELCL input/output port		A/D converter (ADC)	D/A converter (DAC)	Comparator (CMP)	LCD controller/driver (LCD)	Interrupt	Key interrupt	Capacitive sensing unit (CTS02La)	Timer array unit (TAU)	Timer RJ (TRJ)	16-bit timers KB40, KB41, and KB42	External signal sampler	Realtime clock (RTC)	Serial array unit (SAU)	Serial interface IICA (IICA)	Serial interface UARTA (UARTA)
17	P30	—	—	—	—	—	—	SEG20	(INTP3)	—	TS08	TI03/ TO03/ REMO UT	—	—	—	(RTC1HZ)	—	—	—
18	P77	CCD00	EI77/ EO77	—	—	—	—	SEG19	(INTP1)	KR7	TS09	(TI07)/ (TO07)	—	TKBO01/ (TKBO21)	(EXSD00)	—	SO20/ TxD2	—	—
19	P76	CCD01	EI76/ EO76	—	—	—	—	SEG18	(INTP2)	KR6	TS10	—	—	TKBO00	(EXSD01)	(RTC1HZ)	SI20/ SDA20/ RxD2	—	—
20	P75	CCD02	—	—	—	—	—	SEG17	(INTP0)	KR5	TS11	(TI03)/ (TO03)/ (REMO OUT)	—	TKBO11/ (TKBO01)	—	—	SCK20/ SCL20	—	—
21	P74	CCD03	—	—	—	—	—	SEG16	—	KR4	TS12	—	—	TKBO11/ (TKBO01)	—	—	—	—	—
22	P73	—	—	—	—	—	—	SEG15	—	KR3	TS13	—	—	TKBO10	—	—	—	—	—
23	P72	—	—	—	—	—	—	SEG14	—	KR2	TS14	—	—	TKBO21	—	—	—	—	—
24	P71	—	—	—	—	—	—	SEG13	—	KR1	TS15	—	—	—	—	—	—	—	—
25	P70	—	—	—	—	—	—	SEG12	—	KR0	TS16	—	—	TKBO20	—	—	—	—	—
26	P84	—	—	—	—	—	—	—	(INTP0)	—	—	—	—	—	—	—	—	(SCLA1)	(TxDA0)
27	P83	—	—	—	—	—	—	—	(INTP1)	—	—	—	—	—	—	—	—	(SDAA1)	(RxDA0)
28	P57	—	—	—	—	—	—	SEG11	INTP6	—	TSCAP	(TI03)/ (TO03)/ (REMO OUT)	—	—	—	—	—	—	—
29	P56	—	—	—	—	—	—	SEG10	—	—	TS17	TI06/ TO06	—	—	—	—	—	—	—
30	P55	—	—	—	—	—	—	SEG9	INTP5	—	TS18	(TI02)/ (TO02)	—	—	—	—	—	—	—
31	P54	—	—	(PCLBUZ0)	—	—	—	SEG8	(INTP0)	—	TS19	TI02/ TO02	—	—	—	—	SCL01/ SCK01	—	—
32	P53	—	—	(PCLBUZ0)	—	—	—	SEG7	INTP2	—	TS20	(TI07)/ (TO07)	—	—	—	—	SI01/ SDA01	—	—
33	P52	—	—	(PCLBUZ1)	—	—	—	SEG6	INTP1	—	TS21	TI00/ TO00	—	—	—	—	SO01	—	—
34	P51	—	—	—	—	—	—	SEG5	(INTP6)	—	TS22	—	—	—	—	—	—	—	RxDA3
35	P50	—	—	—	—	—	—	SEG4	—	—	TS23	—	—	—	—	—	—	—	TxDA3
36	P97	—	—	—	—	—	—	SEG3/ COM7	—	—	TS24	(TI05)/ (TO05)	—	—	—	—	(SCK01)/ (SCL01)	(SCLA1)	—
37	P96	—	—	(PCLBUZ0)	—	—	—	SEG2/ COM6	(INTP5)	—	TS25	—	—	—	—	—	(SI01)/ (SDA01)	(SDAA1)	—
38	P95	—	—	—	—	—	—	SEG1/ COM5	(INTP1)	—	TS26	(TI02)/ (TO02)	—	—	—	—	(SO01)	—	—

Table 1 - 8 Multiplexed Pin Functions of the 100-pin Products (3/5)

Pin Number	I/O			Power supply, system clock, and debugging	Analog Circuits				HMIs			Timers				Communications Interfaces			
	100LQFP	Digital port	Controlled current drive port		ELCL input/output port	A/D converter (ADC)	D/A converter (DAC)	Comparator (CMP)	LCD controller/driver (LCD)	Interrupt	Key interrupt	Capacitive sensing unit (CTS02/La)	Timer array unit (TAU)	Timer RJ (TRJ)	16-bit timers KB40, KB41, and KB42	External signal sampler	Realtime clock (RTC)	Serial array unit (SAU)	Serial interface IICA (IICA)
39	P94	—	—	—	—	—	—	SEG0/COM4	(INTP2)	—	TS27	(TI06)/ (TO06)	—	—	—	—	(SI01)/ (SDA01)	—	—
40	P93	—	—	—	—	—	—	COM3	(INTP3)	—	TS28	—	—	—	—	—	(SCK01)/ (SCL01)	—	—
41	P92	—	—	—	—	—	—	COM2	—	—	TS29	(TI01)/ (TO01)	—	—	—	—	—	—	—
42	P91	—	—	—	—	—	—	COM1	(INTP2)	—	TS30	—	—	—	—	—	—	—	—
43	P90	—	—	—	—	—	—	COM0	(INTP1)	—	TS31	(TI00)/ (TO00)	—	—	—	—	—	—	—
44	P82	—	—	(PCLBUZ0)	—	—	—	—	—	—	—	—	—	—	—	—	(SCK10)/ (SCL10)	—	—
45	P81	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	(RxD1)/ (SI10)/ (SDA10)	—	—
46	P07	—	EI07	(PCLBUZ0)	—	—	—	SEG50	—	—	TS32	—	—	—	—	—	SO10/ TxD1	—	—
47	P06	—	EI06	(PCLBUZ1)	—	—	—	SEG49	—	—	TS33	—	—	—	—	—	SI10/ RxD1/ SDA10	—	—
48	P05	—	EO05	—	—	—	—	SEG48	—	—	TS34	—	—	—	—	—	SCK10/ SCL10	—	—
49	P04	—	—	(PCLBUZ0)	—	—	VCOUT1	SEG47	(INTP6)	—	TS35	—	—	—	—	—	(TxD2)/ (SO20)	—	—
50	P80	—	—	—	—	—	—	—	(INTP2)	—	—	—	—	—	—	—	(SCK20)/ (SCL20)	—	—
51	P147	—	—	—	—	—	—	—	(INTP2)	—	—	—	—	—	—	—	(RxD2)/ (SI20)/ (SDA20)	—	(TxDA3)
52	P146	—	—	—	—	—	VCOUT1)	—	(INTP7)	—	—	—	—	—	—	—	(TxD2)/ (SO31)/ (SO20)	—	(RxDA2)
53	P03	—	—	—	—	—	VCOUT0	SEG46	—	—	—	—	TRJIO0	—	—	—	(SI31)/ (SDA31)/ (RxD2)/ (SI20)/ (SDA20)	—	(TxDA2)
54	P02	—	—	PCLBUZ0	—	—	—	SEG45	INTP7	—	—	—	—	(TKBO21)	—	—	(SCK31)/ (SCL31)/ (SCK20)/ (SCL20)	—	—
55	P01	—	—	PCLBUZ1	—	—	—	SEG44	(INTP5)	—	—	(TI05)/ (TO05)	—	(TKBO11)	—	—	(SO31)	—	—
56	P00	—	EI00/ EO00	TOOLTxD	—	—	—	SEG43	—	—	—	—	(TRJ00)(TKBO01)	EXSDI0	—	—	SO00/ TxD0	—	—
57	P17	—	EI17/ EO17	TOOLRxD	—	—	—	SEG42	—	—	—	—	(TRJ00)(TKBO01)	EXSDI1	—	—	SI00/ RxD0/ SDA00	—	—
58	P16	—	EI16	—	—	—	VCOUT0)	SEG41	—	—	—	—	—	(TKBO01)	—	(RTC1HZ)	SCK00/ SCL00	—	—

Table 1 - 8 Multiplexed Pin Functions of the 100-pin Products (4/5)

Pin Number	I/O			Power supply, system clock, and debugging	Analog Circuits				HMIs			Timers				Communications Interfaces			
	100LOFP	Digital port	Controlled current drive port		ELCL input/output port	A/D converter (ADC)	D/A converter (DAC)	Comparator (CMP)	LCD controller/driver (LCD)	Interrupt	Key interrupt	Capacitive sensing unit (CTS02La)	Timer array unit (TAU)	Timer RJ (TRJ)	16-bit timers KB40, KB41, and KB42	External signal sampler	Realtime clock (RTC)	Serial array unit (SAU)	Serial interface IICA (IICA)
59	P15	—	—	—	—	—	—	SEG40	—	—	—	TI07/TO07	—	—	—	—	—	—	—
60	P14	—	—	—	ANI26	—	—	SEG39	—	—	—	TI04/TO04	—	—	—	—	—	—	—
61	P13	—	—	—	ANI25	—	—	SEG38	—	—	—	—	—	—	—	—	—	—	—
62	P12	—	EI12	(PCLBUZ1)	ANI24	—	VCOUT1	SEG37	—	—	—	(TRJO1)	(TKBO00)	—	—	SO11	—	CLKA0	—
63	P11	—	—	—	ANI23	—	—	SEG36	(INTP1)	—	—	(TRJO1)	(TKBO11)	—	—	SI11/SDA11	—	RxDA0	—
64	P10	—	—	—	ANI22	—	—	SEG35	(INTP0)	—	—	—	(TKBO10)	—	—	SCK11/SCL11	—	TxDA0	—
65	P145	—	—	—	—	—	—	SEG55	(INTP3)	—	—	—	—	—	—	—	(SDAA0)	(TxDA1)	—
66	P144	—	—	—	—	—	—	SEG54	(INTP4)	—	—	—	—	—	—	—	(SCLA0)	(RxDA1)	—
67	P27	—	EI27	—	ANI21	ANO1	—	SEG34	(INTP4)	—	—	—	(TKBO21)	(EXSDI1)	—	(TxD0)/(SO00)/SO21	—	RxDA1	—
68	P26	—	EI26	—	ANI20	ANO0	—	SEG33	(INTP5)	—	—	—	(TKBO20)	(EXSDI0)	—	SI21/SDA21/(RxD0)/(SI00)/(SDA00)	—	TxDA1	—
69	P25	—	—	—	ANI19	—	—	SEG32	—	—	—	—	—	—	—	—	—	CLKA1	—
70	P24	—	—	—	ANI18	—	—	SEG31	—	—	—	—	—	—	—	—	—	—	—
71	P143	—	—	—	—	—	—	SEG53	(INTP5)	—	—	—	—	—	—	—	—	—	(TxDA2)
72	P142	—	—	—	—	—	—	SEG52	(INTP7)	—	—	—	—	—	—	—	—	—	(RxDA2)
73	P141	—	—	—	—	—	—	SEG51	(INTP6)	—	—	—	—	—	—	—	—	—	(RxDA3)
74	P23	—	—	—	ANI17	—	—	SEG30	—	—	—	TRJIO1	—	—	—	—	—	—	—
75	P22	—	—	—	ANI16	—	—	SEG29	(INTP7)	—	—	—	—	—	—	(SCK00)/(SCL00)/SCK21/SCL21	—	—	—
76	P21	—	EI21	VBAT1/(PCLBUZ0)	ANI0/AVREFP	—	—	—	(INTP6)	—	—	(TO00)	—	—	—	—	—	—	—
77	P20	—	EI20	(PCLBUZ1)	ANI1/AVREFM	—	—	—	(INTP7)	—	—	(TI00)	—	—	—	—	—	—	—
78	P140	—	—	—	—	—	—	—	—	—	—	—	—	—	—	SCK31/SCL31	—	—	—
79	P130	—	—	—	—	—	—	SEG28	—	—	—	TRJO1	—	—	—	(SO21)/(SO01)	—	(TxDA0)	—
80	P47	—	—	—	—	—	—	SEG27	(INTP1)	—	—	—	—	—	—	SO31/(SI01)/(SI21)/(SDA01)/(SDA21)	—	(RxDA0)	—


Table 1 - 8 Multiplexed Pin Functions of the 100-pin Products (5/5)

Pin Number	I/O			Power supply, system clock, and debugging	Analog Circuits				HMIs			Timers					Communications Interfaces					
	100LQFP	Digital port	Controlled current drive port		ELCL input/output port	A/D converter (ADC)	D/A converter (DAC)	Comparator (CMP)	LCD controller/driver (LCD)	Interrupt	Key interrupt	Capacitive sensing unit (CTS02La)	Timer array unit (TAU)	Timer RJ (TRJ)	16-bit timers KB40, KB41, and KB42	External signal sampler	Realtime clock (RTC)	Serial array unit (SAU)	Serial interface IICA (IICA)	Serial interface UARTA (UARTA)		
81	P46	—	—	—	—	—	—	SEG26	—	—	—	—	—	—	—	—	—	—	—	SI31/SDA31/(SCL01)/(SCK01)/(SCK21)/(SCL21)	—	—
82	P45	—	—	—	—	—	—	IVREF0	—	—	—	—	—	—	EXSD00	—	—	—	—	SCK30/SCL30	—	TxDA2
83	P44	—	—	—	—	—	—	IVCMP0	—	(INTP7)	—	—	(TI04)/(TO04)	—	—	EXSD01	—	—	—	SI30/SDA30/(SCL11)/(SCK11)/RxD3	—	RxDA2
84	P43	—	—	—	—	—	—	IVCMP1	—	(INTP4)	—	—	(TI05)/(TO05)	—	—	—	—	—	—	SO30/(SI11)/(SDA11)/TxD3	—	(RxDA1)
85	P42	—	—	(PCLBUZ1)	—	—	—	IVREF1	—	(INTP7)	—	—	TI05/TO05	TRJ00	—	—	—	—	—	(SI00)/(RxD0)/(SDA00)/(SO11)/(TxD1)/(SO10)	(SCLA0)	(TxDA1)
86	P41	—	—	—	—	—	—	—	(INTP6)	—	—	—	(TI07)/(TO07)	—	—	—	—	—	—	(SI10)/(SO00)/(TxD0)/(SDA10)/(RxD1)	(SDAA0)	(RxDA3)
87	P66	—	—	—	—	—	—	—	(INTP1)	—	—	—	(TI05)/(TO05)	—	—	—	—	—	—	(SCK10)/(SCL10)	—	(TxDA3)
88	P67	—	—	—	—	—	—	—	(INTP2)	—	—	—	(TI01)/(TO01)	—	—	—	—	—	—	—	—	—
89	P40	—	—	TOOL0	—	—	—	—	—	—	—	—	(TI00)/(TO00)	—	—	—	—	—	—	(SCL00)/(SCK00)	—	—
90	—	—	—	RESET	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
91	P124	—	—	XT2/EXCLKS	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
92	P123	—	—	XT1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
93	P137	—	EI137	—	—	—	—	—	—	INTP0	—	—	—	—	—	—	—	—	—	—	—	—
94	P122	—	EI122	X2/EXCLK	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
95	P121	—	EI121	X1/VBAT0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
96	—	—	—	REGC	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
97	—	—	—	VSS	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
98	—	—	—	VDD	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
99	P60	CCD04	EO60	—	—	—	—	—	(INTP3)	—	—	—	(TI01)/(TO01)	—	—	—	—	—	—	—	SCLA0	—
100	P61	CCD05	EO61	—	—	—	—	—	(INTP4)	—	—	—	(TI02)/(TO02)	—	—	—	—	—	—	—	SDAA0	—

1.4 Pin Identification

ANI0, ANI1,		PCLBUZ0, PCLBUZ1:	Programmable clock output/buzzer output
ANI16 to ANI26:	Analog input	REGC:	Regulator capacitance
ANO0, ANO1:	Analog output	$\overline{\text{RESET}}$:	Reset
AVREFM:	Analog reference voltage minus	RTC1HZ:	Realtime clock correction clock (1 Hz) output
AVREFP:	Analog reference voltage plus	RxD0 to RxD3, RxDA0,	
CCD00 to CCD07:	Controlled current drive output	RxDA1, RxDA2, RxDA3:	Receive data
CLKA0, CLKA1:	Asynchronous serial clock output	SCLA0, SCLA1,	
CAPH, CAPL:	Capacitor for LCD	SCK00, SCK01, SCK10,	
COM0 to COM7:	LCD common output	SCK11, SCK20, SCK21,	
EI00, EI06, EI07, EI12,		SCK30, SCK31:	Serial clock input/output
EI16, EI17, EI20, EI21,		SCL00, SCL01, SCL10,	
EI26, EI27, EI76, EI77,		SCL11, SCL20, SCL21,	
EI121, EI122, EI137:	Logic & event link controller input	SCL30, SCL31:	Serial clock output
EO00, EO05, EO17,		SDAA0, SDAA1, SDA00,	
EO60, EO61, EO76,		SDA01, SDA10, SDA11,	
EO77:	Logic & event link controller output	SDA20, SDA21, SDA30,	
EVss:	Ground for port	SDA31:	Serial data input/output
EXCLK:	External clock input (main system clock)	SEG0 to SEG55:	LCD segment output
EXCLKS:	External clock input (subsystem clock)	SI00, SI01, SI10, SI11,	
EXSDI0, EXSDI1:	External signal sampler input	SI20, SI21, SI30, SI31:	Serial data input
EXSDO0, EXSDO1:	External signal sampler clock output	SO00, SO01, SO10,	
INTP0 to INTP7:	Interrupt request from peripheral modules	SO11, SO20, SO21,	
IVCMP0, IVCMP1:	Comparator input	SO30, SO31:	Serial data output
IVREF0, IVREF1:	Comparator reference input	TSCAP:	Touch sensor capacitance
KR0 to KR7:	Key return	TI00 to TI07:	Timer input
P00 to P07:	Port 0	TO00 to TO07:	Timer output
P10 to P17:	Port 1	TKBO00, TKBO01, TKBO10,	
P20 to P27:	Port 2	TKBO11, TKBO20, TKBO21:	Timer KB4 output
P30 to P35:	Port 3	TOOL0:	Data input/output for tool
P40 to P47:	Port 4	TOOLRxD, TOOLTxD:	Data input/output for external device
P50 to P57:	Port 5	TRJIO0, TRJIO1:	Timer input/output
P60 to P67:	Port 6	TS00 to TS35:	Capacitive sensor
P70 to P77:	Port 7	TxD0 to TxD3, TxDA0,	
P80 to P87:	Port 8	TxDA1, TxDA2, TxDA3:	Transmit data
P90 to P97:	Port 9	VBAT0, VBAT1:	Battery backup power supply
P121 to P127:	Port 12	VCOUT0, VCOUT1:	Comparator output
P130, P137:	Port 13	VDD:	Power supply
P140 to P147:	Port 14	VL1 to VL4:	LCD power supply
		Vss:	Ground
		X1, X2:	Crystal oscillator (main system clock)
		XT1, XT2:	Crystal oscillator (subsystem clock)
		REMOOUT:	Remote control output

1.5 Block Diagram



Remark m: Unit number, n: Channel number, p: CSI number, q: UART number, r: Simplified I²C number, xx: Port number

1.6 Outline of Functions

Caution This outline describes the functions at the time when the peripheral I/O redirection registers (PIORx) are set to 00H.

(1/4)

Item	44-pin	48-pin	52-pin	64-pin	80-pin	100-pin	
	R7F100LFx	R7F100LGx	R7F100LJx	R7F100LLx	R7F100LMx	R7F100LPx	
Code flash memory	512 KB (256 KB × 2 banks or a single 512-KB bank) 256 KB (128 KB × 2 banks or a single 256-KB bank) 128 KB (single bank) 64 KB (single bank)				512 KB (256 KB × 2 banks or a single 512-KB bank) 256 KB (128 KB × 2 banks or a single 256-KB bank) 128 KB (single bank)		
Data flash memory	8 KB	8 KB	8 KB	8 KB	8 KB	8 KB	
RAM	16 to 32 KB	16 to 32 KB	16 to 32 KB	16 to 32 KB	16 to 32 KB	16 to 32 KB	
Address space	1 MB						
CPU/peripheral hardware clock frequency (fCLK)	Main system clock	HS (high-speed main) mode: 1 to 32 MHz (VDD = 1.8 to 5.5 V) HS (high-speed main) mode: 1 to 4 MHz ^{Note 1} (VDD = 1.6 to 5.5 V) LS (low-speed main) mode: 1 to 24 MHz (VDD = 1.8 to 5.5 V) LS (low-speed main) mode: 1 to 4 MHz ^{Note 1} (VDD = 1.6 to 5.5 V) LP (low-power main) mode: 1 to 2 MHz ^{Note 2} (VDD = 1.6 to 5.5 V)					
	Subsystem clock	SUB mode: 32.768 kHz (VDD = 1.6 to 5.5 V)					
Main system clock	High-speed system clock (fMX)	1 to 20 MHz					
	High-speed on-chip oscillator clock (fIH)	1 MHz, 2 MHz, 3 MHz, 4 MHz, 6 MHz, 8 MHz, 12 MHz, 16 MHz, 24 MHz, 32 MHz					
	Middle-speed on-chip oscillator clock (fIM)	1 MHz, 2 MHz, 4 MHz					
Subsystem clock	Subsystem clock X (fsx)	32.768 kHz (VDD = 1.6 to 5.5 V)					
	Low-speed on-chip oscillator clock (fIL)	32.768 kHz (typ.)					
General-purpose registers	8 bits × 32 registers (8 bits × 8 registers × 4 banks)						
Minimum instruction execution time	0.03125 μs (at the 32-MHz operation with the high-speed on-chip oscillator clock (fIH))						
Instruction set	<ul style="list-style-type: none"> • Data transfer (8/16 bits) • Adder and subtractor/logical operation (8/16 bits) • Multiplication (8 bits × 8 bits, 16 bits × 16 bits), division (16 bits ÷ 16 bits, 32 bits ÷ 32 bits) • Multiplication and accumulation (16 bits × 16 bits + 32 bits) • Rotate, barrel shift, and bit manipulation (set, reset, test, and Boolean operation), etc. 						
I/O port	Total number of pins	40	44	48	60	76	95
	CMOS I/O	35 (N-ch open-drain I/O [VDD withstand voltage]: 24)	39 (N-ch open-drain I/O [VDD withstand voltage]: 27)	43 (N-ch open-drain I/O [VDD withstand voltage]: 29)	53 (N-ch open-drain I/O [VDD withstand voltage]: 35)	68 (N-ch open-drain I/O [VDD withstand voltage]: 42)	87 (N-ch open-drain I/O [VDD withstand voltage]: 57)
	CMOS input	3	3	3	3	3	3
	CMOS output	—	—	—	—	1	1
	N-ch open-drain I/O (withstand voltage: 6 V)	2	2	2	4	4	4
	Controlled current drive port	4	5	6	8	8	8

(2/4)

Item		44-pin	48-pin	52-pin	64-pin	80-pin	100-pin	
		R7F100LFx	R7F100LGx	R7F100LJx	R7F100LLx	R7F100LMx	R7F100LPx	
Timers	16-bit timer	8 channels						
	Watchdog timer	1 channel						
	Realtime clock (RTC)	1 channel						
	32-bit interval timer (TML32)	1 channel in 32-bit counter mode, 2 channels in 16-bit counter mode, 4 channels in 8-bit counter mode						
	8-bit interval timer	Products with 256 or 512 Kbytes of flash memory: 8 units Products with 64 or 128 Kbytes of flash memory: 4 units				8 units		
	16-bit timer RJ	Products with 256 or 512 Kbytes of flash memory: 2 channels Products with 64 or 128 Kbytes of flash memory: 1 channel				2 channels		
	16-bit timer KB4	Products with 256 or 512 Kbytes of flash memory: 3 channels Products with 64 or 128 Kbytes of flash memory: 1 channel				3 channels		
	External signal sampler	1 channel						
	Oscillation stop detector	1 channel						
	Timer output	6 channels (PWM outputs: 5 ^{Note 3}), 8 channels (PWM outputs: 7 ^{Note 3}) ^{Note 4}			8 channels (PWM outputs: 7 ^{Note 3})			
	RTC output	1 channel						
Clock output/buzzer output		2 channels						
		<ul style="list-style-type: none"> • 3.91 kHz, 7.81 kHz, 15.63 kHz, 2 MHz, 4 MHz, 8 MHz, 16 MHz (at the 32-MHz operation with the main system clock (f_{MAIN})) • 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (at the 32.768-kHz operation with the low-speed peripheral clock (f_{SP})) 						
8-/10-/12-bit resolution A/D converter		8 channels	9 channels	10 channels	10 channels	13 channels	13 channels	
D/A converter		3 channels (one of the three interfaces is only for the internal reference voltage for the comparator)						
Comparator		1 channel		2 channels				

(3/4)

Item	44-pin	48-pin	52-pin	64-pin	80-pin	100-pin	
	R7F100LFx	R7F100LGx	R7F100LJx	R7F100LLx	R7F100LMx	R7F100LPx	
Serial interfaces	<p>[44-pin products]</p> <ul style="list-style-type: none"> Simplified SPI (CSI): 2 channels^{Note 4}/simplified I²C: 2 channels^{Note 4}/UART: 1 channel Simplified SPI (CSI): 2 channels/simplified I²C: 2 channels/UART: 1 channel Simplified SPI (CSI): 1 channel/simplified I²C: 1 channel/UART (UART supporting LIN-bus): 1 channel Simplified I²C: 1 channel^{Note 4} <p>[48-pin products]</p> <ul style="list-style-type: none"> Simplified SPI (CSI): 2 channels^{Note 4}/simplified I²C: 2 channels^{Note 4}/UART: 1 channel Simplified SPI (CSI): 2 channels/simplified I²C: 2 channels/UART: 1 channel Simplified SPI (CSI): 2 channels/simplified I²C: 2 channels/UART (UART supporting LIN-bus): 1 channel Simplified I²C: 1 channel <p>[52-pin products]</p> <ul style="list-style-type: none"> Simplified SPI (CSI): 2 channels^{Note 4}/simplified I²C: 2 channels/UART: 1 channel Simplified SPI (CSI): 2 channels/simplified I²C: 2 channels/UART: 1 channel Simplified SPI (CSI): 2 channels/simplified I²C: 2 channels/UART (UART supporting LIN-bus): 1 channel Simplified SPI (CSI): 1 channel/simplified I²C: 1 channel/UART: 1 channel <p>[64- and 80-pin products]</p> <ul style="list-style-type: none"> Simplified SPI (CSI): 2 channels/simplified I²C: 2 channels/UART: 1 channel Simplified SPI (CSI): 2 channels/simplified I²C: 2 channels/UART: 1 channel Simplified SPI (CSI): 2 channels/simplified I²C: 2 channels/UART (UART supporting LIN-bus): 1 channel Simplified SPI (CSI): 2 channels^{Note 4}/simplified I²C: 2 channels^{Note 4}/UART: 1 channel <p>[100-pin products]</p> <ul style="list-style-type: none"> Simplified SPI (CSI): 2 channels/simplified I²C: 2 channels/UART: 1 channel Simplified SPI (CSI): 2 channels/simplified I²C: 2 channels/UART: 1 channel Simplified SPI (CSI): 2 channels/simplified I²C: 2 channels/UART (UART supporting LIN-bus): 1 channel Simplified SPI (CSI): 2 channels/simplified I²C: 2 channels/UART: 1 channel 						
	UARTA	2 channels	Products with 256 or 512 Kbytes of flash memory: 3 channels Products with 64 or 128 Kbytes of flash memory: 2 channels		4 channels		
	I ² C bus	2 channels					
Data transfer controller (DTC)	48 sources (44- and 48-pin products with 64 to 128 Kbytes of flash memory) 49 sources (52- and 64-pin products with 64 to 128 Kbytes of flash memory) 51 sources (44-pin products with 256 to 512 Kbytes of flash memory) 53 sources (48-pin products with 256 to 512 Kbytes of flash memory) 54 sources (52- and 64-pin products with 256 to 512 Kbytes of flash memory) 56 sources (80- and 100-pin products with 128 to 512 Kbytes of flash memory)						
Logic and event link controller (ELCL)	1						
SNOOZE mode sequencer (SMS)	1						
Capacitive sensing unit	16	18	20	25	34	36	
LCD controller/driver	Internal boosting, capacitive division, and external resistor division are switchable as methods of generating the driving voltage.						
	Segment signal outputs × common signal outputs	19 seg × 4 com 17 seg × 6 com 15 seg × 8 com	22 seg × 4 com 20 seg × 6 com 18 seg × 8 com	25 seg × 4 com 23 seg × 6 com 21 seg × 8 com	34 seg × 4 com 32 seg × 6 com 30 seg × 8 com	49 seg × 4 com 47 seg × 6 com 45 seg × 8 com	56 seg × 4 com 54 seg × 6 com 52 seg × 8 com
Vectored interrupt sources	Internal	47	49	50	50	52	52
	External	9	9	9	9	9	9
Key interrupt	2	3	4	5	8	8	

(4/4)

Item	44-pin	48-pin	52-pin	64-pin	80-pin	100-pin
	R7F100LFx	R7F100LGx	R7F100LJx	R7F100LLx	R7F100LMx	R7F100LPx
Reset	<ul style="list-style-type: none"> • Reset by RESET pin • Internal reset by watchdog timer • Internal reset by power-on-reset • Internal reset by voltage detectors (LVD0 and LVD1) • Internal reset by illegal instruction execution^{Note 5} • Internal reset by RAM parity error • Internal reset by illegal-memory access 					
Power-on-reset circuit	Detection voltage <ul style="list-style-type: none"> • 1.50 V (typ.) 					
Voltage detector	LVD0	Detection voltage <ul style="list-style-type: none"> • Rising edge: 1.69 V to 3.96 V (6 stages) • Falling edge: 1.65 V to 3.88 V (6 stages) 				
	LVD1	Detection voltage <ul style="list-style-type: none"> • Rising edge: 1.67 V to 4.16 V (18 stages) • Falling edge: 1.63 V to 4.08 V (18 stages) 				
On-chip debugging	Available (tracing supported)					
Power supply voltage	VDD = 1.6 to 5.5 V					
Operating ambient temperature	TA = -40 to +105°C (3C: Industrial applications)					

Note 1. Overwrite the flash memory during operation at 2 MHz or a lower frequency.

Note 2. When the flash memory is to be overwritten, switch to high-speed main (HS) mode or low-speed main (LS) mode.

Note 3. The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves). For details, see **7.9.3 Operation for the multiple PWM output function** in the RL78/L23 User's Manual.

Note 4. This applies when the corresponding sets of bits in the peripheral I/O redirection registers (PIORx) have suitable non-0 values.

Note 5. In normal operation, executing the instruction code FFH triggers an internal reset, but this is not the case during emulation by the on-chip debugging emulator.

2. Electrical Characteristics

- Caution 1.** RL78 microcontrollers have on-chip debugging functionality for use in the development and evaluation of user systems. Do not use on-chip debugging with products designated as part of mass production, because using this function may cause the guaranteed number of times the flash memory is rewritten to be exceeded, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when on-chip debugging is used with products designated as part of mass production.
- Caution 2.** For products that do not have EVSS pins, read EVSS as VSS.
- Caution 3.** The present pins differ depending on the products. For details, see section 2.1 Functions of Port Pins through section 2.2.1 Functions for each product in the RL78/L23 User's Manual.

2.1 Absolute Maximum Ratings

(1/2)

Item	Symbols	Conditions	Ratings	Unit
Supply voltage	V _{DD}		-0.5 to +6.5	V
	V _{VSS}		-0.5 to +0.3	V
REGC pin input voltage	V _{IREGC}	REGC	-0.3 to +2.1 and -0.3 to V _{DD} +0.3 ^{Note 1}	V
Input voltage	V _{I1}	P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P125 to P127, P140 to P147	-0.3 to V _{DD} +0.3 ^{Note 2}	V
	V _{I2}	P60 to P63 (N-ch open-drain)	-0.3 to +6.5	V
	V _{I3}	P20, P21, P121 to P124, P137, EXCLK, EXCLKS, RESET	-0.3 to V _{DD} +0.3 ^{Note 2}	V
Output voltage	V _{O1}	P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P125 to P127, P140 to P147	-0.3 to V _{DD} +0.3 ^{Note 2}	V
	V _{O2}	P20, P21, P121, P122	-0.3 to V _{DD} +0.3 ^{Note 2}	V
Analog input voltage	V _{AI1}	ANI16 to ANI26	-0.3 to V _{DD} +0.3 and -0.3 to AV _{REFP} +0.3 ^{Notes 2, 3}	V
	V _{AI2}	ANI0, ANI1	-0.3 to V _{DD} +0.3 and -0.3 to AV _{REFP} +0.3 ^{Notes 2, 3}	V

Note 1. Connect the REGC pin to V_{SS} via a capacitor (0.47 to 1 μF). The listed value is the absolute maximum rating of the REGC pin. Only use the capacitor connection. Do not apply a specific voltage to this pin.

Note 2. This voltage must be no higher than 6.5 V.

Note 3. The voltage on a pin in use for A/D conversion must not exceed AV_{REFP} +0.3.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark 1. The characteristics of functions multiplexed on a given pin are the same as those for the port pin unless otherwise specified.

Remark 2. AV_{REFP} refers to the positive reference voltage of the A/D converter.

Remark 3. The reference voltage is V_{SS}.

(2/2)

Item	Symbols	Conditions		Ratings	Unit
High-level output current	IOH1	Per pin	P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P125 to P127, P130, P140 to P147	-40	mA
		Total of all pins -170 mA	P40 to P47, P66, P67, P130, P140	-70	mA
			P00 to P07, P10 to P17, P22 to P27, P30 to P35, P50 to P57, P64, P65, P70 to P77, P80 to P87, P90 to P97, P125 to P127, P141 to P147	-100	mA
	IOH2	Per pin	P20, P21, P121, P122	-5	mA
		Total of all pins		-20	mA
	Low-level output current	IOL1	Per pin	P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P125 to P127, P130, P140 to P147	40 ^{Note}
Total of all pins 170 mA			P40 to P47, P66, P67, P130, P140	70	mA
			P00 to P07, P10 to P17, P22 to P27, P30 to P35, P50 to P57, P64, P65, P70 to P77, P80 to P87, P90 to P97, P125 to P127, P141 to P147	100	mA
IOL2		Per pin	P20, P21, P121, P122	10	mA
		Total of all pins		20	mA
Ambient operating temperature		TA	In normal operation mode		-40 to +105
	In flash memory programming mode		-40 to +105		
Storage temperature	T _{stg}			-65 to +150	°C

Note The rating for the following port pins is 80 mA when IOL1 = 40.0 mA is specified by the 40-mA port output control register (PTDC).

Pins P00, P05, and P16 of 44- to 52-pin products, and of 64-pin products with 64 to 128 Kbytes of flash ROM

Pins P07, P10, and P27 of 64-pin products with 256 to 512 Kbytes of flash ROM, and of 80- and 100-pin products

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark The characteristics of functions multiplexed on a given pin are the same as those for the port pin unless otherwise specified.

2.2 Characteristics of the Oscillators

2.2.1 Characteristics of the X1 oscillator

(TA = -40 to +105°C, 1.6 V ≤ VDD ≤ 5.5 V, VSS = 0 V)

Item	Resonator	Conditions	Min.	Typ.	Max.	Unit
X1 clock oscillation allowable input cycle time ^{Note}	Ceramic resonator/ crystal resonator		0.05		1	μs

Note The listed time and frequency indicate permissible ranges of the oscillator. For actual applications, request evaluation by the manufacturer of the oscillator circuit mounted on a board so you can use appropriate values. See AC Characteristics for instruction execution time.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after release from the reset state, the user should use the oscillation stabilization time counter status register (OSTC) to check the X1 clock oscillation stabilization time. Specify the values for the oscillation stabilization time in the OSTC register and the oscillation stabilization time select register (OSTS) after having sufficiently evaluated the oscillation stabilization time with the resonator to be used.

2.2.2 Characteristics of the XT1 oscillator

(TA = -40 to +105°C, 1.6 V ≤ VDD ≤ 5.5 V, VSS = 0 V)

Item	Resonator	Conditions	Min.	Typ.	Max.	Unit
XT1 clock oscillation frequency (f _{XT}) ^{Note}	Crystal resonator			32.768		kHz

Note The listed time and frequency indicate permissible ranges of the oscillator. For actual applications, request evaluation by the manufacturer of the oscillator circuit mounted on a board so you can use appropriate values. See AC Characteristics for instruction execution time.

2.2.3 Characteristics of the On-chip Oscillators

(TA = -40 to +105°C, 1.6 V ≤ VDD ≤ 5.5 V, VSS = 0 V)

Item	Symbols	Conditions	Min.	Typ.	Max.	Unit
High-speed on-chip oscillator clock frequency	f _H		1		32	MHz
High-speed on-chip oscillator clock frequency accuracy		HIPREC = 1	-40 to +105°C	-1.0	+1.0	%
		HIPREC = 0 ^{Note 1}		-15	0	%
High-speed on-chip oscillator clock correction resolution				0.05		%
Middle-speed on-chip oscillator clock frequency ^{Note 2}	f _M		1		4	MHz
Middle-speed on-chip oscillator clock frequency accuracy			-12		+12	%
Middle-speed on-chip oscillator clock correction resolution				0.15		%
Middle-speed on-chip oscillator frequency temperature coefficient					±0.17 ^{Note 3}	%/°C
Low-speed on-chip oscillator clock frequency ^{Note 2}	f _L			32.768		kHz
Low-speed on-chip oscillator clock frequency accuracy			-15		+15	%
Low-speed on-chip oscillator clock correction resolution				0.3		%
Low-speed on-chip oscillator frequency temperature coefficient					±0.21 ^{Note 3}	%/°C

Note 1. The listed condition applies when the setting of the FRQSEL3 bit is 1.

Note 2. The listed values only indicate the characteristics of the oscillators. See AC Characteristics for instruction execution time.

Note 3. These values are the results of characteristic evaluation and are not checked for shipment.

2.3 DC Characteristics

2.3.1 Pin characteristics

(TA = -40 to +105°C, 1.6 V ≤ VDD ≤ 5.5 V, VSS = EVSS = 0 V)

(1/7)

Item	Symbols	Conditions	Min.	Typ.	Max.	Unit		
Allowable high-level output current ^{Note 1}	IOH1	Per pin for P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P125 to P127, P130, P140 to P147	1.6 V ≤ VDD ≤ 5.5 V			-10.0 Note 2	mA	
			Total of P40 to P47, P66, P67, P130, P140 (when duty ≤ 70% ^{Note 3})	4.0 V ≤ VDD ≤ 5.5 V			-55.0 Note 4	mA
				2.7 V ≤ VDD < 4.0 V			-10.0	mA
				1.8 V ≤ VDD < 2.7 V			-5.0	mA
				1.6 V ≤ VDD < 1.8 V			-2.5	mA
		Total of P00 to P07, P10 to P17, P22 to P27, P30 to P35, P50 to P57, P64, P65, P70 to P77, P80 to P87, P90 to P97, P125 to P127, P141 to P147 (when duty ≤ 70% ^{Note 3})	4.0 V ≤ VDD ≤ 5.5 V			-80.0 Note 5	mA	
			2.7 V ≤ VDD < 4.0 V			-19.0	mA	
			1.8 V ≤ VDD < 2.7 V			-10.0	mA	
			1.6 V ≤ VDD < 1.8 V			-5.0	mA	
		Total of all pins (when duty ≤ 70% ^{Note 3})	1.6 V ≤ VDD ≤ 5.5 V			-135.0 Note 6	mA	
	IOH2		Per pin for P20, P21, P121, P122	4.0 V ≤ VDD ≤ 5.5 V			-3.0 Note 2	mA
				2.7 V ≤ VDD < 4.0 V			-1.0 Note 2	mA
				1.8 V ≤ VDD < 2.7 V			-1.0 Note 2	mA
		1.6 V ≤ VDD < 1.8 V				-0.5 Note 2	mA	
	Total of all pins (when duty ≤ 70% ^{Note 3})	4.0 V ≤ VDD ≤ 5.5 V			-20.0	mA		
		2.7 V ≤ VDD < 4.0 V			-10.0	mA		
		1.8 V ≤ VDD < 2.7 V			-5.0	mA		
		1.6 V ≤ VDD < 1.8 V			-5.0	mA		

Note 1. Device operation is guaranteed at the listed currents even if current is flowing from the VDD pin to an output pin.

Note 2. The combination of these and other pins must also not exceed the value for maximum total current.

Note 3. The listed currents apply when the duty cycle is no greater than 70%. Use the following formula to calculate the output current when the duty cycle is greater than 70%, where n is the duty cycle.

- Total output current from the listed pins = $(IOH \times 0.7)/(n \times 0.01)$

Example when n = 80% and IOH = -10.0 mA

Total output current from the listed pins = $(-10.0 \times 0.7)/(80 \times 0.01) \approx -8.7$ mA

Note that the duty cycle has no effect on the current that is allowed to flow into a single pin. A current higher than the absolute maximum rating must not flow into a single pin.

(Notes, Caution, and Remark continue on the next page.)

Note 4. The maximum value is -30 mA with an ambient operating temperature range of +85°C to +105°C.

Note 5. The maximum value is -50 mA with an ambient operating temperature range of +85°C to +105°C.

Note 6. The maximum values are respectively -100 mA and -60 mA with an ambient operating temperature range of -40 to +85°C and of +85°C to +105°C.

Caution **The following pins do not output high-level signals in the N-ch open-drain mode: P00 to P07, P10, P11, P16, P17, P22, P26, P27, P33 to P35, P40 to P47, P50, P52 to P54, P64 to P66, P75 to P77, P80 to P87, P93 to P97, P125, P130, P140, and P143 to P147**

Remark The characteristics of functions multiplexed on a given pin are the same as those for the port pin unless otherwise specified.

(TA = -40 to +105°C, 1.6 V ≤ VDD ≤ 5.5 V, VSS = EVSS = 0 V)

(2/7)

Item	Symbols	Conditions	Min.	Typ.	Max.	Unit		
Allowable low-level output current ^{Note 1}	IOL1	Per pin for P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P125 to P127, P130, P140 to P147			20.0	mA		
					Notes 2, 3			
			Per pin for P60 to P63			15.0	mA	
					Note 2			
			Total of P40 to P47, P66, P67, P130, P140 (when duty ≤ 70% ^{Note 4})	4.0 V ≤ VDD ≤ 5.5 V			70.0	mA
							Note 5	
				2.7 V ≤ VDD < 4.0 V			15.0	mA
			Total of P00 to P07, P10 to P17, P22 to P27, P30 to P35, P50 to P57, P64, P65, P70 to P77, P80 to P87, P90 to P97, P125 to P127, P141 to P147 (when duty ≤ 70% ^{Note 4})	1.8 V ≤ VDD < 2.7 V			9.0	mA
				1.6 V ≤ VDD < 1.8 V			4.5	mA
			Total of P00 to P07, P10 to P17, P22 to P27, P30 to P35, P50 to P57, P64, P65, P70 to P77, P80 to P87, P90 to P97, P125 to P127, P141 to P147 (when duty ≤ 70% ^{Note 4})	4.0 V ≤ VDD ≤ 5.5 V			80.0	mA
							Note 5	
	2.7 V ≤ VDD < 4.0 V				35.0	mA		
	Total of all pins (when duty ≤ 70% ^{Note 4})	1.8 V ≤ VDD < 2.7 V			20.0	mA		
		1.6 V ≤ VDD < 1.8 V			10.0	mA		
IOL2	Per pin for P20, P21, P121, P122	4.0 V ≤ VDD ≤ 5.5 V			8.5	mA		
					Note 2			
		2.7 V ≤ VDD < 4.0 V			1.5	mA		
					Note 2			
	Total of all pins (when duty ≤ 70% ^{Note 4})	1.8 V ≤ VDD < 2.7 V			0.6	mA		
					Note 2			
		1.6 V ≤ VDD < 1.8 V			0.4	mA		
					Note 2			
	Total of all pins (when duty ≤ 70% ^{Note 4})	4.0 V ≤ VDD ≤ 5.5 V			20	mA		
2.7 V ≤ VDD < 4.0 V				20	mA			
Total of all pins (when duty ≤ 70% ^{Note 4})	1.8 V ≤ VDD < 2.7 V			15	mA			
	1.6 V ≤ VDD < 1.8 V			10	mA			

Note 1. Device operation is guaranteed at the listed currents even if current is flowing from an output pin to the EVSS, or VSS pin.

Note 2. The combination of these and other pins must also not exceed the value for maximum total current.

Note 3. The maximum rating for the following port pins is 40 mA when IOL1 = 40.0 mA is specified by the 40-mA port output control register (PTDC).

Pins P00, P05, and P16 of 44- to 52-pin products, and of 64-pin products with 64 to 128 Kbytes of flash ROM

Pins P07, P10, and P27 of 64-pin products with 256 to 512 Kbytes of flash ROM, and of 80- and 100-pin products

Note 4. The listed currents apply when the duty cycle is no greater than 70%. Use the following formula to calculate the output current when the duty cycle is greater than 70%, where n is the duty cycle.

- Total output current from the listed pins = (IOL × 0.7)/(n × 0.01)

Example when n = 80% and IOL = 10.0 mA

$$\text{Total output current from the listed pins} = (10.0 \times 0.7)/(80 \times 0.01) \approx 8.7 \text{ mA}$$

Note that the duty cycle has no effect on the current that is allowed to flow into a single pin. A current higher than the absolute maximum rating must not flow into a single pin.

Note 5. The maximum value is 40 mA with an ambient operating temperature range of +85°C to +105°C.

Note 6. The maximum value is 80 mA with an ambient operating temperature range of +85°C to +105°C.

Remark The characteristics of functions multiplexed on a given pin are the same as those for the port pin unless otherwise specified.

(TA = -40 to +105°C, 1.6 V ≤ VDD ≤ 5.5 V, VSS = EVSS = 0 V)

(3/7)

Item	Symbols	Conditions	Min.	Typ.	Max.	Unit	
Input voltage, high	VIH1	P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P125 to P127, P140 to P147	Normal input buffer	0.8 VDD		VDD	V
	VIH2	P02, P03, P05, P06, P11, P16, P17, P22, P26, P27, P33, P34, P40 to P47, P51, P53, P54, P64 to P66, P75, P76, P80 to P86, P93, P94, P96, P97, P125, P140 to P142, P144 to P147	TTL input buffer 4.0 V ≤ VDD ≤ 5.5 V	2.2		VDD	V
			TTL input buffer 3.3 V ≤ VDD < 4.0 V	2.0		VDD	V
			TTL input buffer 1.6 V ≤ VDD < 3.3 V	1.5		VDD	V
	VIH3	P20, P21		0.7 VDD		VDD	V
	VIH4	P60 to P63		0.7 VDD		6.0	V
VIH5	P121 to P124, P137, EXCLK, EXCLKS, $\overline{\text{RESET}}$		0.8 VDD		VDD	V	
Input voltage, low	VIL1	P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P125 to P127, P140 to P147	Normal input buffer	0		0.2 VDD	V
	VIL2	P02, P03, P05, P06, P11, P16, P17, P22, P26, P27, P33, P34, P40 to P47, P51, P53, P54, P64 to P66, P75, P76, P80 to P86, P93, P94, P96, P97, P125, P140 to P142, P144 to P147	TTL input buffer 4.0 V ≤ VDD ≤ 5.5 V	0		0.8	V
			TTL input buffer 3.3 V ≤ VDD < 4.0 V	0		0.5	V
			TTL input buffer 1.6 V ≤ VDD < 3.3 V	0		0.32	V
	VIL3	P20, P21		0		0.3 VDD	V
	VIL4	P60 to P63		0		0.3 VDD	V
VIL5	P121 to P124, P137, EXCLK, EXCLKS, $\overline{\text{RESET}}$		0		0.2 VDD	V	

Caution The maximum value of VIH of the following pins is VDD, even in the N-ch open-drain mode: P00 to P07, P10, P11, P16, P17, P22, P26, P27, P33 to P35, P40 to P47, P50, P52 to P54, P64 to P66, P75 to P77, P80 to P87, P93 to P97, P125, P130, P140, and P143 to P147.

Remark The characteristics of functions multiplexed on a given pin are the same as those for the port pin unless otherwise specified.

(TA = -40 to +105°C, 1.6 V ≤ VDD ≤ 5.5 V, VSS = EVSS = 0 V)

(4/7)

Item	Symbols	Conditions	Min.	Typ.	Max.	Unit	
Output voltage, high	VOH1	P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P125 to P127, P130, P140 to P147	4.0 V ≤ VDD ≤ 5.5 V, IOH1 = -10.0 mA	VDD -1.5			V
			4.0 V ≤ VDD ≤ 5.5 V, IOH1 = -3.0 mA	VDD -0.7			V
			2.7 V ≤ VDD ≤ 5.5 V, IOH1 = -2.0 mA	VDD -0.6			V
			1.8 V ≤ VDD ≤ 5.5 V, IOH1 = -1.5 mA	VDD -0.5			V
			1.6 V ≤ VDD < 5.5 V, IOH1 = -1.0 mA	VDD -0.5			V
	VOH2	P20, P21, P121, P122	4.0 V ≤ VDD ≤ 5.5 V, IOH2 = -3.0 mA	VDD -0.7			V
			2.7 V ≤ VDD < 4.0 V, IOH2 = -1.0 mA	VDD -0.5			V
			1.8 V ≤ VDD < 2.7 V, IOH2 = -1.0 mA	VDD -0.5			V
			1.6 V ≤ VDD < 1.8 V, IOH2 = -0.5 mA	VDD -0.5			V

Caution The following pins do not output high-level signals in the N-ch open-drain mode: P00 to P07, P10, P11, P16, P17, P22, P26, P27, P33 to P35, P40 to P47, P50, P52 to P54, P64 to P66, P75 to P77, P80 to P87, P93 to P97, P125, P130, P140, and P143 to P147

Remark The characteristics of functions multiplexed on a given pin are the same as those for the port pin unless otherwise specified.

(TA = -40 to +105°C, 1.6 V ≤ VDD ≤ 5.5 V, VSS = EVSS = 0 V)

(5/7)

Item	Symbols	Conditions	Min.	Typ.	Max.	Unit	
Output voltage, low	VOL1	P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P125 to P127, P130, P140 to P147	4.0 V ≤ VDD ≤ 5.5 V			1.3	V
			IOL1 = 20.0 mA				
						1.3	V
		IOL1 = 40.0 mA ^{Note}					
		4.0 V ≤ VDD ≤ 5.5 V			0.7	V	
		IOL1 = 8.5 mA					
					0.7	V	
		IOL1 = 17.0 mA ^{Note}					
		2.7 V ≤ VDD ≤ 5.5 V			0.6	V	
		IOL1 = 3.0 mA					
					0.6	V	
		IOL1 = 6.0 mA ^{Note}					
		2.7 V ≤ VDD ≤ 5.5 V			0.4	V	
		IOL1 = 1.5 mA					
				0.4	V		
	IOL1 = 3.0 mA ^{Note}						
	1.8 V ≤ VDD ≤ 5.5 V			0.4	V		
	IOL1 = 0.6 mA						
				0.4	V		
	IOL1 = 1.2 mA ^{Note}						
1.6 V ≤ VDD ≤ 5.5 V			0.4	V			
IOL1 = 0.3 mA							
			0.4	V			
IOL1 = 0.6 mA ^{Note}							
VOL2	P20, P21, P121, P122	4.0 V ≤ VDD ≤ 5.5 V, IOL2 = 8.5 mA			0.7	V	
		2.7 V ≤ VDD < 4.0 V, IOL2 = 1.5 mA			0.5	V	
		1.8 V ≤ VDD < 2.7 V, IOL2 = 0.6 mA			0.4	V	
		1.6 V ≤ VDD < 1.8 V, IOL2 = 0.4 mA			0.4	V	
VOL3	P60 to P63	4.0 V ≤ VDD ≤ 5.5 V, IOL3 = 15.0 mA			2.0	V	
		4.0 V ≤ VDD ≤ 5.5 V, IOL3 = 5.0 mA			0.4	V	
		2.7 V ≤ VDD ≤ 5.5 V, IOL3 = 3.0 mA			0.4	V	
		1.8 V ≤ VDD ≤ 5.5 V, IOL3 = 2.0 mA			0.4	V	
		1.6 V ≤ VDD ≤ 5.5 V, IOL3 = 1.0 mA			0.4	V	

Note The listed value applies when IOL1 = 40.0 mA is specified for the following port pins by the 40-mA port output control register (PTDC).

Pins P00, P05, and P16 of 44- to 52-pin products, and of 64-pin products with 64 to 128 Kbytes of flash ROM

Pins P07, P10, and P27 of 64-pin products with 256 to 512 Kbytes of flash ROM, and of 80- and 100-pin products

Remark The characteristics of functions multiplexed on a given pin are the same as those for the port pin unless otherwise specified.

(TA = -40 to +105°C, 1.6 V ≤ VDD ≤ 5.5 V, VSS = EVSS = 0 V)

(6/7)

Item	Symbols	Conditions		Min.	Typ.	Max.	Unit	
Output current ^{Note}	CCDIOL	P74 to P77, P60 to P63	CCSm = 01H	4.0 V ≤ VDD ≤ 5.5 V	1.0	1.8	2.6	mA
				2.7 V ≤ VDD < 4.0 V	0.8	1.5	2.3	mA
			CCSm = 02H	4.0 V ≤ VDD ≤ 5.5 V	3.0	4.9	6.5	mA
				3.0 V ≤ VDD < 4.0 V	2.7	4.3	5.9	mA
		CCSm = 03H	4.0 V ≤ VDD ≤ 5.5 V	6.6	10.0	13.2	mA	
			3.3 V ≤ VDD < 4.0 V	6.0	9.1	12.1	mA	
		P60 to P63	CCSm = 04H	4.0 V ≤ VDD ≤ 5.5 V	10.2	15.0	19.8	mA
				3.3 V ≤ VDD < 4.0 V	9.4	13.8	18.2	mA

Note The listed currents apply when the output current control function is enabled.

(TA = -40 to +105°C, 1.6 V ≤ VDD ≤ 5.5 V, VSS = EVSS = 0 V)

(7/7)

Item	Symbols	Conditions	Min.	Typ.	Max.	Unit	
Input leakage current, high	LIH1	P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P125 to P127, P140 to P147	VI = VDD			0.5	μA
	LIH2	P20, P21, P137, $\overline{\text{RESET}}$	VI = VDD			0.5	μA
	LIH3	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	VI = VDD			0.5	μA
Input leakage current, low	LIIL1	P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P125 to P127, P140 to P147	VI = EVSS			-0.5	μA
	LIIL2	P20, P21, P137, $\overline{\text{RESET}}$	VI = VSS			-0.5	μA
	LIIL3	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	VI = VSS			-0.5	μA
On-chip pull-up resistance	RU	P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P121, P122, P125 to P127, P140 to P147	VI = EVSS, In input port	10	20	100	kΩ

Remark The characteristics of functions multiplexed on a given pin are the same as those for the port pin unless otherwise specified.

2.3.2 Supply current characteristics

1. 44- to 64-pin products with 256 to 512 Kbytes of flash ROM and 80- to 100-pin products

(TA = -40 to +105°C, 1.6 V ≤ VDD ≤ 5.5 V, VSS = EVSS = 0 V)

(1/4)

Item	Symbols	Conditions				Min.	Typ.	Max.	Unit
Supply current Note 1	IDD1	Operating mode	HS (high-speed main) mode	f _{IH} = 32 MHz ^{Note 2}	Basic operation	VDD = 5.0 V	1.6	—	mA
						VDD = 1.8 V	1.6	—	
				Normal operation	VDD = 5.0 V	3.5	5.9	mA	
					VDD = 1.8 V	3.5	5.9		
			LS (low-speed main) mode	f _{IH} = 24 MHz ^{Note 2}	Normal operation	VDD = 5.0 V	2.6	4.5	mA
						VDD = 1.8 V	2.6	4.5	
				f _{IH} = 16 MHz ^{Note 2}	Normal operation	VDD = 5.0 V	1.9	3.2	mA
						VDD = 1.8 V	1.9	3.2	
			f _{IM} = 4 MHz ^{Note 3}	Normal operation	VDD = 5.0 V	0.5	0.9	mA	
					VDD = 1.6 V	0.5	0.9		
		LP (low-power main) mode	f _{IM} = 2 MHz ^{Note 3}	Normal operation	VDD = 5.0 V	227	379	μA	
					VDD = 1.6 V	226	378		
			f _{IM} = 1 MHz ^{Note 3}	Normal operation	VDD = 5.0 V	126	205	μA	
					VDD = 1.6 V	125	204		
		HS (high-speed main) mode	f _{MX} = 20 MHz ^{Note 4} , Square wave input	Normal operation	VDD = 5.0 V	2.3	3.8	mA	
					VDD = 1.8 V	2.2	3.8		
		LS (low-speed main) mode	f _{MX} = 20 MHz ^{Note 4} , Square wave input	Normal operation	VDD = 5.0 V	2.2	3.7	mA	
					VDD = 1.8 V	2.1	3.6		
			f _{MX} = 20 MHz ^{Note 4} , Resonator connection	Normal operation	VDD = 5.0 V	2.3	3.9	mA	
					VDD = 1.8 V	2.3	3.8		
f _{MX} = 10 MHz ^{Note 4} , Square wave input	Normal operation		VDD = 5.0 V	1.1	1.9	mA			
			VDD = 1.8 V	1.1	1.9				
f _{MX} = 10 MHz ^{Note 4} , Resonator connection	Normal operation		VDD = 5.0 V	1.2	2.1	mA			
			VDD = 1.8 V	1.2	2.1				
f _{MX} = 8 MHz ^{Note 4} , Square wave input	Normal operation	VDD = 5.0 V	0.9	1.5	mA				
		VDD = 1.8 V	0.9	1.5					
f _{MX} = 8 MHz ^{Note 4} , Resonator connection	Normal operation	VDD = 5.0 V	1.0	1.7	mA				
		VDD = 1.8 V	1.0	1.7					

Note 1. The listed currents are the total currents flowing into VDD, including the input leakage currents flowing when the level of the input pin is fixed to VDD, VSS, or EVSS. In the HS (high-speed main), LS (low-speed main), and LP (low-power main) modes, the currents in the Typ. column do not include the operating currents of the peripheral modules. The currents in the Max. column include the operating currents of the PCLBUZ, TAU, SAU, and IICA modules. The operating currents of other peripheral modules are not included.

Note 2. The listed currents apply when the high-speed system clock, middle-speed on-chip oscillator, low-speed on-chip oscillator, and subsystem clock are stopped.

Note 3. The listed currents apply when the high-speed on-chip oscillator, high-speed system clock, low-speed on-chip oscillator, and subsystem clock are stopped.

(Note and Remarks are listed on the next page.)

Note 4. The listed currents apply when the high-speed on-chip oscillator, middle-speed on-chip oscillator, low-speed on-chip oscillator, and subsystem clock are stopped.

Remark 1. f_H: High-speed on-chip oscillator clock frequency

Remark 2. f_M: Middle-speed on-chip oscillator clock frequency

Remark 3. f_{MX}: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

Remark 4. The typical value for the ambient operating temperature (T_A) is +25°C unless otherwise specified.

1. 44- to 64-pin products with 256 to 512 Kbytes of flash ROM and 80- to 100-pin products

(TA = -40 to +105°C, 1.6 V ≤ VDD ≤ 5.5 V, VSS = EVSS = 0 V)

(2/4)

Item	Symbols	Conditions				Min.	Typ.	Max.	Unit	
Supply current Note 1	IDD1	Operating mode	Subsystem clock operation mode	fsUB = 32.768 kHz ^{Note 2} , Low-speed on-chip oscillator operation	Normal operation	TA = -40°C		3.8	6.7	μA
						TA = +25°C		4.2	7.0	
						TA = +50°C		4.7	12.1	
						TA = +70°C		5.6	25.5	
						TA = +85°C		6.8	41.0	
				TA = +105°C		10.8	87.2			
				fsUB = 32.768 kHz ^{Note 3} , Square wave input	Normal operation	TA = -40°C		4.0	7.3	μA
						TA = +25°C		4.2	8.2	
						TA = +50°C		4.7	13.4	
						TA = +70°C		5.5	26.7	
						TA = +85°C		6.7	42.8	
				fsUB = 32.768 kHz ^{Note 3} , Resonator connection	Normal operation	TA = -40°C		3.9	6.9	μA
						TA = +25°C		4.1	7.3	
						TA = +50°C		4.5	12.4	
						TA = +70°C		5.3	25.6	
TA = +85°C		6.5	41.1							
TA = +105°C		10.2	87.0							

Note 1. The listed currents are the total currents flowing into VDD, including the input leakage currents flowing when the level of the input pin is fixed to VDD, VSS, or EVSS. In the subsystem clock operation mode, the currents in the Typ. and Max. columns do not include the operating currents of the peripheral modules.

Note 2. The listed currents apply when the high-speed on-chip oscillator, middle-speed on-chip oscillator, high-speed system clock, and subsystem clock are stopped.

Note 3. The listed currents apply when the high-speed on-chip oscillator, high-speed system clock, middle-speed on-chip oscillator, and low-speed on-chip oscillator are stopped, and the low power consumption oscillation 3 is specified (AMPHS1, AMPHS0 = 1, 1).

Remark 1. fil: Low-speed on-chip oscillator clock frequency

Remark 2. fsUB: Subsystem clock frequency (XT1 clock oscillation frequency)

1. 44- to 64-pin products with 256 to 512 Kbytes of flash ROM and 80- to 100-pin products

(TA = -40 to +105°C, 1.6 V ≤ VDD ≤ 5.5 V, VSS = EVSS = 0 V)

(3/4)

Item	Symbols	Conditions				Min.	Typ.	Max.	Unit
Supply current Note 1	IDD2 Note 2	HALT mode	HS (high-speed main) mode	f _{IH} = 32 MHz Note 3	VDD = 5.0 V		0.61	2.24	mA
					VDD = 1.8 V		0.60	2.23	
			LS (low-speed main) mode	f _{IH} = 24 MHz Note 3	VDD = 5.0 V		0.51	1.74	mA
					VDD = 1.8 V		0.50	1.73	
				f _{IH} = 16 MHz Note 3	VDD = 5.0 V		0.47	1.33	mA
					VDD = 1.8 V		0.47	1.32	
				f _{IM} = 4 MHz Note 4	VDD = 5.0 V		0.09	0.31	mA
					VDD = 1.6 V		0.09	0.30	
			LP (low-power main) mode	f _{IM} = 2 MHz Note 4	VDD = 5.0 V		38	140	μA
					VDD = 1.6 V		37	138	
				f _{IM} = 1 MHz Note 4	VDD = 5.0 V		32	86	μA
					VDD = 1.6 V		31	85	
			HS (high-speed main) mode	f _{MX} = 20 MHz Note 5 , Square wave input	VDD = 5.0 V		0.21	1.19	mA
					VDD = 1.8 V		0.14	1.10	
			LS (low-speed main) mode	f _{MX} = 20 MHz Note 5 , Square wave input	VDD = 5.0 V		0.20	1.17	mA
					VDD = 1.8 V		0.14	1.10	
				f _{MX} = 20 MHz Note 5 , Resonator connection	VDD = 5.0 V		0.51	1.56	mA
					VDD = 1.8 V		0.49	1.54	
				f _{MX} = 10 MHz Note 5 , Square wave input	VDD = 5.0 V		0.15	0.65	mA
					VDD = 1.8 V		0.12	0.61	
				f _{MX} = 10 MHz Note 5 , Resonator connection	VDD = 5.0 V		0.30	0.84	mA
					VDD = 1.8 V		0.29	0.82	
				f _{MX} = 8 MHz Note 5 , Square wave input	VDD = 5.0 V		0.13	0.54	mA
					VDD = 1.8 V		0.10	0.50	
f _{MX} = 8 MHz Note 5 , Resonator connection	VDD = 5.0 V		0.26	0.70	mA				
	VDD = 1.8 V		0.25	0.68					

Note 1. The listed currents are the total currents flowing into VDD, including the input leakage currents flowing when the level of the input pin is fixed to VDD, VSS, or EVSS. In the HS (high-speed main), LS (low-speed main), and LP (low-power main) modes, the currents in the Typ. column do not include the operating currents of the peripheral modules. The currents in the Max. column include the operating currents of the PCLBUZ, TAU, SAU, and IICA modules. The operating currents of other peripheral modules are not included.

Note 2. The listed currents apply when the HALT instruction has been fetched from the flash memory for execution.

Note 3. The listed currents apply when the high-speed system clock, middle-speed on-chip oscillator, low-speed on-chip oscillator, and subsystem clock are stopped.

Note 4. The listed currents apply when the high-speed on-chip oscillator, high-speed system clock, low-speed on-chip oscillator, and subsystem clock are stopped.

Note 5. The listed currents apply when the high-speed on-chip oscillator, middle-speed on-chip oscillator, low-speed on-chip oscillator, and subsystem clock are stopped.

(Remarks are listed on the next page.)

Remark 1. f_H: High-speed on-chip oscillator clock frequency

Remark 2. f_M: Middle-speed on-chip oscillator clock frequency

Remark 3. f_{MX}: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

Remark 4. The typical value for the ambient operating temperature (T_A) is +25°C unless otherwise specified.

1. 44- to 64-pin products with 256 to 512 Kbytes of flash ROM and 80- to 100-pin products

(TA = -40 to +105°C, 1.6 V ≤ VDD ≤ 5.5 V, VSS = EVSS = 0 V)

(4/4)

Item	Symbols	Conditions			Min.	Typ.	Max.	Unit	
Supply current Note 1	IDD2 Note 2	HALT mode	Subsystem clock operation mode	fsUB = 32.768 kHz Note 3, Low-speed on-chip oscillator operation	TA = -40°C		0.76	3.30	μA
					TA = +25°C		0.90	3.38	
					TA = +50°C		1.12	8.20	
					TA = +70°C		1.61	21.16	
					TA = +85°C		2.53	36.29	
					TA = +105°C		5.39	81.33	
				fsUB = 32.768 kHz, Square wave input Note 4	TA = -40°C		0.41	3.39	μA
					TA = +25°C		0.63	4.23	
					TA = +50°C		0.87	9.24	
					TA = +70°C		1.38	22.24	
					TA = +85°C		2.35	38.01	
					TA = +105°C		5.22	83.22	
				fsUB = 32.768 kHz, Resonator connection Note 5	TA = -40°C		0.36	3.04	μA
					TA = +25°C		0.50	3.32	
					TA = +50°C		0.72	8.19	
					TA = +70°C		1.22	21.12	
					TA = +85°C		2.11	36.33	
					TA = +105°C		4.92	81.12	
	IDD3	STOP mode	RAMSDMD = 0, RAMSDS = 0 Note 6	TA = -40°C		0.24	2.20	μA	
				TA = +25°C		0.34	2.20		
				TA = +50°C		0.55	7.00		
TA = +70°C					1.06	20.00			
TA = +85°C					1.92	35.00			
TA = +105°C					4.76	80.00			
RAMSDMD = 1, RAMSDS = 1 Note 7				TA = -40°C		0.23	2.20	μA	
				TA = +25°C		0.33	2.20		
				TA = +50°C		0.51	7.00		
				TA = +70°C		0.91	17.00		
				TA = +85°C		1.66	30.00		
				TA = +105°C		4.06	70.00		
RAMSDMD = 1, RAMSDS = 1, 128-Hz realtime clock operation Note 8			TA = -40°C		0.28	2.30	μA		
			TA = +25°C		0.40	2.30			
			TA = +50°C		0.60	7.10			
	TA = +70°C		0.99	17.10					
	TA = +85°C		1.76	30.10					
	TA = +105°C		4.16	70.10					

(Notes and Remarks are listed on the next page.)

- Note 1.** The listed currents are the total currents flowing into VDD, including the input leakage currents flowing when the level of the input pin is fixed to VDD, VSS, or EVSS. In the subsystem clock operation mode, the currents in the Typ. and Max. columns do not include the operating currents of the peripheral modules.
- Note 2.** The listed currents apply when the HALT instruction has been fetched from the flash memory for execution.
- Note 3.** The listed currents apply when the high-speed on-chip oscillator, middle-speed on-chip oscillator, high-speed system clock, and subsystem clock are stopped.
- Note 4.** The listed currents apply when the high-speed on-chip oscillator, middle-speed on-chip oscillator, high-speed system clock, and low-speed on-chip oscillator are stopped.
- Note 5.** The listed currents apply when the high-speed on-chip oscillator, middle-speed on-chip oscillator, high-speed system clock, and low-speed on-chip oscillator are stopped, and the setting of RTCLPC is 1, and the low power consumption oscillation 3 is specified (AMPHS1, AMPHS0 = 1, 1).
- Note 6.** The listed currents with this setting allow retention of the contents of the entire RAM area. The listed currents apply when the low-speed on-chip oscillator and subsystem clock oscillation are stopped. For the current for operation of the subsystem clock in the STOP mode, refer to that in the HALT mode.
- Note 7.** The listed currents with this setting allow retention of the contents of a specified 4-Kbyte area of the RAM. The listed currents apply when the low-speed on-chip oscillator and subsystem clock oscillation are stopped.
- Note 8.** The listed currents with this setting allow retention of the contents of a specified 4-Kbyte area of the RAM. The listed currents apply when the low-speed on-chip oscillator is stopped, the setting of RTCLPC is 1, and the low power consumption oscillation 3 is specified (AMPHS1, AMPHS0 = 1, 1). The current flowing into the RTC is included.

Remark 1. fL: Low-speed on-chip oscillator clock frequency

Remark 2. fSUB: Subsystem clock frequency (XT1 clock oscillation frequency)

2. Peripheral functions (common to all products)

(TA = -40 to +105°C, 1.6 V ≤ VDD ≤ 5.5 V, VSS = EVSS = 0 V)

(1/3)

Item	Symbols	Conditions		Min.	Typ.	Max.	Unit
High-speed on-chip oscillator operating current	IFIH>Note 1				345		μA
Middle-speed on-chip oscillator operating current	IFIM>Note 1				20		μA
Low-speed on-chip oscillator operating current	IFIL>Note 1				0.3		μA
RTC operating current	IRTC Notes 1, 2, 3	fRTCCLK = 32.768 kHz			0.005		μA
		fRTCCLK = 128 Hz			0.002		μA
32-bit interval timer operating current	IIT Notes 1, 2, 4				0.04		μA
8-bit interval timers operating current	ITMT Notes 1, 2, 5	fSUB = 32.768 kHz, fMAIN stopped	8-bit counter mode × 2 ch operation		0.08		μA
			16-bit counter mode operation		0.06		μA
Timer RJ operating current	ITMRJ>Note 6	fSUB = 32.768 kHz, fMAIN stopped, per unit			0.14		μA
16-bit timers KB40, KB41, and KB42 operating current	ITMKB>Note 7	Standalone mode, timer output disabled, fHOCO = 64 MHz, per unit			530		μA
External signal sampler operating current	IEXSD>Note 8	fSUB = 32.768 kHz, fMAIN stopped			0.03		μA
Watchdog timer operating current	IWDT Notes 1, 2, 9	fIL = 32.768 kHz (typ.)			0.32		μA
Oscillation stop detector operating current	IOSDC Note 1				0.02		μA
A/D converter operating current	IADC Notes 1, 10	When conversion at maximum speed	Normal mode, AVREFP = VDD = 5.0 V		0.95	1.6	mA
			Low voltage mode, AVREFP = VDD = 3.0 V		0.5	0.75	mA
AVREFP current	IADREF Note 11	AVREFP = 5.0 V			52		μA
A/D converter internal reference voltage current	IADREF Note 1				114		μA
Temperature sensor operating current	ITMPS>Note 1				110		μA
D/A converter operating current	IDAC Notes 1, 12	Per channel			150		μA
Comparator operating current	ICMP Notes 1, 13				6		μA
LVD operating current	ILVD0 Notes 1, 14				0.02		μA
	ILVD1 Notes 1, 14				0.02		μA

(TA = -40 to +105°C, 1.6 V ≤ VDD ≤ 5.5 V, VSS = EVSS = 0 V)

(2/3)

Item	Symbols	Conditions		Min.	Typ.	Max.	Unit	
Self-programming operating current	IFSP Notes 1, 15				2.5	12.2	mA	
Data flash rewrite operating current	IBGO Notes 1, 16				2.5	12.2	mA	
SNOOZE mode sequencer operating current	ISMS Notes 1, 17	f _{IH} = 32 MHz	44- to 64-pin products with 256 to 512 Kbytes of flash ROM and 80- and 100-pin products		1.5		mA	
		f _{IL} = 32.768 kHz	44- to 64-pin products with 256 to 512 Kbytes of flash ROM and 80- and 100-pin products		1.6		μA	
SNOOZE operating current	ISNOZ Note 1	f _{IH} = 32 MHz	ADC is in use	The ADC is shifting from the STOP mode to the SNOOZE mode. Note 18		0.6	0.81	mA
				The ADC is operating in the low-voltage mode. AVREFF = VDD = 3.0 V		1.2	1.56	mA
			Simplified SPI (CSI)/UART is in use		0.7	0.92	mA	
		SMS Note 19	44- to 64-pin products with 256 to 512 Kbytes of flash ROM and 80- and 100-pin products		2.0		mA	
Low-speed peripheral clock supply current	ISXP Notes 1, 20	RTCLPC = 0			0.22		μA	
Output current control operating current	ICCPA Notes 1, 21	The setting of the CCDE register is not 00H.			100		μA	
		ICCPD Notes 22, 23	Per single controlled current drive port pin	Setting of the low-level output current: Hi-Z		30		μA
				Setting of the low-level output current: 2 to 15 mA		200		μA
Operating current of the true random number generator	ITRNG Note 1				1.1		mA	

(TA = -40 to +105°C, 1.6 V ≤ VDD ≤ 5.5 V, VSS = EVSS = 0 V)

(3/3)

Item	Symbols	Conditions			Min.	Typ.	Max.	Unit
LCD operating current	ILCD1 Notes 1, 24, 25	External resistance division method	fLCD = fSUB LCD clock = 128 Hz 1/3 bias, four time slices	VDD = 5.0 V VL4 = 5.00 V		0.02		μA
				VDD = 3.0 V VL4 = 3.03 V (VLCD4-0 = 04H)		0.74		μA
	ILCD2 Note 1	Internal voltage boosting method	fLCD = fSUB LCD clock = 128 Hz 1/3 bias, four time slices, VL1 reference	VDD = 5.0 V VL4 = 5.01 V (VLCD4-0 = 18H)		1.03		μA
				VDD = 3.0 V VL4 = 3.03 V (VLCD4-0 = 04H)		0.63		μA
				VDD = 5.0 V VL4 = 5.03 V (VLCD4-0 = 18H)		0.83		μA
				VDD = 3.0 V VL4 = 3.04 V		0.63		μA
	ILCD3 Note 1	Capacitor split method	fLCD = fSUB LCD clock = 128 Hz 1/3 bias, four time slices, VDD reference	VDD = 3.0 V VL4 = 3.00 V		0.14		μA
				VDD = 5.0 V VL4 = 3.04 V		0.63		μA

Note 1. This current flows into VDD.

Note 2. The listed currents apply when the high-speed on-chip oscillator, middle-speed on-chip oscillator, and high-speed system clock are stopped.

Note 3. This current flows into the realtime clock (RTC). It does not include the operating current of the low-speed on-chip oscillator or the XT1 oscillator. The supply current of the RL78 microcontrollers is the sum of either IDD1 or IDD2, and IRTC, when the realtime clock is operating or in the HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be included in the supply current. IDD2 in the subsystem clock operation mode includes the operating current of the realtime clock.

Note 4. This current only flows to the 32-bit interval timer. It does not include the operating current of the low-speed on-chip oscillator or the XT1 oscillator. The supply current of the RL78 microcontrollers is the sum of either IDD1 or IDD2, and IIT, when the 32-bit interval timer is operating or in the HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be included in the supply current.

Note 5. This current only flows to the 8-bit interval timer. It does not include the operating current of the XT1 oscillator. The supply current of the RL78 microcontrollers is the sum of either IDD1 or IDD2 and ITMT when the 8-bit interval timer is operating or in the HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be included in the supply current.

Note 6. This current only flows to the timer RJ. It does not include the operating current of the XT1 oscillator. The supply current of the RL78 microcontrollers is the sum of either IDD1 or IDD2 and ITMRJ when the timer RJ is operating or in the HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be included in the supply current.

Note 7. This current only flows to the 16-bit timers KB40, KB41, and KB42. It does not include the operating current of the high-speed on-chip oscillator. The supply current of the RL78 microcontrollers is the sum of either IDD1 or IDD2 and ITMKB when the 16-bit timers KB40, KB41, and KB42 are operating or in the HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be included in the supply current.

Note 8. This current only flows to the external signal sampler. It does not include the operating current of the low-speed on-chip oscillator, XT1 oscillator, or 8-bit interval timer. The supply current of the RL78 microcontrollers is the sum of either IDD1 or IDD2 and IEXSD when the external signal sampler is operating or in the HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be included in the supply current.

Note 9. This current only flows to the watchdog timer. It includes the operating current of the low-speed on-chip oscillator. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer is operating.

Note 10. This current only flows to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter is operating or in the HALT mode.

Note 11. This current flows into AVREFF.

- Note 12.** This current only flows to the D/A converter. The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IDAC, when the D/A converter is operating or in the HALT mode.
- Note 13.** This current only flows to the comparator. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ICMP when the comparator is in operation.
- Note 14.** This current only flows to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit is in operation.
- Note 15.** This current only flows during self-programming.
- Note 16.** This current only flows while the data flash memory is being rewritten.
- Note 17.** This current only flows into the SNOOZE mode sequencer. Note that the operating current of the low-speed on-chip oscillator and the XT1 oscillator are not included. The supply current of the RL78 microcontrollers is the sum of either IDD1 or IDD2, and ISMS, when the SNOOZE mode sequencer is operating or in the HALT mode.
- Note 18.** For shift time to the SNOOZE mode, see **27.3.3 SNOOZE mode** in the RL78/L23 User's Manual.
- Note 19.** The listed values apply when the SNOOZE mode sequencer is in normal operation equivalent to IDD1. They do not include the current flowing into the peripheral functions other than the SNOOZE mode sequencer.
- Note 20.** This current is added to the supply current in the HALT mode when the setting of RTCLPC is 0 in the STOP mode, or when the setting of RTCLPC is 0 with the subsystem clock X (fsx) selected as the CPU clock, while the subsystem clock X (fsx) is oscillating.
- Note 21.** This current is added to the supply current when the output voltage control port is set.
- Note 22.** This current does not include the current flowing into the I/O port pins.
- Note 23.** This current flows to VDD.
- Note 24.** This current only flows to the LCD controller/driver. The supply current of the RL78 microcontrollers is the sum of the supply current (IDD1 or IDD2) and LCD operating current (ILCD1, ILCD2, or ILCD3) when the LCD controller/driver is operating while the MCU is operating or in the HALT mode. It does not include the current flowing into the LCD panel. The values in the Typ. and Max. columns apply under the following conditions.
- Setting 20 pins as the segment function and blinking all
 - Selecting fsUB when LCD clock = 128 Hz (LCDC0 = 07H)
 - Setting four time slices and 1/3 bias
- Note 25.** This current does not include the current flowing into the external division resistor when the external resistance division method is in use.
- Note 26.** In addition to these conditions, $V_{L2} (\text{Max.}) + 0.1 \text{ V} \leq V_{DD}$ must be satisfied. For details, see **2.6.8.2 Internal voltage boosting method**.
- Remark 1.** f_L: Low-speed on-chip oscillator clock frequency
- Remark 2.** fsx: Subsystem clock X frequency
- Remark 3.** f_{CLK}: CPU/peripheral hardware clock frequency
- Remark 4.** The typical value for the ambient operating temperature (TA) is +25°C unless otherwise specified.

2.4 AC Characteristics

(TA = -40 to +105°C, 1.6 V ≤ VDD ≤ 5.5 V, VSS = EVSS = 0 V)

(1/2)

Item	Symbols	Conditions		Min.	Typ.	Max.	Unit	
Instruction cycle (minimum instruction execution time)	TCY	Main system clock (fMAIN) operation	HS (high-speed main) mode	1.8 V ≤ VDD ≤ 5.5 V	0.03125	1	μs	
				1.6 V ≤ VDD ≤ 1.8 V	0.25	1	μs	
			LS (low-speed main) mode	1.8 V ≤ VDD ≤ 5.5 V	0.04167	1	μs	
				1.6 V ≤ VDD ≤ 1.8 V	0.25	1	μs	
		LP (low-power main) mode	1.6 V ≤ VDD ≤ 5.5 V	0.5	1	μs		
		Subsystem clock (fSUB) operation		1.6 V ≤ VDD ≤ 5.5 V	26.041	30.5	31.3	μs
		In the self programming mode	HS (high-speed main) mode	1.8 V ≤ VDD ≤ 5.5 V	0.03125	1	μs	
				1.6 V ≤ VDD ≤ 1.8 V	0.5	1	μs	
LS (low-speed main) mode	1.8 V ≤ VDD ≤ 5.5 V		0.04167	1	μs			
	1.6 V ≤ VDD ≤ 1.8 V		0.5	1	μs			
External system clock frequency	fEX	1.8 V ≤ VDD ≤ 5.5 V		1		20	MHz	
		1.6 V ≤ VDD < 1.8 V		1		4	MHz	
	fEXS			32		38.4	kHz	
External system clock input high-level width, low-level width	tEXH, tEXL	1.8 V ≤ VDD ≤ 5.5 V		24			ns	
		1.6 V ≤ VDD < 1.8 V		120			ns	
	tEXHS, tEXLS			13.7			μs	
TI00 to TI07 input high-level width, low-level width	tTIH, tTIL			1/fMCK +10			ns	
Timer RJ input cycle	tc	TRJIO0, TRJIO1	2.7 V ≤ VDD < 5.5 V	100			ns	
			1.8 V ≤ VDD < 2.7 V	300			ns	
			1.6 V ≤ VDD < 1.8 V	500			ns	
Timer RJ Input high-level width, low-level width	tTJH, tTJL	TRJIO0, TRJIO1	2.7 V ≤ VDD < 5.5 V	40			ns	
			1.8 V ≤ VDD < 2.7 V	120			ns	
			1.6 V ≤ VDD < 1.8 V	200			ns	
TO00 to TO07, TKBO0, TKBO01, TKBO10, TKBO11, TKBO20, TKBO21, TRJIO0, TRJIO1, TRJO0, and TRJO1 output frequency	fTO	HS (high-speed main) mode, LS (low-speed main) mode	4.0 V ≤ VDD ≤ 5.5 V			16	MHz	
			2.7 V ≤ VDD < 4.0 V			8	MHz	
			1.8 V ≤ VDD < 2.7 V			4	MHz	
			1.6 V ≤ VDD < 1.8 V			2	MHz	
		LP (low-power main) mode	1.6 V ≤ VDD ≤ 5.5 V			2	MHz	
PCLBUZ0, PCLBUZ1 output frequency	fPCL	HS (high-speed main) mode, LS (low-speed main) mode	4.0 V ≤ VDD ≤ 5.5 V			16	MHz	
			2.7 V ≤ VDD < 4.0 V			8	MHz	
			1.8 V ≤ VDD < 2.7 V			4	MHz	
			1.6 V ≤ VDD < 1.8 V			2	MHz	
		LP (low-power main) mode	1.6 V ≤ VDD < 5.5 V			2	MHz	

(TA = -40 to +105°C, 1.6 V ≤ VDD ≤ 5.5 V, VSS = EVSS = 0 V)

(2/2)


Item	Symbols	Conditions	Min.	Typ.	Max.	Unit
Interrupt input high-level width, low-level width	tINTH, tINTL	INTP0 to INTP7	1.6 V ≤ VDD ≤ 5.5 V	1		μs
Key-input high-level width, low-level width	tKRH, tKRL	KR0 to KR7	1.8 V ≤ VDD ≤ 5.5 V	250		ns
			1.6 V ≤ VDD < 1.8 V	1		μs
$\overline{\text{RESET}}$ low-level width	tRSL		10			μs

Remark fmCK: Timer array unit operating clock frequency


To set this operating clock, use the CKSmn0 and CKSmn1 bits of the timer mode register mn (TMRmn) (m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7)).

Minimum Instruction Execution Time during Main System Clock Operation


TCY vs VDD (HS (high-speed main) mode)




TCY vs VDD (LS (low-speed main) mode)




TCY vs VDD (LP (low-power main) mode)




AC Timing Test Points




External System Clock Timing




TI/TO Timing




Timer RJ Input Timing




Interrupt Request Input Timing



Key Interrupt Input Timing




RESET Input Timing



2.5 Characteristics of the Peripheral Functions

AC Timing Test Points



2.5.1 Serial array unit

- In UART communications with devices operating at same voltage levels

($T_A = -40$ to $+105^\circ\text{C}$, $1.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS} = 0\text{ V}$)

Item	Symbols	Conditions	HS (high-speed main) mode		LS (low-speed main) mode		LP (low-power main) mode		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
Transfer rate Note 1		$1.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		fMCK/6		fMCK/6		fMCK/6	bps
		Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ Note 2		5.3		4		0.33	Mbps

Note 1. The transfer rate in the SNOOZE mode is within the range from 4800 to 9600 bps.

Note 2. The maximum operating frequencies of the CPU/peripheral hardware clock (f_{CLK}) are as follows.

HS (high-speed main) mode : 32 MHz ($1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$)

4 MHz ($1.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$)


LS (low-speed main) mode : 24 MHz ($1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$)

4 MHz ($1.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$)


LP (low-power main) mode : 2 MHz ($1.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$)

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Connection in the UART communications with devices operating at same voltage levels



Bit width in the UART communications when interfacing devices operate at the same voltage level (reference)



Remark 1. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0 to 9, 12 to 14)

Remark 2. fMCK: Serial array unit operation clock frequency

To set this operating clock, set the CKSMn bit in the serial mode register mn (SMRmn) (m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)).

2. In simplified SPI (CSI) communications in the master mode with devices operating at same voltage levels with the internal SCKp clock (the ratings below are only applicable to CSI00)

($T_A = -40$ to $+85^\circ\text{C}$, $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS} = 0\text{ V}$)

Item	Symbols	Conditions	HS (high-speed main) mode		LS (low-speed main) mode		LP (low-power main) mode		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
SCKp cycle time	tkCY1	$tkCY1 \geq 2/f_{CLK}$ $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	62.5		83.3		1000		ns
			83.3		125		1000		ns
SCKp high-level width, low-level width	tkH1, tkL1	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	tkCY1/2 -7		tkCY1/2 -10		tkCY1/2 -50		ns
		$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	tkCY1/2 -10		tkCY1/2 -15		tkCY1/2 -50		ns
Slp setup time to the rising of SCKp Note 1	tSIK1	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	23		33		110		ns
		$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	33		50		110		ns
Slp hold time from the rising of SCKp Note 1	tkSI1	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	10		10		10		ns
Delay time from the falling of SCKp to an SOp output Note 2	tkSO1	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $C = 20\text{ pF}$ Note 3		10		10		10	ns

Note 1. This is for when the settings are DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. When the settings are DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0, this is the setup time to or from the falling of SCKp.

Note 2. This is for when the settings are DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. When the settings are DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0, this is the delay time to the rising of SCKp.

Note 3. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the Slp pin and the normal output mode for the SOp pin and SCKp pin by using the port input mode register g (PIMg) and the port output mode register g (POMg).

Remark 1. The listed times are only valid when the peripheral I/O redirect function of CSI00 is not in use.

Remark 2. p: CSI number (p = 00), g: PIM and POM number (g = 1), m: Unit number (m = 0), n: Channel number (n = 0)

Remark 3. fMCK: Serial array unit operation clock frequency

To set this operating clock, use the CKSmn bit in the serial mode register mn (SMRmn) (m: Unit number, n: Channel number (mn = 00)).

3. In simplified SPI (CSI) communications in the master mode with devices operating at same voltage levels with the internal SCKp clock

($T_A = -40$ to $+105^\circ\text{C}$, $1.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS} = 0\text{ V}$)

Item	Symbols	Conditions	HS (high-speed main) mode		LS (low-speed main) mode		LP (low-power main) mode		Unit	
			Min.	Max.	Min.	Max.	Min.	Max.		
SCKp cycle time	tkCY1	tkCY1 \geq 4/fCLK	2.7 V \leq VDD \leq 5.5 V	125		166		2000		ns
			2.4 V \leq VDD \leq 5.5 V	250		250		2000		ns
			1.8 V \leq VDD \leq 5.5 V	500		500		2000		ns
			1.6 V \leq VDD \leq 5.5 V	1000		1000		2000		ns
SCKp high-level width, low-level width	tkH1, tkL1	4.0 V \leq VDD \leq 5.5 V	tkCY1/2 -12		tkCY1/2 -21		tkCY1/2 -50		ns	
		2.7 V \leq VDD \leq 5.5 V	tkCY1/2 -18		tkCY1/2 -25		tkCY1/2 -50		ns	
		2.4 V \leq VDD \leq 5.5 V	tkCY1/2 -38		tkCY1/2 -38		tkCY1/2 -50		ns	
		1.8 V \leq VDD \leq 5.5 V	tkCY1/2 -50		tkCY1/2 -50		tkCY1/2 -50		ns	
		1.6 V \leq VDD \leq 5.5 V	tkCY1/2 -100		tkCY1/2 -100		tkCY1/2 -100		ns	
Slp setup time to the rising of SCKp Note 1	tsIK1	4.0 V \leq VDD \leq 5.5 V	44		54		110		ns	
		2.7 V \leq VDD \leq 5.5 V	44		54		110		ns	
		2.4 V \leq VDD \leq 5.5 V	75		75		110		ns	
		1.8 V \leq VDD \leq 5.5 V	110		110		110		ns	
		1.6 V \leq VDD \leq 5.5 V	220		220		220		ns	
Slp hold time from the rising of SCKp Note 1	tkSI1	1.6 V \leq VDD \leq 5.5 V	19		19		19		ns	
Delay time from the falling of SCKp to an SOp output Note 2	tkSO1	1.6 V \leq VDD \leq 5.5 V, C = 30 pF ^{Note 3}		25		25		25	ns	

Note 1. This is for when the settings are DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. When the settings are DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0, this is the setup time to or from the falling of SCKp.

Note 2. This is for when the settings are DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. When the settings are DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0, this is the delay time to the rising of SCKp.

Note 3. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the Slp pin and the normal output mode for the SOp pin and SCKp pin by using the port input mode register g (PIMg) and the port output mode register g (POMg).

Remark 1. p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), g: PIM and POM number (g = 0 to 9, 12 to 14), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

Remark 2. fMCK: Serial array unit operation clock frequency

To set this operating clock, use the CKSmn bit in the serial mode register mn (SMRmn) (m: Unit number, n: Channel number = 00 to 03, 10 to 13).

4. In simplified SPI (CSI) communications in the slave mode with devices operating at same voltage levels with the SCKp external clock

($T_A = -40$ to $+105^\circ\text{C}$, $1.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS} = 0\text{ V}$)

(1/2)

Item	Symbols	Conditions	HS (high-speed main) mode		LS (low-speed main) mode		LP (low-power main) mode		Unit	
			Min.	Max.	Min.	Max.	Min.	Max.		
SCKp cycle time Note 1	tkCY2	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	$20\text{ MHz} < f_{MCK}$	8/fMCK		8/fMCK		—		ns
			$f_{MCK} \leq 20\text{ MHz}$	6/fMCK		6/fMCK		6/fMCK		ns
		$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	$16\text{ MHz} < f_{MCK}$	8/fMCK		8/fMCK		—		ns
			$f_{MCK} \leq 16\text{ MHz}$	6/fMCK		6/fMCK		6/fMCK		ns
		$2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		6/fMCK and 500		6/fMCK and 500		6/fMCK and 500		ns
		$1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		6/fMCK and 750		6/fMCK and 750		6/fMCK and 750		ns
		$1.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		6/fMCK and 1500		6/fMCK and 1500		6/fMCK and 1500		ns
SCKp high-level width, low-level width	tkH2, tkL2	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		tkCY2/2 -7		tkCY2/2 -7		tkCY2/2 -7		ns
		$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		tkCY2/2 -8		tkCY2/2 -8		tkCY2/2 -8		ns
		$1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		tkCY2/2 -18		tkCY2/2 -18		tkCY2/2 -18		ns
		$1.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		tkCY2/2 -66		tkCY2/2 -66		tkCY2/2 -66		ns

(Notes, Caution, and Remarks are listed on the next page.)

4. In simplified SPI (CSI) communications in the slave mode with devices operating at same voltage levels with the SCKp external clock

($T_A = -40$ to $+105^\circ\text{C}$, $1.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS} = 0\text{ V}$)

(2/2)

Item	Symbols	Conditions	HS (high-speed main) mode		LS (low-speed main) mode		LP (low-power main) mode		Unit	
			Min.	Max.	Min.	Max.	Min.	Max.		
Slp setup time to the rising of SCKp Note 2	tSIK2	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		1/fMCK +20		1/fMCK +30		1/fMCK +30	ns	
		$1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		1/fMCK +30		1/fMCK +30		1/fMCK +30	ns	
		$1.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		1/fMCK +40		1/fMCK +40		1/fMCK +40	ns	
Slp hold time from the rising of SCKp Note 2	tKSI2	$1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		1/fMCK +31		1/fMCK +31		1/fMCK +31	ns	
		$1.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		1/fMCK +250		1/fMCK +250		1/fMCK +250	ns	
Delay time from the falling of SCKp to an SOp output Note 3	tKSO2	C = 30 pF Note 4	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			2/fMCK +44		2/fMCK +110	2/fMCK +110	ns
			$2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			2/fMCK +75		2/fMCK +110	2/fMCK +110	ns
			$1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			2/fMCK +110		2/fMCK +110	2/fMCK +110	ns
			$1.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			2/fMCK +220		2/fMCK +220	2/fMCK +220	ns

Note 1. Transfer rate in the SNOOZE mode is 1 Mbps at the maximum.

Note 2. This is for when the settings are DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. When the settings are DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0, this is the setup time to or from the falling of SCKp.

Note 3. This is for when the settings are DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. When the settings are DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0, this is the delay time to the rising of SCKp.

Note 4. C is the load capacitance of the SOp output line.


Caution Select the normal input buffer for the Slp pin and SCKp pin and the normal output mode for the SOp pin by using the port input mode register g (PIMg) and the port output mode register g (POMg).

Remark 1. p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), g: PIM and POM number (g = 0 to 9, 12 to 14), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)


Remark 2. fMCK: Serial array unit operation clock frequency

To set this operating clock, use the CKSmn bit in the serial mode register mn (SMRmn) (m: Unit number, n: Channel number = 00 to 03, 10 to 13).


Connection in the simplified SPI (CSI) communications with devices operating at same voltage levels



Timing of serial transfer in the simplified SPI (CSI) communications with devices operating at same voltage levels when DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1



Timing of serial transfer in the simplified SPI (CSI) communications with devices operating at same voltage levels when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0



Remark p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)

5. In simplified I²C communications with devices operating at same voltage levels(T_A = -40 to +105°C, 1.6 V ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS} = 0 V)

(1/2)

Item	Symbols	Conditions	HS (high-speed main) mode		LS (low-speed main) mode		LP (low-power main) mode		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
SCLr clock frequency	f _{SCL}	2.7 V ≤ V _{DD} ≤ 5.5 V, C _b = 50 pF, R _b = 2.7 kΩ		1000 Note 1		1000 Note 1		400 Note 1	kHz
		1.8 V ≤ V _{DD} ≤ 5.5 V, C _b = 100 pF, R _b = 3 kΩ		400 Note 1		400 Note 1		400 Note 1	kHz
		1.8 V ≤ V _{DD} < 2.7 V, C _b = 100 pF, R _b = 5 kΩ		300 Note 1		300 Note 1		300 Note 1	kHz
		1.6 V ≤ V _{DD} < 1.8 V, C _b = 100 pF, R _b = 5 kΩ		250 Note 1		250 Note 1		250 Note 1	kHz
Hold time when SCLr is low	t _{LOW}	2.7 V ≤ V _{DD} ≤ 5.5 V, C _b = 50 pF, R _b = 2.7 kΩ	475		475		1150		ns
		1.8 V ≤ V _{DD} ≤ 5.5 V, C _b = 100 pF, R _b = 3 kΩ	1150		1150		1150		ns
		1.8 V ≤ V _{DD} < 2.7 V, C _b = 100 pF, R _b = 5 kΩ	1550		1550		1550		ns
		1.6 V ≤ V _{DD} < 1.8 V, C _b = 100 pF, R _b = 5 kΩ	1850		1850		1850		ns
Hold time when SCLr is high	t _{HIGH}	2.7 V ≤ V _{DD} ≤ 5.5 V, C _b = 50 pF, R _b = 2.7 kΩ	475		475		1150		ns
		1.8 V ≤ V _{DD} ≤ 5.5 V, C _b = 100 pF, R _b = 3 kΩ	1150		1150		1150		ns
		1.8 V ≤ V _{DD} < 2.7 V, C _b = 100 pF, R _b = 5 kΩ	1550		1550		1550		ns
		1.6 V ≤ V _{DD} < 1.8 V, C _b = 100 pF, R _b = 5 kΩ	1850		1850		1850		ns

(Notes and Caution are listed on the next page, and Remarks are listed on page 87.)

5. In simplified I²C communications with devices operating at same voltage levels(T_A = -40 to +105°C, 1.6 V ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS} = 0 V)

(2/2)


Item	Symbols	Conditions	HS (high-speed main) mode		LS (low-speed main) mode		LP (low-power main) mode		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
Data setup time (reception)	tsu:DAT	2.7 V ≤ V _{DD} ≤ 5.5 V, C _b = 50 pF, R _b = 2.7 kΩ	1/f _{MCK} +85 Note 2		1/f _{MCK} +85 Note 2		1/f _{MCK} +145 Note 2		ns
		1.8 V ≤ V _{DD} ≤ 5.5 V, C _b = 100 pF, R _b = 3 kΩ	1/f _{MCK} +145 Note 2		1/f _{MCK} +145 Note 2		1/f _{MCK} +145 Note 2		ns
		1.8 V ≤ V _{DD} < 2.7 V, C _b = 100 pF, R _b = 5 kΩ	1/f _{MCK} +230 Note 2		1/f _{MCK} +230 Note 2		1/f _{MCK} +230 Note 2		ns
		1.6 V ≤ V _{DD} < 1.8 V, C _b = 100 pF, R _b = 5 kΩ	1/f _{MCK} +290 Note 2		1/f _{MCK} +290 Note 2		1/f _{MCK} +290 Note 2		ns
Data hold time (transmission)	t _{HD} :DAT	2.7 V ≤ V _{DD} ≤ 5.5 V, C _b = 50 pF, R _b = 2.7 kΩ	0	305	0	305	0	305	ns
		1.8 V ≤ V _{DD} ≤ 5.5 V, C _b = 100 pF, R _b = 3 kΩ	0	355	0	355	0	355	ns
		1.8 V ≤ V _{DD} < 2.7 V, C _b = 100 pF, R _b = 5 kΩ	0	405	0	405	0	405	ns
		1.6 V ≤ V _{DD} < 1.8 V, C _b = 100 pF, R _b = 5 kΩ	0	405	0	405	0	405	ns

Note 1. The listed times must be no greater than f_{MCK}/4.**Note 2.** Set f_{MCK} so that it will not exceed the hold time when SCLr is low or high.


Caution Select the normal input buffer and N-ch open-drain output (withstand voltage of V_{DD}) mode for the SDAr pin, and normal output mode for the SCLr pin by using the port input mode register g (PIMg) and port output mode register h (POMh).

(Remarks are listed on the next page.)

Connection in the simplified I²C communications with devices operating at same voltage levels



Timing of serial transfer in the simplified I²C communications with devices operating at same voltage levels



- Remark 1.** R_b[Ω]: Communication line (SDAr) pull-up resistance, C_b[F]: Communication line (SDAr, SCLr) load capacitance
- Remark 2.** r: IIC number (r = 00, 01, 10, 11, 20, 21, 30, 31), g: PIM number (g = 0 to 9, 12, 14), h: POM number (h = 0 to 9, 12 to 14)
- Remark 3.** f_{MCK}: Operation clock frequency of the serial array unit
To set this operating clock, use the CKSmn bit in the SMRmn register (m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)).

6. In UART communications with devices operating at different voltage levels (1.8 V, 2.5 V, 3 V)

(TA = -40 to +105°C, 1.8 V ≤ VDD ≤ 5.5 V, VSS = EVSS = 0 V)

(1/2)

Item	Symbols	Conditions	HS (high-speed main) mode		LS (low-speed main) mode		LP (low-power main) mode		Unit		
			Min.	Max.	Min.	Max.	Min.	Max.			
Transfer rate		Reception	4.0 V ≤ VDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V			fMCK/6 Note 1		fMCK/6 Note 1		fMCK/6 Note 1	bps
			Theoretical value of the maximum transfer rate fMCK = fCLK Note 2			5.3		4		0.33	Mbps
			2.7 V ≤ VDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V			fMCK/6 Note 1		fMCK/6 Note 1		fMCK/6 Note 1	bps
			Theoretical value of the maximum transfer rate fMCK = fCLK Note 2			5.3		4		0.33	Mbps
			1.8 V ≤ VDD < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V			fMCK/6 Notes 1, 3		fMCK/6 Notes 1, 3		fMCK/6 Notes 1, 3	bps
			Theoretical value of the maximum transfer rate fMCK = fCLK Note 2			5.3		4		0.33	Mbps

Note 1. Transfer rate in the SNOOZE mode is within the range from 4800 to 9600 bps.

Note 2. The maximum operating frequencies of the CPU/peripheral hardware clock (fCLK) are:

HS (high-speed main) mode : 32 MHz (1.8 V ≤ VDD ≤ 5.5 V)

4 MHz (1.6 V ≤ VDD ≤ 5.5 V)

LS (low-speed main) mode : 24 MHz (1.8 V ≤ VDD ≤ 5.5 V)

4 MHz (1.6 V ≤ VDD ≤ 5.5 V)

LP (low-power main) mode : 2 MHz (1.6 V ≤ VDD ≤ 5.5 V)

Note 3. Use this rate with EVDD0 ≥ Vb.

Caution Select the TTL input buffer for the RxDq pin, and the N-ch open-drain output (withstand voltage of VDD) mode for the TxDq pin by using the port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with the TTL input buffer selected.

Remark 1. Vb[V]: Communication line voltage

Remark 2. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0 to 9, 12 to 14)

Remark 3. fMCK: Serial array unit operation clock frequency

To set this operating clock, use the CKSmn bit in the serial mode register mn (SMRmn) (m: Unit number, n: Channel number = 00 to 03, 10 to 13).

6. In UART communications with devices operating at different voltage levels (1.8 V, 2.5 V, 3 V)

(TA = -40 to +105°C, 1.8 V ≤ VDD ≤ 5.5 V, VSS = EVSS = 0 V)

(2/2)

Item	Symbols	Conditions	HS (high-speed main) mode		LS (low-speed main) mode		LP (low-power main) mode		Unit		
			Min.	Max.	Min.	Max.	Min.	Max.			
Transfer rate		Transmission	4.0 V ≤ VDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V			Note 1		Note 1		Note 1	bps
			Theoretical value of the maximum transfer rate Cb = 50 pF, Rb = 1.4 kΩ, Vb = 2.7 V			2.8Note 2		2.8Note 2		2.8Note 2	Mbps
			2.7 V ≤ VDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V			Note 3		Note 3		Note 3	bps
			Theoretical value of the maximum transfer rate Cb = 50 pF, Rb = 2.7 kΩ, Vb = 2.3 V			1.2Note 4		1.2Note 4		1.2Note 4	Mbps
			1.8 V ≤ VDD < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V			Notes 5, 6		Notes 5, 6		Notes 5, 6	bps
			Theoretical value of the maximum transfer rate Cb = 50 pF, Rb = 5.5 kΩ, Vb = 1.6 V			0.43 Note 7		0.43 Note 7		0.43 Note 7	Mbps

Note 1. The smaller maximum transfer rate derived by using fmCK/6 or the following expression is the valid maximum transfer rate. Expression for calculating the transfer rate when 4.0 V ≤ VDD ≤ 5.5 V and 2.7 V ≤ Vb ≤ 4.0 V

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln(1 - \frac{2.2}{V_b})\} \times 3} \text{ [bps]}$$

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.2}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \text{ [%]}$$

* This value is the theoretical value of the relative difference between the transmission and reception sides.

Note 2. This rate is calculated as an example when the conditions described in the Conditions column are met. See **Note 1** above to calculate the maximum transfer rate under conditions of the customer.

(Notes and Caution continue in the next page.)

Note 3. The smaller maximum transfer rate derived by using $f_{MCK}/6$ or the following expression is the valid maximum transfer rate. Expression for calculating the transfer rate when $2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$ and $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\} \times 3} \text{ [bps]}$$

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \text{ [%]}$$

* This value is the theoretical value of the relative difference between the transmission and reception sides.

Note 4. This rate is calculated as an example when the conditions described in the Conditions column are met. See **Note 3** above to calculate the maximum transfer rate under conditions of the customer.

Note 5. Use this rate with $V_{DD} \geq V_b$.

Note 6. The smaller maximum transfer rate derived by using $f_{MCK}/6$ or the following expression is the valid maximum transfer rate. Expression for calculating the transfer rate when $1.8\text{ V} \leq V_{DD} < 3.3\text{ V}$ and $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\} \times 3} \text{ [bps]}$$


$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \text{ [%]}$$

* This value is the theoretical value of the relative difference between the transmission and reception sides.


Note 7. This rate is calculated as an example when the conditions described in the Conditions column are met. See **Note 6** above to calculate the maximum transfer rate under conditions of the customer.

Caution Select the TTL input buffer for the RxDq pin, and the N-ch open-drain output (withstand voltage of V_{DD}) mode for the TxDq pin by using the port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL} , see the DC characteristics with the TTL input buffer selected.

In UART communications with devices operating at different voltage levels



Bit width in the UART communications with devices operating at different voltage levels (reference)



Remark 1. $R_b[\Omega]$: Communication line (TxDq) pull-up resistance, $C_b[F]$: Communication line (TxDq) load capacitance, $V_b[V]$: Communication line voltage

Remark 2. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0 to 9, 12 to 14)

Remark 3. f_{MCK} : Serial array unit operation clock frequency

To set this operating clock, use the CKSmn bit in the serial mode register mn (SMRmn) (m: Unit number, n: Channel number = 00 to 03, 10 to 13).

7. In simplified SPI (CSI) communications in the master mode with devices operating at different voltage levels (2.5 V or 3 V) with the internal SCKp clock (the ratings below are only applicable to CSI00)

($T_A = -40$ to $+105^\circ\text{C}$, $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS} = 0\text{ V}$)

(1/2)

Item	Symbols	Conditions	HS (high-speed main) mode		LS (low-speed main) mode		LP (low-power main) mode		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
SCKp cycle time	tkCY1	tkCY1 $\geq 2/f_{CLK}$ 4.0 V $\leq V_{DD} \leq 5.5\text{ V}$, 2.7 V $\leq V_b \leq 4.0\text{ V}$, Cb = 20 pF, Rb = 1.4 k Ω	200		200		2300		ns
		2.7 V $\leq V_{DD} < 4.0\text{ V}$, 2.3 V $\leq V_b \leq 2.7\text{ V}$, Cb = 20 pF, Rb = 2.7 k Ω	300		300		2300		ns
SCKp high-level width	tkH1	4.0 V $\leq V_{DD} \leq 5.5\text{ V}$, 2.7 V $\leq V_b \leq 4.0\text{ V}$, Cb = 20 pF, Rb = 1.4 k Ω	tkCY1/2 -50		tkCY1/2 -50		tkCY1/2 -50		ns
		2.7 V $\leq V_{DD} < 4.0\text{ V}$, 2.3 V $\leq V_b \leq 2.7\text{ V}$, Cb = 20 pF, Rb = 2.7 k Ω	tkCY1/2 -120		tkCY1/2 -120		tkCY1/2 -120		ns
SCKp low-level width	tkL1	4.0 V $\leq V_{DD} \leq 5.5\text{ V}$, 2.7 V $\leq V_b \leq 4.0\text{ V}$, Cb = 20 pF, Rb = 1.4 k Ω	tkCY1/2 -7		tkCY1/2 -7		tkCY1/2 -50		ns
		2.7 V $\leq V_{DD} < 4.0\text{ V}$, 2.3 V $\leq V_b \leq 2.7\text{ V}$, Cb = 20 pF, Rb = 2.7 k Ω	tkCY1/2 -10		tkCY1/2 -10		tkCY1/2 -50		ns
Slp setup time to the rising of SCKp Note 1	tsIK1	4.0 V $\leq V_{DD} \leq 5.5\text{ V}$, 2.7 V $\leq V_b \leq 4.0\text{ V}$, Cb = 20 pF, Rb = 1.4 k Ω	58		58		479		ns
		2.7 V $\leq V_{DD} < 4.0\text{ V}$, 2.3 V $\leq V_b \leq 2.7\text{ V}$, Cb = 20 pF, Rb = 2.7 k Ω	121		121		479		ns
Slp hold time from the rising of SCKp Note 1	tkSI1	4.0 V $\leq V_{DD} \leq 5.5\text{ V}$, 2.7 V $\leq V_b \leq 4.0\text{ V}$, Cb = 20 pF, Rb = 1.4 k Ω	10		10		10		ns
		2.7 V $\leq V_{DD} < 4.0\text{ V}$, 2.3 V $\leq V_b \leq 2.7\text{ V}$, Cb = 20 pF, Rb = 2.7 k Ω	10		10		10		ns
Delay time from the falling of SCKp to an SOp output Note 1	tkSO1	4.0 V $\leq V_{DD} \leq 5.5\text{ V}$, 2.7 V $\leq V_b \leq 4.0\text{ V}$, Cb = 20 pF, Rb = 1.4 k Ω		60		60		60	ns
		2.7 V $\leq V_{DD} < 4.0\text{ V}$, 2.3 V $\leq V_b \leq 2.7\text{ V}$, Cb = 20 pF, Rb = 2.7 k Ω		130		130		130	ns

(Notes, Caution, and Remarks are listed on the next page.)

7. In simplified SPI (CSI) communications in the master mode with devices operating at different voltage levels (2.5 V or 3 V) with the internal SCKp clock (the ratings below are only applicable to CSI00)

($T_A = -40$ to $+105^\circ\text{C}$, $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS} = 0\text{ V}$)

(2/2)

Item	Symbols	Conditions	HS (high-speed main) mode		LS (low-speed main) mode		LP (low-power main) mode		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
Slp setup time to the falling of SCKp ^{Note 2}	tSIK1	4.0 V \leq V _{DD} \leq 5.5 V, 2.7 V \leq V _b \leq 4.0 V, C _b = 20 pF, R _b = 1.4 k Ω	23		23		110		ns
		2.7 V \leq V _{DD} < 4.0 V, 2.3 V \leq V _b \leq 2.7 V, C _b = 20 pF, R _b = 2.7 k Ω	33		33		110		ns
Slp hold time from the falling of SCKp ^{Note 2}	tKS1	4.0 V \leq V _{DD} \leq 5.5 V, 2.7 V \leq V _b \leq 4.0 V, C _b = 20 pF, R _b = 1.4 k Ω	10		10		10		ns
		2.7 V \leq V _{DD} < 4.0 V, 2.3 V \leq V _b \leq 2.7 V, C _b = 20 pF, R _b = 2.7 k Ω	10		10		10		ns
Delay time from the rising of SCKp to an SOp output ^{Note 2}	tKSO1	4.0 V \leq V _{DD} \leq 5.5 V, 2.7 V \leq V _b \leq 4.0 V, C _b = 20 pF, R _b = 1.4 k Ω		10		10		10	ns
		2.7 V \leq V _{DD} < 4.0 V, 2.3 V \leq V _b \leq 2.7 V, C _b = 20 pF, R _b = 2.7 k Ω		10		10		10	ns

Note 1. This setting applies when DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

Note 2. This setting applies when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the Slp pin, and the N-ch open-drain output (withstand voltage of V_{DD}) mode for the SOp and SCKp pins by using the port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with the TTL input buffer selected.

Remark 1. R_b[Ω]: Communication line (SCKp, SOp) pull-up resistance, C_b[F]: Communication line (SCKp, SOp) load capacitance, V_b[V]: Communication line voltage

Remark 2. p: CSI number (p = 00), g: PIM and POM number (g = 1), m: Unit number (m = 0), n: Channel number (n = 0)

Remark 3. f_{MCK}: Serial array unit operation clock frequency

To set this operating clock, use the CKS_{mn} bit in the serial mode register mn (SMR_{mn}) (m: Unit number, n: Channel number = 00).

Remark 4. The listed times are only valid when the peripheral I/O redirect function of CSI00 is not in use.

8. In simplified SPI (CSI) communications in the master mode with devices operating at different voltage levels (1.8 V, 2.5 V, or 3 V) with the internal SCKp clock

(TA = -40 to +105°C, 1.8 V ≤ VDD ≤ 5.5 V, VSS = EVSS = 0 V)

(1/3)

Item	Symbols	Conditions	HS (high-speed main) mode		LS (low-speed main) mode		LP (low-power main) mode		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
SCKp cycle time	tkCY1	tkCY1 ≥ 4/fCLK 4.0 V ≤ VDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 30 pF, Rb = 1.4 kΩ	300		300		2300		ns
			500		500		2300		ns
			1150		1150		2300		ns
SCKp high-level width	tkH1	4.0 V ≤ VDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 30 pF, Rb = 1.4 kΩ	tkCY1/2 -75		tkCY1/2 -75		tkCY1/2 -75		ns
			tkCY1/2 -170		tkCY1/2 -170		tkCY1/2 -170		ns
			tkCY1/2 -458		tkCY1/2 -458		tkCY1/2 -458		ns
SCKp low-level width	tkL1	4.0 V ≤ VDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 30 pF, Rb = 1.4 kΩ	tkCY1/2 -12		tkCY1/2 -12		tkCY1/2 -50		ns
			tkCY1/2 -18		tkCY1/2 -18		tkCY1/2 -50		ns
			tkCY1/2 -50		tkCY1/2 -50		tkCY1/2 -50		ns

Note Use this rate with VDD ≥ Vb.

Caution Select the TTL input buffer for the SIp pin, and the N-ch open-drain output (withstand voltage of VDD) mode for the SOp and SCKp pins by using the port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with the TTL input buffer selected.

(Remarks are listed on page 97.)

8. In simplified SPI (CSI) communications in the master mode with devices operating at different voltage levels (1.8 V, 2.5 V, or 3 V) with the internal SCKp clock

($T_A = -40$ to $+105^\circ\text{C}$, $1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS} = 0\text{ V}$)

(2/3)

Item	Symbols	Conditions	HS (high-speed main) mode		LS (low-speed main) mode		LP (low-power main) mode		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
Slp setup time to the rising of SCKp ^{Note 1}	tSIK1	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$, $C_b = 30\text{ pF}$, $R_b = 1.4\text{ k}\Omega$	81		81		479		ns
		$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$, $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$, $C_b = 30\text{ pF}$, $R_b = 2.7\text{ k}\Omega$	177		177		479		ns
		$1.8\text{ V} \leq V_{DD} < 3.3\text{ V}$, $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ ^{Note 2} , $C_b = 30\text{ pF}$, $R_b = 5.5\text{ k}\Omega$	479		479		479		ns
Slp hold time from the rising of SCKp ^{Note 1}	tSIK1	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$, $C_b = 30\text{ pF}$, $R_b = 1.4\text{ k}\Omega$	19		19		19		ns
		$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$, $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$, $C_b = 30\text{ pF}$, $R_b = 2.7\text{ k}\Omega$	19		19		19		ns
		$1.8\text{ V} \leq V_{DD} < 3.3\text{ V}$, $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ ^{Note 2} , $C_b = 30\text{ pF}$, $R_b = 5.5\text{ k}\Omega$	19		19		19		ns
Delay time from the falling of SCKp to an SOp output ^{Note 1}	tKSO1	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$, $C_b = 30\text{ pF}$, $R_b = 1.4\text{ k}\Omega$		100		100		100	ns
		$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$, $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$, $C_b = 30\text{ pF}$, $R_b = 2.7\text{ k}\Omega$		195		195		195	ns
		$1.8\text{ V} \leq V_{DD} < 3.3\text{ V}$, $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ ^{Note 2} , $C_b = 30\text{ pF}$, $R_b = 5.5\text{ k}\Omega$		483		483		483	ns

Note 1. This setting applies when DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

Note 2. Use this value with $V_{DD} \geq V_b$.

Caution Select the TTL input buffer for the Slp pin, and the N-ch open-drain output (withstand voltage of V_{DD}) mode for the SOp and SCKp pins by using the port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with the TTL input buffer selected.

(Remarks are listed on page 97.)

8. In simplified SPI (CSI) communications in the master mode with devices operating at different voltage levels (1.8 V, 2.5 V, or 3 V) with the internal SCKp clock

($T_A = -40$ to $+105^\circ\text{C}$, $1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS} = 0\text{ V}$)

(3/3)

Item	Symbols	Conditions	HS (high-speed main) mode		LS (low-speed main) mode		LP (low-power main) mode		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
Slp setup time to the falling of SCKp ^{Note 1}	tSIK1	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$, $C_b = 30\text{ pF}$, $R_b = 1.4\text{ k}\Omega$	44		44		110		ns
		$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$, $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$, $C_b = 30\text{ pF}$, $R_b = 2.7\text{ k}\Omega$	44		44		110		ns
		$1.8\text{ V} \leq V_{DD} < 3.3\text{ V}$, $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ ^{Note 2} , $C_b = 30\text{ pF}$, $R_b = 5.5\text{ k}\Omega$	110		110		110		ns
Slp hold time from the falling of SCKp ^{Note 1}	tSIK1	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$, $C_b = 30\text{ pF}$, $R_b = 1.4\text{ k}\Omega$	19		19		19		ns
		$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$, $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$, $C_b = 30\text{ pF}$, $R_b = 2.7\text{ k}\Omega$	19		19		19		ns
		$1.8\text{ V} \leq V_{DD} < 3.3\text{ V}$, $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ ^{Note 2} , $C_b = 30\text{ pF}$, $R_b = 5.5\text{ k}\Omega$	19		19		19		ns
Delay time from the rising of SCKp to an SOp output ^{Note 1}	tKSO1	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$, $C_b = 30\text{ pF}$, $R_b = 1.4\text{ k}\Omega$		25		25		25	ns
		$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$, $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$, $C_b = 30\text{ pF}$, $R_b = 2.7\text{ k}\Omega$		25		25		25	ns
		$1.8\text{ V} \leq V_{DD} < 3.3\text{ V}$, $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ ^{Note 2} , $C_b = 30\text{ pF}$, $R_b = 5.5\text{ k}\Omega$		25		25		25	ns


Note 1. This setting applies when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 2. Use this value with $V_{DD} \geq V_b$.

Caution Select the TTL input buffer for the Slp pin, and the N-ch open-drain output (withstand voltage of V_{DD}) mode for the SOp and SCKp pins by using the port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL} , see the DC characteristics with the TTL input buffer selected.

(Remarks are listed on the next page.)

Connection in the simplified SPI (CSI) communications with devices operating at different voltage levels




Remark 1. $R_b[\Omega]$: Communication line (SCKp, SOp) pull-up resistance, $C_b[F]$: Communication line (SCKp, SOp) load capacitance, $V_b[V]$: Communication line voltage


Remark 2. p: CSI number (p = 00, 01, 10, 20, 30, 31), g: PIM and POM number (g = 0 to 9, 12 to 14), m: Unit number, n: Channel number (mn = 00 to 02, 10, 12, 13)

Remark 3. f_{MCK}: Serial array unit operation clock frequency
 To set this operating clock, use the CKSmn bit in the serial mode register mn (SMRmn) (m: Unit number, n: Channel number = 00).

Timing of serial transfer in the simplified SPI (CSI) communications in the master mode with devices operating at different voltage levels when DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1



Timing of serial transfer in the simplified SPI (CSI) communications in the master mode with devices operating at different voltage levels when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0



Remark p: CSI number (p = 00, 01, 10, 20, 30, 31), g: PIM and POM number (g = 0 to 9, 12 to 14), m: Unit number, n: Channel number (mn = 00 to 02, 10, 12, 13)

9. In simplified SPI (CSI) communications in the slave mode with devices operating at different voltage levels (1.8 V, 2.5 V, or 3 V) with the external SCKp clock

(TA = -40 to +105°C, 1.8 V ≤ VDD ≤ 5.5 V, VSS = EVSS = 0 V)

(1/2)

Item	Symbols	Conditions	HS (high-speed main) mode		LS (low-speed main) mode		LP (low-power main) mode		Unit	
			Min.	Max.	Min.	Max.	Min.	Max.		
SCKp cycle time Note 1	tkCY2	4.0 V ≤ VDD ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V	24 MHz < fMCK	14/fMCK		—		—	ns	
			20 MHz < fMCK ≤ 24 MHz	12/fMCK		12/fMCK		—	ns	
			8 MHz < fMCK ≤ 20 MHz	10/fMCK		10/fMCK		—	ns	
			4 MHz < fMCK ≤ 8 MHz	8/fMCK		8/fMCK		—	ns	
			fMCK ≤ 4 MHz	6/fMCK		6/fMCK		10/fMCK	ns	
		2.7 V ≤ VDD < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V	24 MHz < fMCK	20/fMCK		—		—	ns	
			20 MHz < fMCK ≤ 24 MHz	16/fMCK		16/fMCK		—	ns	
			16 MHz < fMCK ≤ 20 MHz	14/fMCK		14/fMCK		—	ns	
			8 MHz < fMCK ≤ 16 MHz	12/fMCK		12/fMCK		—	ns	
			4 MHz < fMCK ≤ 8 MHz	8/fMCK		8/fMCK		—	ns	
		1.8 V ≤ VDD < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V Note 2	24 MHz < fMCK	48/fMCK		—		—	ns	
			20 MHz < fMCK ≤ 24 MHz	36/fMCK		36/fMCK		—	ns	
			16 MHz < fMCK ≤ 20 MHz	32/fMCK		32/fMCK		—	ns	
			8 MHz < fMCK ≤ 16 MHz	26/fMCK		26/fMCK		—	ns	
			4 MHz < fMCK ≤ 8 MHz	16/fMCK		16/fMCK		—	ns	
				fMCK ≤ 4 MHz	10/fMCK		10/fMCK		10/fMCK	ns

(Notes and Caution are listed on the next page, and Remarks are listed on page 101.)

9. In simplified SPI (CSI) communications in the slave mode with devices operating at different voltage levels (1.8 V, 2.5 V, or 3 V) with the external SCKp clock

($T_A = -40$ to $+105^\circ\text{C}$, $1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS} = 0\text{ V}$)

(2/2)

Item	Symbols	Conditions	HS (high-speed main) mode		LS (low-speed main) mode		LP (low-power main) mode		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
SCKp high-/low-level width	tkH2, tkL2	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$	tkCY2/2 -12		tkCY2/2 -12		tkCY2/2 -50		ns
		$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$, $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$	tkCY2/2 -18		tkCY2/2 -18		tkCY2/2 -50		ns
		$1.8\text{ V} \leq V_{DD} < 3.3\text{ V}$, $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ Note 2	tkCY2/2 -50		tkCY2/2 -50		tkCY2/2 -50		ns
Slp setup time to the rising of SCKp Note 3	tSIK2	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$	1/fMCK +20		1/fMCK +20		1/fMCK +30		ns
		$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$, $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$	1/fMCK +20		1/fMCK +20		1/fMCK +30		ns
		$1.8\text{ V} \leq V_{DD} < 3.3\text{ V}$, $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ Note 2	1/fMCK +30		1/fMCK +30		1/fMCK +30		ns
Slp hold time from the rising of SCKp Note 3	tKSI2		1/fMCK +31		1/fMCK +31		1/fMCK +31		ns
Delay time from the falling of SCKp to an SOp output Note 4	tkSO2	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$, $C_b = 30\text{ pF}$, $R_b = 1.4\text{ k}\Omega$		2/fMCK +120		2/fMCK +120		2/fMCK +573	ns
		$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$, $2.3\text{ V} \leq V_b \leq 2.7\text{ V}$, $C_b = 30\text{ pF}$, $R_b = 2.7\text{ k}\Omega$		2/fMCK +214		2/fMCK +214		2/fMCK +573	ns
		$1.8\text{ V} \leq V_{DD} < 3.3\text{ V}$, $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$ Note 2 , $C_b = 30\text{ pF}$, $R_b = 5.5\text{ k}\Omega$		2/fMCK +573		2/fMCK +573		2/fMCK +573	ns

Note 1. Transfer rate in the SNOOZE mode: 1 Mbps (max.)

Note 2. Use this rate with $V_{DD} \geq V_b$.


Note 3. This is for when the settings are DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. When the settings are DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0, this is the setup time to or from the falling of SCKp.

Note 4. This is for when the settings are DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. When the settings are DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0, this is the delay time to the rising of SCKp.

Caution Select the TTL input buffer for the Slp and SCKp pins, and the N-ch open-drain output (withstand voltage of V_{DD}) mode for the SOp pin by using the port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL} , see the DC characteristics with the TTL input buffer selected.


(Remarks are listed on the next page.)

Connection in the simplified SPI (CSI) communications with devices operating at different voltage levels




- Remark 1.** $R_b[\Omega]$: Communication line (SO_p) pull-up resistance, $C_b[F]$: Communication line (SO_p) load capacitance, $V_b[V]$: Communication line voltage
- Remark 2.** p: CSI number (p = 00, 01, 10, 20, 30, 31), g: PIM and POM number (g = 0 to 9, 12 to 14), m: Unit number, n: Channel number (mn = 00 to 02, 10, 12, 13)
- Remark 3.** f_{MCK}: Serial array unit operation clock frequency
To set this operating clock, use the CKSMn bit in the serial mode register mn (SMRmn) (m: Unit number, n: Channel number = 00, 01, 02, 10, 12 and 13).

Timing of serial transfer in the simplified SPI (CSI) communications in the slave mode with devices operating at different voltage levels when DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1



Timing of serial transfer in the simplified SPI (CSI) communications in the slave mode with devices operating at different voltage levels when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0



Remark p: CSI number (p = 00, 01, 10, 20, 30, 31), g: PIM and POM number (g = 0 to 9, 12 to 14), m: Unit number, n: Channel number (mn = 00 to 02, 10, 12, 13)

10. Simplified I²C communications with devices operating at different voltage levels (1.8 V, 2.5 V, or 3 V)(T_A = -40 to +105°C, 1.8 V ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS} = 0 V)

(1/2)

Item	Symbols	Conditions	HS (high-speed main) mode		LS (low-speed main) mode		LP (low-power main) mode		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
SCLr clock frequency	f _{SCL}	4.0 V ≤ V _{DD} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 50 pF, R _b = 2.7 kΩ		1000 Note 1		1000 Note 1		300 Note 1	kHz
		2.7 V ≤ V _{DD} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 50 pF, R _b = 2.7 kΩ		1000 Note 1		1000 Note 1		300 Note 1	kHz
		4.0 V ≤ V _{DD} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 100 pF, R _b = 2.8 kΩ		400 Note 1		400 Note 1		300 Note 1	kHz
		2.7 V ≤ V _{DD} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 100 pF, R _b = 2.7 kΩ		400 Note 1		400 Note 1		300 Note 1	kHz
		1.8 V ≤ V _{DD} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V ^{Note 2} , C _b = 100 pF, R _b = 5.5 kΩ		300 Note 1		300 Note 1		300 Note 1	kHz
Hold time when SCLr is low	t _{LOW}	4.0 V ≤ V _{DD} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 50 pF, R _b = 2.7 kΩ	475		475		1550		ns
		2.7 V ≤ V _{DD} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 50 pF, R _b = 2.7 kΩ	475		475		1550		ns
		4.0 V ≤ V _{DD} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 100 pF, R _b = 2.8 kΩ	1150		1550		1550		ns
		2.7 V ≤ V _{DD} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 100 pF, R _b = 2.7 kΩ	1150		1550		1550		ns
		1.8 V ≤ V _{DD} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V ^{Note 2} , C _b = 100 pF, R _b = 5.5 kΩ	1550		1550		1550		ns
Hold time when SCLr is high	t _{HIGH}	4.0 V ≤ V _{DD} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 50 pF, R _b = 2.7 kΩ	245		245		610		ns
		2.7 V ≤ V _{DD} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 50 pF, R _b = 2.7 kΩ	200		200		610		ns
		4.0 V ≤ V _{DD} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 100 pF, R _b = 2.8 kΩ	675		675		610		ns
		2.7 V ≤ V _{DD} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 100 pF, R _b = 2.7 kΩ	600		600		610		ns
		1.8 V ≤ V _{DD} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V ^{Note 2} , C _b = 100 pF, R _b = 5.5 kΩ	610		610		610		ns

10. Simplified I²C communications with devices operating at different voltage levels (1.8 V, 2.5 V, and 3 V)(T_A = -40 to +105°C, 1.8 V ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS} = 0 V)

(2/2)


Item	Symbols	Conditions	HS (high-speed main) mode		LS (low-speed main) mode		LP (low-power main) mode		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
Data setup time (reception)	tsu:DAT	4.0 V ≤ V _{DD} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 50 pF, R _b = 2.7 kΩ	1/f _{MCK} +135 Note 3		1/f _{MCK} +135 Note 3		1/f _{MCK} +190 Note 3		ns
		2.7 V ≤ V _{DD} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 50 pF, R _b = 2.7 kΩ	1/f _{MCK} +135 Note 3		1/f _{MCK} +135 Note 3		1/f _{MCK} +190 Note 3		ns
		4.0 V ≤ V _{DD} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 100 pF, R _b = 2.8 kΩ	1/f _{MCK} +190 Note 3		1/f _{MCK} +190 Note 3		1/f _{MCK} +190 Note 3		ns
		2.7 V ≤ V _{DD} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 100 pF, R _b = 2.7 kΩ	1/f _{MCK} +190 Note 3		1/f _{MCK} +190 Note 3		1/f _{MCK} +190 Note 3		ns
		1.8 V ≤ V _{DD} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V ^{Note 2} , C _b = 100 pF, R _b = 5.5 kΩ	1/f _{MCK} +190 Note 3		1/f _{MCK} +190 Note 3		1/f _{MCK} +190 Note 3		ns
Data hold time (transmission)	t _{HD} :DAT	4.0 V ≤ V _{DD} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 50 pF, R _b = 2.7 kΩ	0	305	0	305	0	305	ns
		2.7 V ≤ V _{DD} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 50 pF, R _b = 2.7 kΩ	0	305	0	305	0	305	ns
		4.0 V ≤ V _{DD} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 100 pF, R _b = 2.8 kΩ	0	355	0	355	0	355	ns
		2.7 V ≤ V _{DD} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 100 pF, R _b = 2.7 kΩ	0	355	0	355	0	355	ns
		1.8 V ≤ V _{DD} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V ^{Note 2} , C _b = 100 pF, R _b = 5.5 kΩ	0	405	0	405	0	405	ns

Note 1. The listed times must be no greater than f_{MCK}/4.**Note 2.** Use this rate with V_{DD} ≥ V_b.**Note 3.** Set f_{MCK} so that it will not exceed the hold time when SCL_r is low or high.


Caution Select the TTL input buffer and N-ch open-drain output (withstand voltage of V_{DD}) mode for the SDA_r pin, and the N-ch open-drain output (withstand voltage of V_{DD}) mode for the SCL_r pin by using the port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

Connection in the I²C communications with devices operating at different voltage levels



Timing of serial transfer in the simplified I²C communications with devices operating at different voltage levels



Remark 1. $R_b[\Omega]$: Communication line (SDAr, SCLr) pull-up resistance, $C_b[F]$: Communication line (SDAr, SCLr) load capacitance, $V_b[V]$: Communication line voltage

Remark 2. r: IIC number (r = 00, 01, 10, 20, 30, 31), g: PIM and POM number (g = 0 to 9, 12 to 14)

Remark 3. f_{MCK} : Serial array unit operation clock frequency

To set this operating clock, use the CKSmn bit in the SMRmn register (m: Unit number, n: Channel number (mn = 00 to 02, 10, 12, 13)).

2.5.2 Serial interface UARTA

(TA = -40 to +105°C, 1.6 V ≤ VDD ≤ 5.5 V, VSS = EVSS = 0 V)

Item	Symbols	Conditions	Min.	Typ.	Max.	Unit
Transfer rate			200	0	153600	bps

Caution Select the normal input buffer for the RxDAq pin, and the normal output mode for the TxDAq pin by using the port input mode register g (PIMg) and port output mode register h (POMh).

Remark 1. g: PIM number (g = 1, 2, 4, 5, 8, 14), h: POM number (h= 0 to 2, 4 to 6, 8, 13, 14)

Remark 2. q = 0 to 3

2.5.3 Serial interface IICA

1. I²C standard mode

(T_A = -40 to +105°C, 1.6 V ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS} = 0 V)

Item	Symbols	Conditions	Min.	Typ.	Max.	Unit
SCLA0 clock frequency	fSCL	Standard mode: fCLK ≥ 1 MHz	0		100	kHz
Setup time of restart condition	tSU:STA		4.7			μs
Hold time ^{Note 1}	tHD:STA		4.0			μs
Hold time when SCLA0 is low	tLOW		4.7			μs
Hold time when SCLA0 is high	tHIGH		4.0			μs
Data setup time (reception)	tSU:DAT		250			ns
Data hold time (transmission) ^{Note 2}	tHD:DAT		0		3.45	μs
Setup time of stop condition	tSU:STO		4.0			μs
Bus-free time	tBUF		4.7			μs

Note 1. The first clock pulse is generated after this period when the start or restart condition is detected.

Note 2. The maximum value of tHD:DAT applies to normal transfer. The clock stretching will be inserted on reception of an acknowledgment (ACK) signal.

Remark 1. The maximum value of communication line capacitance (C_b) and communication line pull-up resistor (R_b) are as follows.

$$C_b = 400 \text{ pF}, R_b = 2.7 \text{ k}\Omega$$

Remark 2. n = 0, 1

2. I²C fast mode

(TA = -40 to +105°C, 1.6 V ≤ VDD ≤ 5.5 V, VSS = EVSS = 0 V)

Item	Symbols	Conditions	Min.	Typ.	Max.	Unit
SCLAn clock frequency	fSCL	Fast mode: fCLK ≥ 3.5 MHz 1.8 V ≤ VDD ≤ 5.5 V	0		400	kHz
Setup time of restart condition	tSU:STA	1.8 V ≤ VDD ≤ 5.5 V	0.6			μs
Hold time ^{Note 1}	tHD:STA	1.8 V ≤ VDD ≤ 5.5 V	0.6			μs
Hold time when SCLAn is low	tLOW	1.8 V ≤ VDD ≤ 5.5 V	1.3			μs
Hold time when SCLAn is high	tHIGH	1.8 V ≤ VDD ≤ 5.5 V	0.6			μs
Data setup time (reception)	tSU:DAT	1.8 V ≤ VDD ≤ 5.5 V	100			ns
Data hold time (transmission) ^{Note 2}	tHD:DAT	1.8 V ≤ VDD ≤ 5.5 V	0		0.9	μs
Setup time of stop condition	tSU:STO	1.8 V ≤ VDD ≤ 5.5 V	0.6			μs
Bus-free time	tBUF	1.8 V ≤ VDD ≤ 5.5 V	1.3			μs

Note 1. The first clock pulse is generated after this period when the start or restart condition is detected.

Note 2. The maximum value of tHD:DAT applies to normal transfer. The clock stretching will be inserted on reception of an acknowledgment (ACK) signal.

Remark 1. The maximum value of communication line capacitance (Cb) and communication line pull-up resistor (Rb) are as follows.

Cb = 320 pF, Rb = 1.1 kΩ

Remark 2. n = 0, 1

3. I²C fast mode plus

(T_A = -40 to +105°C, 1.6 V ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS} = 0 V)

Item	Symbols	Conditions	Min.	Typ.	Max.	Unit
SCLAn clock frequency	f _{SCL}	Fast mode plus: f _{CLK} ≥ 10 MHz 2.7 V ≤ V _{DD} ≤ 5.5 V	0		1000	kHz
Setup time of restart condition	t _{SU:STA}	2.7 V ≤ V _{DD} ≤ 5.5 V	0.26			μs
Hold time ^{Note 1}	t _{HD:STA}	2.7 V ≤ V _{DD} ≤ 5.5 V	0.26			μs
Hold time when SCLAn is low	t _{LOW}	2.7 V ≤ V _{DD} ≤ 5.5 V	0.5			μs
Hold time when SCLAn is high	t _{HIGH}	2.7 V ≤ V _{DD} ≤ 5.5 V	0.26			μs
Data setup time (reception)	t _{SU:DAT}	2.7 V ≤ V _{DD} ≤ 5.5 V	50			ns
Data hold time (transmission) ^{Note 2}	t _{HD:DAT}	2.7 V ≤ V _{DD} ≤ 5.5 V	0		0.45	μs
Setup time of stop condition	t _{SU:STO}	2.7 V ≤ V _{DD} ≤ 5.5 V	0.26			μs
Bus-free time	t _{BUF}	2.7 V ≤ V _{DD} ≤ 5.5 V	0.5			μs


Note 1. The first clock pulse is generated after this period when the start or restart condition is detected.

Note 2. The maximum value of t_{HD:DAT} applies to normal transfer. The clock stretching will be inserted on reception of an acknowledgment (ACK) signal.

Remark 1. The maximum value of communication line capacitance (C_b) and communication line pull-up resistor (R_b) are as follows.
C_b = 120 pF, R_b = 1.1 kΩ

Remark 2. n = 0, 1

I²C serial transfer timing



Remark n = 0, 1

2.6 Analog Characteristics

2.6.1 A/D converter characteristics

1. Normal modes 1 and 2

($T_A = -40$ to $+105^\circ\text{C}$, $2.4\text{ V} \leq AV_{REFP} \leq V_{DD} \leq 5.5\text{ V}$, $V_{SS} = 0\text{ V}$,
reference voltage (+) = AV_{REFP} ($ADREFP1 = 0$, $ADREFP0 = 1$), reference voltage (-) = AV_{REFM} ($ADREFM = 1$),
target pins: ANI16 to ANI26)

Item	Symbols	Conditions	Min.	Typ.	Max.	Unit
Resolution	RES				12	bit
Conversion clock	f _{AD}		1		32	MHz
Overall error ^{Notes 1, 2, 3, 4, 5}	AINL	$4.5\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$		± 1.8	± 4.1	LSB
		$2.7\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$		± 2.1	± 4.2	LSB
		$2.4\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$		± 2.4	± 4.7	LSB
Conversion time ^{Notes 5, 6}	t _{CONV}	$4.5\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$	2.0			μs
		$2.7\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$	2.0			μs
		$2.4\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$	2.0			μs
Zero-scale error ^{Notes 1, 2, 3, 4, 5, 7}	E _{ZS}	$4.5\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$		± 0.01	± 0.06	%FSR
		$2.7\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$		± 0.02	± 0.09	%FSR
		$2.4\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$		± 0.03	± 0.11	%FSR
Full-scale error ^{Notes 1, 2, 3, 4, 5, 7}	E _{FS}	$4.5\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$		± 0.02	± 0.09	%FSR
		$2.7\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$		± 0.03	± 0.11	%FSR
		$2.4\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$		± 0.03	± 0.11	%FSR
Analog input voltage	V _{AIN}		0		AV_{REFP}	V

Note 1. This value does not include the quantization error ($\pm 1/2$ LSB).

Note 2. The values in the column Max. only apply in the case of a normal distribution with $\pm 3\sigma$ variation from the mean.

Note 3. We do not inspect the characteristics of the A/D converter before shipment. The listed values are only results of evaluation.

Note 4. When $AV_{REFP} < V_{DD}$, the maximum values are as follows.

Overall error/zero-scale error/full-scale error: Add (± 0.75 LSB \times (V_{DD} voltage (V) - AV_{REFP} voltage (V))) to the maximum value.

Integral linearity error: Add (± 0.2 LSB \times (V_{DD} voltage (V) - AV_{REFP} voltage (V))) to the maximum value.

Note 5. The listed values apply when the conversion resolution is set to 12 bits.

Note 6. When the internal reference voltage or the temperature sensor output voltage is selected as the target for conversion, the sampling time must be at least $5\ \mu\text{s}$. Accordingly, use standard mode 2 with the longer sampling time.

Note 7. This value is indicated as a ratio (%FSR) to the full-scale value.

($T_A = -40$ to $+105^\circ\text{C}$, $2.4\text{ V} \leq AV_{REFP} \leq V_{DD} \leq 5.5\text{ V}$, $V_{SS} = 0\text{ V}$,
reference voltage (+) = AV_{REFP} ($ADREFP1 = 0$, $ADREFP0 = 1$), reference voltage (-) = AV_{REFM} ($ADREFM = 1$),
target pins: internal reference voltage and temperature sensor output voltage)

Item	Symbols	Conditions		Min.	Typ.	Max.	Unit
Resolution	RES			8		12	bit
Conversion clock	f _{AD}			1		32	MHz
Overall error ^{Notes 1, 2, 3, 4}	AINL	12-bit resolution	$4.5\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$			±7.5	LSB
			$2.7\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$			±9.0	LSB
			$2.4\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$			±9.0	LSB
Conversion time ^{Note 5}	t _{CONV}	12-bit resolution	$4.5\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$	2.0			μs
			$2.7\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$	2.0			μs
			$2.4\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$	2.0			μs
Zero-scale error ^{Notes 1, 2, 3, 4, 6}	E _{ZS}	12-bit resolution	$4.5\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$			±0.17	%FSR
			$2.7\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$			±0.21	%FSR
			$2.4\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$			±0.21	%FSR
Full-scale error ^{Notes 1, 2, 3, 4, 6}	E _{FS}	12-bit resolution	$4.5\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$			±0.17	%FSR
			$2.7\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$			±0.21	%FSR
			$2.4\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$			±0.21	%FSR
Integral linearity error ^{Notes 1, 3, 4}	ILE	12-bit resolution	$4.5\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$			±3.0	LSB
			$2.7\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$			±3.0	LSB
			$2.4\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$			±3.0	LSB
Differential linearity error ^{Note 1}	DLE	12-bit resolution	$4.5\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$		±1.0		LSB
			$2.7\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$		±1.0		LSB
			$2.4\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$		±1.0		LSB
Analog input voltage	V _{AIN}			0		AV _{REFP}	V

Note 1. This value does not include the quantization error ($\pm 1/2$ LSB).

Note 2. When pins ANI16 to ANI26 are selected as the target pins for conversion or the TSCAP voltage of the CTSU is to be A/D converted, the maximum values are as follows.

Overall error: Add ± 3 LSB to the maximum value.

Zero-scale/full-scale error: Add $\pm 0.04\%$ FSR to the maximum value.

Note 3. When reference voltage (+) = V_{DD} and reference voltage (-) = V_{SS} , the maximum values are as follows.

Overall error: Add ± 10 LSB to the maximum value.

Zero-scale/full-scale error: Add $\pm 0.25\%$ FSR to the maximum value.

Integral linearity error: Add ± 4 LSB to the maximum value.

Note 4. When $AV_{REFP} < V_{DD}$, the maximum values are as follows.

Overall error/zero-scale error/full-scale error: Add $(\pm 0.75\text{ LSB} \times (V_{DD}\text{ voltage (V)} - AV_{REFP}\text{ voltage (V)}))$ to the maximum value.

Integral linearity error: Add $(\pm 0.2\text{ LSB} \times (V_{DD}\text{ voltage (V)} - AV_{REFP}\text{ voltage (V)}))$ to the maximum value.

Note 5. When the internal reference voltage or the temperature sensor output voltage is selected as the target for conversion, the sampling time must be at least $5\text{ }\mu\text{s}$. Accordingly, use standard mode 2 with the longer sampling time.

Note 6. This value is indicated as a ratio (%FSR) to the full-scale value.

2. Low-voltage modes 1 and 2

($T_A = -40$ to $+105^\circ\text{C}$, $1.6\text{ V} \leq AV_{REFP} \leq V_{DD} \leq 5.5\text{ V}$, $V_{SS} = 0\text{ V}$,
reference voltage (+) = AV_{REFP} ($ADREFP1 = 0$, $ADREFP0 = 1$), reference voltage (-) = AV_{REFM} ($ADREFM = 1$),
target pins: internal reference voltage^{Note 1} and temperature sensor output voltage^{Note 1})

Item	Symbols	Conditions		Min.	Typ.	Max.	Unit
Resolution	RES			8		12	bit
Conversion clock	f _{AD}			1		24	MHz
Overall error ^{Notes 2, 3, 4, 5}	AINL	12-bit resolution	$2.7\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$			±9	LSB
			$2.4\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$			±9	LSB
			$1.8\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$			±11.5	LSB
			$1.6\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$			±12.0	LSB
Conversion time ^{Note 6}	t _{CONV}	12-bit resolution	$2.7\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$	3.33			μs
			$2.4\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$	5.0			μs
			$1.8\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$	10.0			μs
			$1.6\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$	20.0			μs
Zero-scale error ^{Notes 2, 3, 4, 5, 7}	E _{ZS}	12-bit resolution	$2.7\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$			±0.21	%FSR
			$2.4\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$			±0.21	%FSR
			$1.8\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$			±0.27	%FSR
			$1.6\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$			±0.28	%FSR
Full-scale error ^{Notes 2, 3, 4, 5, 7}	E _{FS}	12-bit resolution	$2.7\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$			±0.21	%FSR
			$2.4\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$			±0.21	%FSR
			$1.8\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$			±0.27	%FSR
			$1.6\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$			±0.28	%FSR
Integral linearity error ^{Notes 2, 4, 5}	ILE	12-bit resolution	$2.7\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$			±4.0	LSB
			$2.4\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$			±4.0	LSB
			$1.8\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$			±4.5	LSB
			$1.6\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$			±4.5	LSB
Differential linearity error ^{Note 2}	DLE	12-bit resolution	$2.7\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$		±1.5		LSB
			$2.4\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$		±1.5		LSB
			$1.8\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$		±2.0		LSB
			$1.6\text{ V} \leq AV_{REFP} = V_{DD} \leq 5.5\text{ V}$		±2.0		LSB
Analog input voltage	V _{AIN}			0		AV _{REFP}	V

Note 1. If the internal reference voltage, temperature sensor output voltage, or TSCAP voltage of the CTSU is to be A/D converted, V_{DD} must be at least 1.8 V.

Note 2. This value does not include the quantization error ($\pm 1/2$ LSB).

Note 3. When pins ANI16 to ANI26 are selected as the target pins for conversion or the TSCAP voltage of the CTSU is to be A/D converted, the maximum values are as follows. If the CTSU TSCAP voltage is to be A/D converted, V_{DD} must be at least 1.8 V.

Overall error: Add ± 3 LSB to the maximum value.

Zero-scale/full-scale error: Add $\pm 0.04\%$ FSR to the maximum value.

Note 4. When reference voltage (+) = V_{DD} and reference voltage (-) = V_{SS} , the maximum values are as follows.

Overall error: Add ± 10 LSB to the maximum value.

Zero-scale/full-scale error: Add $\pm 0.25\%$ FSR to the maximum value.

Integral linearity error: Add ± 4 LSB to the maximum value.

Note 5. When $AV_{REFP} < V_{DD}$, the maximum values are as follows.

Overall error/zero-scale error/full-scale error: Add (± 0.75 LSB \times (V_{DD} voltage (V) - AV_{REFP} voltage (V))) to the maximum value.

Integral linearity error: Add (± 0.2 LSB \times (V_{DD} voltage (V) - AV_{REFP} voltage (V))) to the maximum value.

- Note 6.** When the internal reference voltage or the temperature sensor output voltage is selected as the target for conversion, the sampling time must be at least 5 μ s. Accordingly, use standard mode 2 with the longer sampling time, and use the conversion clock (f_{AD}) of no more than 16 MHz.
- Note 7.** This value is indicated as a ratio (%FSR) to the full-scale value.

3. When the internal reference voltage is selected as reference voltage (+)

($T_A = -40$ to $+105^\circ\text{C}$, $1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $V_{SS} = 0\text{ V}$, low-voltage modes 1 and 2,
reference voltage (+) = internal reference voltage (ADREFP1 = 1, ADREFP0 = 0),
reference voltage (-) = AVREFM (ADREFM = 1))

Item	Symbols	Conditions	Min.	Typ.	Max.	Unit
Resolution	RES		8			bit
Conversion clock	f _{AD}	$1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	1		2	MHz
Zero-scale error ^{Notes 1, 2, 3}	EZS	$1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			±0.6	%FSR
Integral linearity error ^{Notes 1, 3}	ILE	$1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			±2.0	LSB
Differential linearity error ^{Note 1}	DLE	$1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		±1.0		LSB
Analog input voltage	V _{AIN}		0		V _{BGR} Note 4	V

Note 1. This value does not include the quantization error ($\pm 1/2$ LSB).

Note 2. This value is indicated as a ratio (%FSR) to the full-scale value.

Note 3. When reference voltage (-) is selected as V_{SS} , the maximum values are as follows.

Zero-scale error: Add $\pm 0.35\%$ FSR to the maximum value.

Integral linearity error: Add ± 0.5 LSB to the maximum value.

Note 4. See 2.6.2 Temperature sensor/internal reference voltage characteristics.

2.6.2 Temperature sensor/internal reference voltage characteristics

(TA = -40 to +105°C, 1.8 V ≤ VDD ≤ 5.5 V, VSS = 0 V)

Item	Symbols	Conditions	Min.	Typ.	Max.	Unit
Temperature sensor output voltage	VTMPS25	Setting ADS register = 80H, TA = +25°C		1.05		V
Internal reference voltage	VBGR	Setting ADS register = 81H	1.42	1.48	1.54	V
Temperature coefficient	FVTMPS	Temperature dependency of the temperature sensor voltage		-3.3		mV/°C
Operation stabilization wait time	tAMP		5			μs

2.6.3 D/A converter characteristics

(TA = -40 to +105°C, 1.6 V ≤ VDD ≤ 5.5 V, VSS = EVSS = 0 V)

Item	Symbols	Conditions		Min.	Typ.	Max.	Unit
Resolution	RES					8	bit
Overall error	AINL	Rload = 8 MΩ	1.8 V ≤ VDD ≤ 5.5 V			±2.5	LSB
		Rload = 4 MΩ	1.8 V ≤ VDD ≤ 5.5 V			±2.5	LSB
Settling time	tSET	Cload = 20 pF	2.7 V ≤ VDD ≤ 5.5 V			3	μs
			1.6 V ≤ VDD ≤ 5.5 V			6	μs

2.6.4 Comparator characteristics

(TA = -40 to +105°C, 1.6 V ≤ VDD ≤ 5.5 V, VSS = EVSS = 0 V)

Item	Symbols	Conditions		Min.	Typ.	Max.	Unit
Input voltage range	IVREF	Input to the IVREF0 and IVREF1 pins C0LVL = 0, C1LVL = 0		0		VDD -1.4	V
		Input to the IVREF0 and IVREF1 pins C0LVL = 1, C1LVL = 1		1.4		VDD	V
	IVCMP	Input to the IVCMP0 and IVCMP1 pins		-0.3		VDD +0.3	V
Output delay	td	VDD = 3.0 V, Input slew rate > 1 V/μs	High-speed mode			1.5	μs
			Low-speed mode		3.0		μs
Offset voltage	VIOCMP	High-speed mode				50	mV
		Low-speed mode				40	mV
Operation stabilization wait time	tcMP			30			μs
Internal reference voltage ^{Note}	VBGR2	Internal reference voltage		1.4		1.6	V
	VDA2	D/A converter 2 output + comparator offset voltage	1.8 V ≤ VDD ≤ 5.5 V			VDD × (DACS2)/ 256 + VIOCMP	V
D/A converter 2 settling time	tSET2	When changing the DACS2 settings	2.7 V ≤ VDD ≤ 5.5			3	μs
			1.6 V ≤ VDD ≤ 5.5 V			6	μs


Note The internal reference voltage can be selected as comparator reference voltage only when 1.8 V ≤ VDD ≤ 5.5 V.

2.6.5 POR circuit characteristics

(TA = -40 to +105°C, Vss = 0 V)

Item	Symbols	Conditions	Min.	Typ.	Max.	Unit
Detection voltage	VPOR, VPDR		1.43	1.50	1.57	V
Minimum pulse width ^{Note}	TPW		300			μs

Note This width is the minimum time required for a POR reset when VDD falls below VPDR. This width is also the minimum time required for a POR reset from when VDD falls below 0.7 V to when VDD exceeds VPOR in the STOP mode or while the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).



2.6.6 LVD circuit characteristics

1. LVD0 Detection Voltage in the Reset Mode and Interrupt Mode

($T_A = -40$ to $+105^\circ\text{C}$, $V_{PDR} \leq V_{DD} \leq 5.5$ V, $V_{SS} = 0$ V)

Item	Symbols	Conditions	Min.	Typ.	Max.	Unit
Detection voltage	VLVD00	The power supply voltage is rising.	3.84	3.96	4.08	V
		The power supply voltage is falling.	3.76	3.88	4.00	V
	VLVD01	The power supply voltage is rising.	2.88	2.97	3.06	V
		The power supply voltage is falling.	2.82	2.91	3.00	V
	VLVD02	The power supply voltage is rising.	2.59	2.67	2.75	V
		The power supply voltage is falling.	2.54	2.62	2.70	V
	VLVD03	The power supply voltage is rising.	2.31	2.38	2.45	V
		The power supply voltage is falling.	2.26	2.33	2.40	V
	VLVD04	The power supply voltage is rising.	1.84	1.90	1.95	V
		The power supply voltage is falling.	1.80	1.86	1.91	V
VLVD05	The power supply voltage is rising.	1.64	1.69	1.74	V	
	The power supply voltage is falling.	1.60	1.65	1.70	V	
Minimum pulse width	t _{LW}		500			μs
Detection delay time					500	μs

2. LVD1 Detection Voltage of Reset Mode and Interrupt Mode

(TA = -40 to +105°C, VPDR ≤ VDD ≤ 5.5 V, VSS = 0 V)

Item		Symbols	Conditions	Min.	Typ.	Max.	Unit
Detection voltage	Supply voltage level	VLVD10	The power supply voltage is rising.	4.08	4.16	4.24	V
			The power supply voltage is falling.	4.00	4.08	4.16	V
		VLVD11	The power supply voltage is rising.	3.88	3.96	4.04	V
			The power supply voltage is falling.	3.80	3.88	3.96	V
		VLVD12	The power supply voltage is rising.	3.68	3.75	3.82	V
			The power supply voltage is falling.	3.60	3.67	3.74	V
		VLVD13	The power supply voltage is rising.	3.48	3.55	3.62	V
			The power supply voltage is falling.	3.40	3.47	3.54	V
		VLVD14	The power supply voltage is rising.	3.28	3.35	3.42	V
			The power supply voltage is falling.	3.20	3.27	3.34	V
		VLVD15	The power supply voltage is rising.	3.07	3.13	3.19	V
			The power supply voltage is falling.	3.00	3.06	3.12	V
		VLVD16	The power supply voltage is rising.	2.91	2.97	3.03	V
			The power supply voltage is falling.	2.85	2.91	2.97	V
		VLVD17	The power supply voltage is rising.	2.76	2.82	2.87	V
			The power supply voltage is falling.	2.70	2.76	2.81	V
		VLVD18	The power supply voltage is rising.	2.61	2.66	2.71	V
			The power supply voltage is falling.	2.55	2.60	2.65	V
		VLVD19	The power supply voltage is rising.	2.45	2.50	2.55	V
			The power supply voltage is falling.	2.40	2.45	2.50	V
		VLVD110	The power supply voltage is rising.	2.35	2.40	2.45	V
			The power supply voltage is falling.	2.30	2.35	2.40	V
		VLVD111	The power supply voltage is rising.	2.25	2.30	2.34	V
			The power supply voltage is falling.	2.20	2.25	2.29	V
		VLVD112	The power supply voltage is rising.	2.15	2.20	2.24	V
			The power supply voltage is falling.	2.10	2.15	2.19	V
		VLVD113	The power supply voltage is rising.	2.05	2.09	2.13	V
			The power supply voltage is falling.	2.00	2.04	2.08	V
		VLVD114	The power supply voltage is rising.	1.94	1.98	2.02	V
			The power supply voltage is falling.	1.90	1.94	1.98	V
		VLVD115	The power supply voltage is rising.	1.84	1.88	1.91	V
			The power supply voltage is falling.	1.80	1.84	1.87	V
		VLVD116	The power supply voltage is rising.	1.74	1.78	1.81	V
			The power supply voltage is falling.	1.70	1.74	1.77	V
VLVD117	The power supply voltage is rising.	1.64	1.67	1.70	V		
	The power supply voltage is falling.	1.60	1.63	1.66	V		
Minimum pulse width		tLW		500			μs
Detection delay time						500	μs

2.6.7 Power supply voltage rising slope characteristics

(TA = -40 to +105°C, VSS = 0 V)

Item	Symbols	Conditions	Min.	Typ.	Max.	Unit
Power supply voltage rising slope	SVDD				54	V/ms

Caution Make sure to keep the internal reset state by the LVD0 circuit or an external reset until VDD reaches the operating voltage range shown in AC characteristics.

2.6.8 LCD characteristics

2.6.8.1 External resistance division method

1. Static display mode

($T_A = -40$ to $+105^\circ\text{C}$, $V_{L4} (\text{Min.}) \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS} = 0 \text{ V}$)

Item	Symbols	Conditions	Min.	Typ.	Max.	Unit
LCD drive voltage	V_{L4}		2.0		V_{DD}	V

2. 1/2 bias method, 1/4 bias method

($T_A = -40$ to $+105^\circ\text{C}$, $V_{L4} (\text{Min.}) \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS} = 0 \text{ V}$)

Item	Symbols	Conditions	Min.	Typ.	Max.	Unit
LCD drive voltage	V_{L4}		2.7		V_{DD}	V

3. 1/3 bias method

($T_A = -40$ to $+105^\circ\text{C}$, $V_{L4} (\text{Min.}) \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS} = 0 \text{ V}$)

Item	Symbols	Conditions	Min.	Typ.	Max.	Unit
LCD drive voltage	V_{L4}		2.5		V_{DD}	V

2.6.8.2 Internal voltage boosting method

1. 1/3 bias method, VL1 reference (MDSET2 to MDSET0 = 001B, LBAS1 to LBAS0 = 01B)

(TA = -40 to +105°C, 1.8 V ≤ VDD ≤ 5.5 V, VSS = EVSS = 0 V)

Item	Symbols	Conditions	Min.	Typ.	Max.	Unit	
VL1 output voltage	VL1	C1 to C4 ^{Note 1} = 0.47 μF	VLCD4-0 = 04H	0.97	1.01	1.04	V
			VLCD4-0 = 05H	1.00	1.04	1.08	V
			VLCD4-0 = 06H	1.04	1.07	1.11	V
			VLCD4-0 = 07H	1.07	1.11	1.14	V
			VLCD4-0 = 08H	1.10	1.14	1.18	V
			VLCD4-0 = 09H	1.13	1.17	1.21	V
			VLCD4-0 = 0AH	1.16	1.21	1.25	V
			VLCD4-0 = 0BH	1.20	1.24	1.28	V
			VLCD4-0 = 0CH	1.23	1.27	1.32	V
			VLCD4-0 = 0DH	1.26	1.31	1.35	V
			VLCD4-0 = 0EH	1.29	1.34	1.38	V
			VLCD4-0 = 0FH	1.33	1.37	1.42	V
			VLCD4-0 = 10H	1.36	1.40	1.45	V
			VLCD4-0 = 11H	1.39	1.44	1.49	V
			VLCD4-0 = 12H	1.42	1.47	1.52	V
			VLCD4-0 = 13H	1.45	1.50	1.55	V
			VLCD4-0 = 14H	1.49	1.54	1.59	V
			VLCD4-0 = 15H	1.52	1.57	1.62	V
			VLCD4-0 = 16H	1.55	1.60	1.66	V
VLCD4-0 = 17H	1.58	1.64	1.69	V			
VLCD4-0 = 18H	1.61	1.67	1.73	V			
VLCD4-0 = 19H	1.65	1.70	1.76	V			
VLCD4-0 = 1AH	1.68	1.74	1.79	V			
VL2 output voltage	VL2	C1 to C4 ^{Note 1} = 0.47 μF	2VL1 -5%	2VL1	2VL1	V	
VL4 output voltage	VL4	C1 to C4 ^{Note 1} = 0.47 μF	3VL1 -6%	3VL1	3VL1	V	
Reference voltage setup time ^{Note 2}	tVWAIT1		10			ms	
Voltage boost wait time ^{Note 3}	tVWAIT2	C1 to C4 ^{Note 1} = 0.47 μF	500			ms	

Note 1. C1 to C4 are the capacitors that are to be connected to the LCD drive voltage pins of the MCU.

C1 is to be connected between CAPH and CAPL.

C2 is to be connected between VL1 and GND.

C3 is to be connected between VL2 and GND.

C4 is to be connected between VL4 and GND.

C1 = C2 = C3 = C4 = 0.47 μF ±30%

Note 2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected (MDSET2 to MDSET0 = 001B) if the default reference voltage is used) until voltage boosting starts (VLCON = 1).

Note 3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).

2. 1/3 bias method, VL2 reference (MDSET2 to MDSET0 = 101B, LBAS1 to LBAS0 = 01B)

(TA = -40 to +105°C, VL2 (Max.) + 0.1 V ≤ VDD ≤ 5.5 V, VSS = EVSS = 0 V)

Item	Symbols	Conditions	Min.	Typ.	Max.	Unit	
VL1 output voltage	VL1	C1 to C4 ^{Note 1} = 0.47 μF	1/2VL2 -5%	1/2VL2	1/2VL2	V	
VL2 output voltage	VL2	C1 to C4 ^{Note 1} = 0.47 μF	VLCD4-0 = 04H	1.94	2.02	2.11	V
			VLCD4-0 = 05H	2.00	2.09	2.18	V
			VLCD4-0 = 06H	2.07	2.16	2.25	V
			VLCD4-0 = 07H	2.13	2.22	2.32	V
			VLCD4-0 = 08H	2.19	2.29	2.39	V
			VLCD4-0 = 09H	2.26	2.36	2.46	V
			VLCD4-0 = 0AH	2.32	2.42	2.53	V
			VLCD4-0 = 0BH	2.39	2.49	2.59	V
			VLCD4-0 = 0CH	2.45	2.56	2.66	V
			VLCD4-0 = 0DH	2.51	2.62	2.73	V
			VLCD4-0 = 0EH	2.58	2.69	2.80	V
			VLCD4-0 = 0FH	2.64	2.76	2.87	V
			VLCD4-0 = 10H	2.70	2.82	2.94	V
			VLCD4-0 = 11H	2.77	2.89	3.01	V
			VLCD4-0 = 12H	2.83	2.96	3.08	V
			VLCD4-0 = 13H	2.90	3.02	3.15	V
			VLCD4-0 = 14H	2.96	3.09	3.22	V
			VLCD4-0 = 15H	3.02	3.15	3.29	V
			VLCD4-0 = 16H	3.09	3.22	3.35	V
VLCD4-0 = 17H	3.15	3.29	3.42	V			
VLCD4-0 = 18H	3.21	3.35	3.49	V			
VLCD4-0 = 19H	3.28	3.42	3.56	V			
VLCD4-0 = 1AH	3.34	3.49	3.63	V			
VL4 output voltage	VL4	C1 to C4 ^{Note 1} = 0.47 μF	3/2VL2 -6%	3/2VL2	3/2VL2	V	
Reference voltage setup time ^{Note 2}	tVWAIT1		10			ms	
Voltage boost wait time ^{Note 3}	tVWAIT2	C1 to C4 ^{Note 1} = 0.47 μF	500			ms	

Note 1. C1 to C4 are the capacitors that are to be connected to the LCD drive voltage pins of the MCU.

C1 is to be connected between CAPH and CAPL.

C2 is to be connected between VL1 and GND.

C3 is to be connected between VL2 and GND.

C4 is to be connected between VL4 and GND.

C1 = C2 = C3 = C4 = 0.47 μF ±30%

Note 2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected (MDSET2 to MDSET0 = 101B) if the default reference voltage is used) until voltage boosting starts (VLCON = 1).

Note 3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).

3. 1/4 bias method, VL1 reference (MDSET2 to MDSET0 = 001B, LBAS1 to LBAS0 = 10B)

(TA = -40 to +105°C, 1.8 V ≤ VDD ≤ 5.5 V, VSS = EVSS = 0 V)

Item	Symbols	Conditions	Min.	Typ.	Max.	Unit	
VL1 output voltage	VL1	C1 to C5 ^{Note 1} = 0.47 μF	VLCD4-0 = 04H	0.97	1.01	1.04	V
			VLCD4-0 = 05H	1.00	1.04	1.08	V
			VLCD4-0 = 06H	1.04	1.07	1.11	V
			VLCD4-0 = 07H	1.07	1.11	1.14	V
			VLCD4-0 = 08H	1.10	1.14	1.18	V
			VLCD4-0 = 09H	1.13	1.17	1.21	V
			VLCD4-0 = 0AH	1.16	1.21	1.25	V
			VLCD4-0 = 0BH	1.20	1.24	1.28	V
			VLCD4-0 = 0CH	1.23	1.27	1.32	V
			VLCD4-0 = 0DH	1.26	1.31	1.35	V
VL2 output voltage	VL2	C1 to C5 ^{Note 1} = 0.47 μF	2VL1 -5%	2VL1	2VL1	V	
VL3 output voltage	VL3	C1 to C5 ^{Note 1} = 0.47 μF	3VL1 -6%	3VL1	3VL1	V	
VL4 output voltage	VL4	C1 to C5 ^{Note 1} = 0.47 μF	4VL1 -6%	4VL1	4VL1	V	
Reference voltage setup time ^{Note 2}	tVWAIT1		10			ms	
Voltage boost wait time ^{Note 3}	tVWAIT2	C1 to C5 ^{Note 1} = 0.47 μF	500			ms	

Note 1. C1 to C5 are the capacitors that are to be connected to the LCD drive voltage pins of the MCU.

C1 is to be connected between CAPH and CAPL.

C2 is to be connected between VL1 and GND.

C3 is to be connected between VL2 and GND.

C4 is to be connected between VL3 and GND.

C5 is to be connected between VL4 and GND.

C1 = C2 = C3 = C4 = C5 = 0.47 μF ±30%

Note 2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected (MDSET2 to MDSET0 = 001B) if the default reference voltage is used) until voltage boosting starts (VLCON = 1).

Note 3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).

2.6.8.3 Capacitor split method

1. 1/3 bias method, VDD reference (MDSET2 to MDSET0 = 010B, LBAS1 to LBAS0 = 01B)

(TA = -40 to +105°C, 2.2 V ≤ VDD ≤ 5.5 V, VSS = EVSS = 0 V)

Item	Symbols	Conditions	Min.	Typ.	Max.	Unit
VL4 output voltage	VL4	C1 to C4 = 0.47 μF ^{Note 1}		VDD		V
VL2 output voltage	VL2	C1 to C4 = 0.47 μF ^{Note 1}	2/3VL4 -3%	2/3VL4	2/3VL4 +3%	V
VL1 output voltage	VL1	C1 to C4 = 0.47 μF ^{Note 1}	1/3VL4 -3%	1/3VL4	1/3VL4 +3%	V
Capacitor split wait time ^{Note 2}	tvWAIT		100			ms

- Note 1.** C1 to C4 are the capacitors that are to be connected to the LCD drive voltage pins of the MCU.
 C1 is to be connected between CAPH and CAPL.
 C2 is to be connected between VL1 and GND.
 C3 is to be connected between VL2 and GND.
 C4 is to be connected between VL4 and GND. This is required when the voltage generation method is switched to the internal voltage boosting method.
 C1 = C2 = C3 = C4 = 0.47 μF ±30%

- Note 2.** This is the wait time from when voltage bucking is started (VLCON = 1) until display is enabled (LCDON = 1).

2. 1/3 bias method, VL4 reference (MDSET2 to MDSET0 = 110B, LBAS1 to LBAS0 = 01B)

(TA = -40 to +105°C, 3.2 V ≤ VDD ≤ 5.5 V, VSS = EVSS = 0 V)

Item	Symbols	Conditions	Min.	Typ.	Max.	Unit
VL4 output voltage	VL4	C1 to C4 = 0.47 μF ^{Note 1}	2.89	3.04	3.20	V
VL2 output voltage	VL2	C1 to C4 = 0.47 μF ^{Note 1}	1.89	2.03	2.17	V
VL1 output voltage	VL1	C1 to C4 = 0.47 μF ^{Note 1}	0.94	1.01	1.08	V
Reference voltage setup time ^{Note 2}	tvWAIT1		10			ms
Capacitor split wait time ^{Note 3}	tvWAIT		100			ms

- Note 1.** C1 to C4 are the capacitors that are to be connected to the LCD drive voltage pins of the MCU.
 C1 is to be connected between CAPH and CAPL.
 C2 is to be connected between VL1 and GND.
 C3 is to be connected between VL2 and GND.
 C4 is to be connected between VL4 and GND.
 C1 = C2 = C3 = C4 = 0.47 μF ±30%

- Note 2.** The time required to wait from when the capacitor split method is selected (MDSET2 to MDSET0 = 110B) until voltage bucking starts (VLCON = 1).

- Note 3.** This is the wait time from when voltage bucking is started (VLCON = 1) until display is enabled (LCDON = 1).

3. 1/4 bias method, VDD reference (MDSET2 to MDSET0 = 010B, LBAS1 to LBAS0 = 10B)

(TA = -40 to +105°C, 2.7 V ≤ VDD ≤ 5.5 V, VSS = EVSS = 0 V)

Item	Symbols	Conditions	Min.	Typ.	Max.	Unit
VL4 output voltage	VL4	C1 to C5 = 0.47 μF ^{Note 1}		VDD		V
VL3 output voltage	VL3	C1 to C5 = 0.47 μF ^{Note 1}	3/4VL4 -3%	3/4VL4	3/4VL4 +3%	V
VL2 output voltage	VL2	C1 to C5 = 0.47 μF ^{Note 1}	1/2VL4 -3%	1/2VL4	1/2VL4 +3%	V
VL1 output voltage	VL1	C1 to C5 = 0.47 μF ^{Note 1}	1/4VL4 -3%	1/4VL4	1/4VL4 +3%	V
Capacitor split wait time ^{Note 2}	tVWAIT		100			ms

- Note 1.** C1 to C5 are the capacitors that are to be connected to the LCD drive voltage pins of the MCU.
 C1 is to be connected between CAPH and CAPL.
 C2 is to be connected between VL1 and GND.
 C3 is to be connected between VL2 and GND.
 C4 is to be connected between VL3 and GND. This is required when the voltage generation method is switched to the internal voltage boosting method.
 C5 is to be connected between VL4 and GND.
 C1 = C2 = C3 = C4 = C5 = 0.47 μF ±30%


- Note 2.** This is the wait time from when voltage bucking is started (VLCON = 1) until display is enabled (LCDON = 1).

2.7 RAM Data Retention Characteristics

(TA = -40 to +105°C, VSS = 0V)

Item	Symbols	Conditions	Min.	Typ.	Max.	Unit
Data retention supply voltage	VDDDR		1.43 ^{Note}		5.5	V

Note This voltage depends on the POR detection voltage. When the voltage drops, the data in RAM are retained until a POR is applied, but are not retained following a POR.



2.8 Flash Memory Programming Characteristics

(TA = -40 to +105°C, 1.6 V ≤ VDD ≤ 5.5 V, VSS = 0 V)

Item	Symbols	Conditions	Min.	Typ.	Max.	Unit	
CPU/peripheral hardware clock frequency	fCLK		1		32	MHz	
Number of code flash rewrites ^{Notes 1, 2, 3}	Cerwr	Retained for 10 years TA = +85°C ^{Note 4}	10,000			Times	
		Retained for 20 years TA = +85°C ^{Note 4}	1,000				
Number of data flash rewrites ^{Notes 1, 2, 3}		Retained for 1 year TA = +25°C			1,000,000		
		Retained for 5 years TA = +85°C ^{Note 4}	100,000				
		Retained for 20 years TA = +85°C ^{Note 4}	10,000				

Note 1. 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.

Note 2. The listed numbers of times apply when the flash memory programmer or self-programming function is in use.

Note 3. These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.

Note 4. This temperature is the average value at which data are retained.

1. Code flash memory

(TA = -40 to +105°C, 1.6 V ≤ VDD ≤ 5.5 V, VSS = 0 V)

Item		Symbols	fCLK = 1 MHz			fCLK = 2 MHz, 3 MHz			4 MHz ≤ fCLK < 8 MHz			8 MHz ≤ fCLK < 32 MHz			fCLK = 32 MHz			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
Programming time	4 bytes	tP4	—	74.7	656.5	—	51.0	464.6	—	41.7	384.8	—	37.1	346.2	—	34.2	321.9	μs
Erase time	2 Kbytes	tE2K	—	10.4	312.2	—	7.7	258.5	—	6.4	231.8	—	5.8	218.4	—	5.6	214.4	ms
Blank checking time	4 bytes	tBC4	—	—	38.4	—	—	19.2	—	—	13.1	—	—	10.2	—	—	8.3	μs
	2 Kbytes	tBC2K	—	—	2618.9	—	—	1309.5	—	—	658.3	—	—	332.8	—	—	234.1	μs
Time taken to forcibly stop the erasure		tSED	—	—	18.0	—	—	14.0	—	—	12.0	—	—	11.0	—	—	10.3	μs
Security setting time		tAWSSAS	—	18.2	526.2	—	14.4	469.2	—	12.5	441.1	—	11.6	427.1	—	11.3	422.6	ms
Time until programming starts following cancellation of the STOP instruction		—	20	—	—	20	—	—	20	—	—	20	—	—	20	—	—	μs

Caution The listed values do not include the time until the operations of the flash memory start following execution of an instruction by software.

2. Data flash memory

(TA = -40 to +105°C, 1.6 V ≤ VDD ≤ 5.5 V, VSS = 0 V)

Item		Symbols	fCLK = 1 MHz			fCLK = 2 MHz, 3 MHz			4 MHz ≤ fCLK < 8 MHz			8 MHz ≤ fCLK < 32 MHz			fCLK = 32 MHz			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
Programming time	1 byte	tP4	—	74.7	656.5	—	51.0	464.6	—	41.7	384.8	—	37.1	346.2	—	34.2	321.9	μs
Erase time	256 bytes	tE2K	—	7.8	259.2	—	6.4	232.0	—	5.8	218.5	—	5.5	211.8	—	5.4	209.7	ms
Blank checking time	1 byte	tBC4	—	—	38.4	—	—	19.2	—	—	13.1	—	—	10.2	—	—	8.3	μs
	256 bytes	tBC2K	—	—	1326.1	—	—	663.1	—	—	335.1	—	—	171.2	—	—	121.0	μs
Time taken to forcibly stop the erasure		tSED	—	—	18.0	—	—	14.0	—	—	12.0	—	—	11.0	—	—	10.3	μs
Time until programming starts following cancellation of the STOP instruction		—	20	—	—	20	—	—	20	—	—	20	—	—	20	—	—	μs
Time until reading starts following setting DFLEN to 1		—	0.25	—	—	0.25	—	—	0.25	—	—	0.25	—	—	0.25	—	—	μs

Caution The listed values do not include the time until the operations of the flash memory start following execution of an instruction by software.

2.9 Dedicated Flash Memory Programmer Communication (UART)


(TA = -40 to +105°C, 1.8 V ≤ VDD ≤ 5.5 V, VSS = EVSS = 0 V)

Item	Symbols	Conditions	Min.	Typ.	Max.	Unit
Transfer rate		During serial programming	115,200		1,000,000	bps

2.10 Timing of Entry to Flash Memory Programming Modes

(TA = -40 to +105°C, 1.8 V ≤ VDD ≤ 5.5 V, VSS = EVSS = 0 V)

Item	Symbols	Conditions	Min.	Typ.	Max.	Unit
Time to complete the communication for the initial setting after the external reset is released	tsuINIT	POR and LVD reset must be released before the external reset is released.			100	ms
Time to release the external reset after the TOOL0 pin is set to the low level	tsu	POR and LVD reset must be released before the external reset is released.	10			μs
Time to hold the TOOL0 pin at the low level after the external reset is released (the processing time of the firmware to control the flash memory is not included)	tHD	POR and LVD reset must be released before the external reset is released.	1			ms




- <1> The low level is input to the TOOL0 pin.
- <2> The external reset is released. Note that the POR and LVD reset must be released before the external reset is released.
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

Remark tsuINIT : The time during which the communications for the initial setting must be completed within 100 ms after the external reset is released.
 tsu : Time to release the external reset after the TOOL0 pin is set to the low level
 tHD : Time to hold the TOOL0 pin at the low level after the external reset is released. It does not include the processing time of the firmware to control the flash memory.

3. Package Drawings

3.1 44-pin Products



JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP44-10x10-0.80	PLQP0044GC-A	P44GB-80-UES-2	0.36



©2012 Renesas Electronics Corporation. All rights reserved.

3.2 48-pin Products

JEITA Package Code	RENESAS Code	Previous Code	MASS[Typ.]
P-LFQFP48-7x7-0.50	PLQP0048KB-B	—	0.2g





NOTE)

1. DIMENSIONS *1* AND *2* DO NOT INCLUDE MOLD FLASH.
2. DIMENSION *3* DOES NOT INCLUDE TRIM OFFSET.
3. PIN 1 VISUAL INDEX FEATURE MAY VARY, BUT MUST BE LOCATED WITHIN THE HATCHED AREA.
4. CHAMFERS AT CORNERS ARE OPTIONAL, SIZE MAY VARY.

Reference Symbol	Dimension in Millimeters		
	Min	Nom	Max
D	6.9	7.0	7.1
E	6.9	7.0	7.1
A2	—	1.4	—
HD	8.8	9.0	9.2
HE	8.8	9.0	9.2
A	—	—	1.7
A1	0.05	—	0.15
bp	0.17	0.20	0.27
c	0.09	—	0.20
θ	0°	3.5°	8°
e	—	0.5	—
x	—	—	0.08
y	—	—	0.08
Lp	0.45	0.6	0.75
L1	—	1.0	—


JEITA Package code	RENESAS code	MASS(TYP.)[g]
P-HWQFN048-7x7-0.50	PWQN0048KC-A	0.13 g



Reference Symbol	Dimension in Millimeters		
	Min.	Nom.	Max.
A	—	—	0.80
A ₁	0.00	0.02	0.05
A ₃	0.203 REF.		
b	0.20	0.25	0.30
D	7.00 BSC		
E	7.00 BSC		
e	0.50 BSC		
L	0.30	0.40	0.50
K	0.20	—	—
D ₂	5.25	5.30	5.35
E ₂	5.25	5.30	5.35
aaa	0.15		
bbb	0.10		
ccc	0.10		
ddd	0.05		
eee	0.08		
fff	0.10		

3.3 52-pin Products

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP52-10x10-0.65	PLQP0052JA-A	P52GB-65-GBS-1	0.3




NOTE

1. Dimensions “※1” and “※2” do not include mold flash.
2. Dimension “※3” does not include trim offset.


© 2012 Renesas Electronics Corporation. All rights reserved.

3.4 64-pin Products

JEITA Package code	RENESAS code	MASS(TYP.)[g]
P-LQFP64-12x12-0.65	PLQP0064JB-A	0.50



detail of lead end






Reference Symbol	Dimension in Millimeters		
	Min.	Nom.	Max.
E	11.90	12.00	12.10
D	11.90	12.00	12.10
A ₂	—	1.40	—
H _D	13.80	14.00	14.20
H _E	13.80	14.00	14.20
A	—	—	1.70
A ₁	0.05	—	0.15
L _p	0.45	0.60	0.75
L ₁	—	1.00	—
b _p	0.27	0.32	0.37
c	0.09	—	0.20
e	—	0.65	—
θ	0.00	3.50	8.00
x	—	—	0.08
y	—	—	0.08

NOTE
 1.DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH.
 2.DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET.

JEITA Package Code	RENESAS Code	Previous Code	MASS (Typ) [g]
P-LFQFP64-10x10-0.50	PLQP0064KB-C	—	0.3

Unit: mm




- NOTE)
1. DIMENSIONS **1" AND **2" DO NOT INCLUDE MOLD FLASH.
 2. DIMENSION **3" DOES NOT INCLUDE TRIM OFFSET.
 3. PIN 1 VISUAL INDEX FEATURE MAY VARY, BUT MUST BE LOCATED WITHIN THE HATCHED AREA.
 4. CHAMFERS AT CORNERS ARE OPTIONAL, SIZE MAY VARY.

Reference Symbol	Dimensions in millimeters		
	Min	Nom	Max
D	9.9	10.0	10.1
E	9.9	10.0	10.1
A ₂	—	1.4	—
H _D	11.8	12.0	12.2
H _E	11.8	12.0	12.2
A	—	—	1.7
A ₁	0.05	—	0.15
b _p	0.15	0.20	0.27
c	0.09	—	0.20
θ	0°	3.5°	8°
\overline{e}	—	0.5	—
x	—	—	0.08
y	—	—	0.08
L _p	0.45	0.6	0.75
L ₁	—	1.0	—



© 2015 Renesas Electronics Corporation. All rights reserved.

3.5 80-pin Products

JEITA Package Code	RENESAS Code	Previous Code	MASS (Typ) [g]
P-LQFP80-14x14-0.65	PLQP0080JA-B	—	0.6




- NOTE)
1. DIMENSIONS "*"1" AND "*"2" DO NOT INCLUDE MOLD FLASH.
 2. DIMENSION "*"3" DOES NOT INCLUDE TRIM OFFSET.
 3. PIN 1 VISUAL INDEX FEATURE MAY VARY, BUT MUST BE LOCATED WITHIN THE HATCHED AREA.
 4. CHAMFERS AT CORNERS ARE OPTIONAL, SIZE MAY VARY.





Reference Symbol	Dimensions in millimeters		
	Min	Nom	Max
D	13.9	14.0	14.1
E	13.9	14.0	14.1
A ₂	—	1.4	—
H _D	15.8	16.0	16.2
H _E	15.8	16.0	16.2
A	—	—	1.7
A ₁	0.05	—	0.15
b _p	0.22	0.30	0.38
c	0.09	—	0.20
θ	0°	3.5°	8°
e	—	0.65	—
x	—	—	0.13
y	—	—	0.10
L _p	0.45	0.6	0.75
L ₁	—	1.0	—

© 2016 Renesas Electronics Corporation. All rights reserved.

JEITA Package Code	RENESAS Code	Previous Code	MASS (Typ) [g]
P-LFQFP80-12x12-0.50	PLQP0080KB-B	—	0.5



- NOTE)
1. DIMENSIONS **1* AND **2* DO NOT INCLUDE MOLD FLASH.
 2. DIMENSION **3* DOES NOT INCLUDE TRIM OFFSET.
 3. PIN 1 VISUAL INDEX FEATURE MAY VARY, BUT MUST BE LOCATED WITHIN THE HATCHED AREA.
 4. CHAMFERS AT CORNERS ARE OPTIONAL, SIZE MAY VARY.




Detail F

Reference Symbol	Dimensions in millimeters		
	Min	Nom	Max
D	11.9	12.0	12.1
E	11.9	12.0	12.1
A ₂	—	1.4	—
H _D	13.8	14.0	14.2
H _E	13.8	14.0	14.2
A	—	—	1.7
A ₁	0.05	—	0.15
b _p	0.15	0.20	0.27
c	0.09	—	0.20
θ	0°	3.5°	8°
e	—	0.5	—
x	—	—	0.08
y	—	—	0.08
L _p	0.45	0.6	0.75
L ₁	—	1.0	—

© 2017 Renesas Electronics Corporation. All rights reserved.

3.6 100-pin Products

JEITA Package Code	RENESAS Code	Previous Code	MASS (Typ) [g]
P-LFQFP100-14x14-0.50	PLQP0100KB-B	—	0.6




Unit: mm

- NOTE)
1. DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH.
 2. DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET.
 3. PIN 1 VISUAL INDEX FEATURE MAY VARY, BUT MUST BE LOCATED WITHIN THE HATCHED AREA.
 4. CHAMFERS AT CORNERS ARE OPTIONAL, SIZE MAY VARY.

Reference Symbol	Dimensions in millimeters		
	Min	Nom	Max
D	13.9	14.0	14.1
E	13.9	14.0	14.1
A ₂	—	1.4	—
H _D	15.8	16.0	16.2
H _E	15.8	16.0	16.2
A	—	—	1.7
A ₁	0.05	—	0.15
b _p	0.15	0.20	0.27
c	0.09	—	0.20
θ	0°	3.5°	8°
ⓐ	—	0.5	—
x	—	—	0.08
y	—	—	0.08
L _p	0.45	0.6	0.75
L ₁	—	1.0	—

© 2015 Renesas Electronics Corporation. All rights reserved.

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP100-14x20-0.65	PLQP0100JC-A	P100GF-65-GBN-1	0.92



©2012 Renesas Electronics Corporation. All rights reserved.

REVISION HISTORY	RL78/L23 Datasheet
------------------	--------------------

Rev.	Date	Description	
		Page	Summary
1.00	May 30, 2025	—	First edition issued

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.
--

All trademarks and registered trademarks are the property of their respective owners.

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/