Product Datasheet

12V Wireless Power Transmitter IC for TX-A6


IDTP9036A

Features

- 5W Solution for Wireless Power Consortium (WPC)-Compliant Power Transmitter Design TX-A6
- Conforms to WPC Specification Version 1.1 Specifications
- Reduced EMI To Meet Requirements of WPC 1.1 Certification
- 12V Operating Input Voltage
- Closed-Loop Power Transfer Control Between Base Station and Mobile Device
- Demodulates and Decodes WPC-Compliant Message Packets
- 5V Regulated DC/DC Converter
- Integrated RESET Function
- Proprietary Back-Channel Communication
- I²C Interface
- Open-Drain LED Indicator Outputs
- Over-Temperature Protection
- Security and Encryption up to 64 bits
- Foreign Object Detection (FOD)

Applications

 WPC-Compliant Wireless Charging Base Stations



Package: 6x6-48 TQFN (See page 31) Ordering Information (See page 32)

Description

The IDTP9036A is a highly-integrated WPC-compliant wireless power transmitter IC for power transmitter WPC design TX-A6. The device operates with a 12V adaptor, and drives an external half-bridge inverter for DC/AC conversion. It controls the transferred power by modulating the switching frequency of the half-bridge inverter from 115kHz to 205kHz at a fixed 50% duty cycle as specified by the WPC specification for an "A6" transmitter. It contains logic circuits required to demodulate and decode WPC-compliant message packets sent by the mobile device to adjust the transferred power.

The IDTP9036A is an intelligent device which manages mobile device detection, and then the selection of one section of the triple A6 coil without user supervision. The A6 configuration allows free mobile device positioning over a wider area than configurations that use a single coil, detecting a mobile device for charging while minimizing idle power. Once the mobile device is detected and authenticated, the IDTP9036A continuously monitors all communications from the mobile device, and adjusts the transmitted power accordingly by varying the switching frequency of the half-bridge inverter.

The IDTP9036A features a proprietary back-channel communication mode which enables the device to communicate with IDT's wireless power receiver solutions (e.g. IDTP9020). This feature enables additional layers of capabilities beyond the standard WPC requirements.

This device also features optional security and encryptions to securely authenticate the receiver before transferring power. This feature is available when an IDTP9020 is used for the receiver.

The IDTP9036A includes over-temperature/current protection and a Foreign Object Detection (FOD) method to protect the base station and mobile device from overloading in the presence of a metallic foreign object. It manages fault conditions associated with power transfer and controls status LEDs to indicate operating modes.

Typical Application Circuit (See page 2)

SIMPLIFIED APPLICATION DIAGRAM




Figure 1. IDTP9036A Simplified Application Schematic

ABSOLUTE MAXIMUM RATINGS

These absolute maximum ratings are stress ratings only. Stresses greater than those listed below (Table 1 and Table 2) may cause permanent damage to the device. Functional operation of the IDTP9036A at absolute maximum ratings is not implied. Application of the absolute maximum rating conditions affects device reliability.

Table 1. Absolute Maximum Ratings Summary. All voltages are referred to ground, unless otherwise noted.

| PINS | RATING | UNITS |
|--|-----------------|-------|
| BUCK5VT_IN, REG_IN (THESE PINS MUST BE CONNECTED TO GETHER AT ALL TIMES.) | -0.3 to 24 | V |
| IN, SW (THESE PINS MUST BE LEFT UNCONNECTED (OPEN) AT ALL TIMES.) | 0 | V |
| ĒN, LX | -0.3 to VIN+0.3 | V |
| BST | -0.3 to VIN+5 | V |
| LDO2P5V | -0.3 to 2.75 | V |
| AGND, DGND, PGND, REFGND | -0.3 to +0.3 | V |
| BUCK5VT_SNS, BUCK5VT, GPIO_0, GPIO_1, GPIO_2, GPIO_3, GPIO_4, GPIO_5, GPIO_6, HPF, ISNS, LDO2P5V_IN, LDO5V, RESET, SCL, SDA, VOSNS | -0.3 to +6.0 | V |

Table 2. Package Thermal Information

| SYMBOL | DESCRIPTION | RATING | UNITS |
|-------------------|---|-------------|-------|
| θ _{JA} | Thermal Resistance Junction to Ambient (NTG48 - TQFN) | 30.8 | °C/W |
| ЭгӨ | Thermal Resistance Junction to Case (NTG48 - TQFN) | 14.6 | °C/W |
| $\theta_{JB}{}^2$ | Thermal Resistance Junction to Board (NTG48 - TQFN) | 0.75 | °C/W |
| TJ | Junction Operating Temperature | -40 to +125 | °C |
| T _A | Ambient Operating Temperature | -40 to +85 | °C |
| T _{STG} | Storage Temperature | -55 to +150 | °C |
| Tlead | Lead Temperature (soldering, 10s) | +300 | °C |

Note 1: The maximum power dissipation is $P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$ where $T_{J(MAX)}$ is 125°C, the maximum junction operating temperature. Exceeding the maximum allowable power dissipation will result in excessive die temperature, and the device will enter thermal shutdown.

Note 2: This thermal rating was calculated on JEDEC 51 standard 4-layer board with dimensions 3" x 4.5" in still air conditions.

Note 3: Actual thermal resistance is affected by PCB size, solder joint quality, layer count, copper thickness, air flow, altitude, and other unlisted variables.

Note 4: For the NTG48 package, connecting the 4.1 mm X 4.1 mm EP to internal/external ground planes with a 5x5 matrix of PCB plated-through-hole (PTH) vias, from top to bottom sides of the PCB, is recommended for improving the overall thermal performance.

Product Datasheet

Table 3. ESD Information

| TEST MODEL | PINS | RATINGS | UNITS |
|---------------|------|---------|-------|
| НВМ | All | ±2000 | V |
| CDM | All | ±500 | V |

ELECTRICAL CHARACTERISTICS

 \overline{EN} = RESET = 0V, REG_IN = BUCK5VT_IN = 12V. IN = SW = Open. T_A = -40 to +85°C, unless otherwise noted. Typical values are at 25°C, unless otherwise noted.

Table 4. Device Characteristics

| SYM | BOL | DESCRIPTION | CONDITIONS | MIN | ТҮР | MAX | UNITS |
|-------------------|--------------------|---|--|------|-----|------|------------|
| Exte | ernal Half- | Bridge Inverter | | | | | |
| V _{IN} | | Input Supply Operating Voltage Range ¹ | | 11.4 | 12 | 12.6 | V |
| 1.2 | I _{IN_A} | Standby Input Current | | | 24 | | mA |
| I _{IN} 2 | I _{IN_S} | Sleep Mode Input Current | $\overline{EN} = 5V$ to V_{IN} | | 460 | 600 | μA |
| Fsw_ Fsw_ | | Switching Frequency at SW | WPC-compliant Operating Range | 115 | | 205 | kHz kHz |
| UVL | | | • | | • | | |
| | | | V _{IN} rising | | | 10.3 | v |
| Vin_u | IVLO | Under-Voltage Protection Trip Point | V _{IN} falling | 9.0 | | | v |
| | | | Hysteresis | | 625 | | mV |
| DC- | DC Conve | erter (For Biasing Intern | al Circuitry Only) ³ | | | | |
| VBUC | K5VT_IN | Input Voltage Range¹ | | 11.4 | | 12.6 | V |
| VBUC | K5VT | Output Voltage | External I _{Load} = 8mA | 4.5 | 5 | 5.5 | V |
| lout ⁵ | | External Load | | | | 8 | mA |
| Fsw | | Switching Frequency at LX | | | 1.5 | | MHz |
| Low | Drop Out | t Regulators (For Biasiı | ng Internal Circuitry Only) ³ | | | | |
| LDC |)2P5V ³ | | | | | | |
| VLDO: | 2P5V_IN | Input Voltage Range | Supplied from BUCK5VT | | 5 | | V |
| VLDO: | | Output Voltage | I _{Load} = 2mA | | 2.5 | | V |
| lout | | External Load | | | | 8 | mA |
| LDC |)5V ³ | | | | | | |
| VREG | _IN | Input Voltage Range | See Note 1. | 11.4 | | 12.6 | V |
| VLDO | | Output Voltage | I _{Load} = 2mA | | 5 | | V |
| The | rmal Shut | down | | | | | |
| Tr- | | Thermal Shutdown | Temperature Rising Threshold | | 140 | | |
| Tsd | | mermai Shutdown | Temperature Falling Threshold | | 110 | | °C |

ELECTRICAL CHARACTERISTICS

 \overline{EN} = RESET = 0V, REG_IN = BUCK5VT_IN = 12V. IN = SW = Open. T_A = -40 to +85°C, unless otherwise noted. Typical values are at 25°C, unless otherwise noted.

Table 4. Device Characteristics, Continued

| SYMBOL | DESCRIPTION | CONDITIONS | MIN | ТҮР | MAX | UNITS |
|--------------------------|--|--|-----|-----|-----|-------|
| EN | | | | | | |
| ViH | | | | 900 | | mV |
| VIL | | | | 550 | | mV |
| 1 | | V _{EN} = 5V | | 7.5 | | μA |
| IEN | EN input current | V _{EN} = V _{IN} = 12.6V | | 35 | | μA |
| General Pur | pose Inputs / Outputs (G | PIO) | | • | • | |
| VIH | Input Threshold High | | 3.5 | | | V |
| VIL | Input Threshold Low | | | | 1.5 | V |
| Ilkg | Input Leakage | | -1 | | +1 | μA |
| Vон | Output Logic High | I _{OH} =-8mA | 4 | | | V |
| V _{OL} | Output Logic Low | I _{OL} =8mA | | | 0.5 | V |
| I _{OH} | Output Current High | | -8 | | | mA |
| lol | Output Current Low | | | | 8 | mA |
| RESET | | | | | | |
| VIH | Input Threshold High | | 3.5 | | | V |
| VIL | Input Threshold Low | | | | 1.5 | V |
| Ilkg | Input Leakage | | -1 | | +1 | μA |
| SCL, SDA (l ² | ² C Interface) | | | | | |
| fscl | Clock Frequency | EEPROM loading, Step 1, IDTP9036A as Master | | 100 | | kHz |
| fscl | Clock Frequency | EEPROM loading, Step 2, IDTP9036A as Master | | 300 | | kHz |
| f _{SCL} | Clock Frequency | IDTP9036A as Slave | 0 | | 400 | kHz |
| thd;sta | Hold Time (Repeated) for START Condition | | 0.6 | | | μs |
| thd;dat | Data Hold Time | I ² C-bus devices | 10 | | | ns |
| tLOW | Clock Low Period | | 1.3 | | | μs |
| t HIGH | Clock High Period | | 0.6 | | | μs |
| tsu;sta | Set-up Time for Repeated START Condition | | 100 | | | ns |

ELECTRICAL CHARACTERISTICS

 \overline{EN} = RESET = 0V, REG_IN = BUCK5VT_IN = 12V. IN = SW = Open. T_A = -40 to +85°C, unless otherwise noted. Typical values are at 25°C, unless otherwise noted.

Table 4. Device Characteristics, Continued

| SYMBOL | DESCRIPTION | CONDITIONS | MIN | ТҮР | МАХ | UNITS |
|-----------------------------|--|--------------------------------|------|------|-----|-------|
| tbuf | Bus Free Time Between STOP and START Condition | | 1.3 | | | μs |
| Св | Capacitive Load for Each Bus Line | | | | 100 | pF |
| CBIN | SCL, SDA Input Capacitance ⁵ | | | 5 | | pF |
| VIL | Input Threshold Low | | | | 1.5 | V |
| VIH | Input Threshold High | When powered by device 5V | 3.5 | | | V |
| Ilkg | Leakage Current | | -1.0 | | 1.0 | μA |
| V _{OL} | Output Logic Low (SDA) | I _{PD} = 2mA (Note 1) | | | 0.5 | V |
| I _{OH} | Output Current High | | -2 | | | mA |
| lol | Output Current Low | | | | 2 | mA |
| Analog-to-Dig | ital Converter | | | | | |
| Ν | ADC Conversion Resolution | | | 12 | | Bit |
| f SAMPLE | Sampling Rate | | | 62.5 | | kSPS |
| Channel | Number of Channels at ADC MUX input | | | 8 | | |
| ADC _{CLK} | ADC Clock Frequency | | | 1 | | MHz |
| $V_{\text{IN}_{\text{FS}}}$ | Full-Scale Input Voltage | | | 2.39 | | V |
| Microcontro | ller | | | | | |
| FCLOCK | Clock Frequency | | | 40 | | MHz |
| V _{MCU} | MCU Supply Voltage from internal 2.5V LDO | | | 2.5 | | V |

Note 1: BUCK5VT_IN, REG_IN. These pins must be connected together at all times.

Note 2: This current is the sum of the input currents for REG_IN and BUCK5VT_IN.

Note 3: DC-DC BUCK5VT, LD02P5V and LD05V are intended only as internal device supplies and must not be loaded externally except for the EEPROM, thermistor, LED, buzzer and pull-up resistor loads (up to an absolute maximum of 8mA), as recommended in Figure 11 WPC "Qi" Compliance Schematic and Table 7 WPC "Qi" Compliance Bill of Materials. If any of these outputs is used to power external loads, the performance of the IDTP9036A is not guaranteed.

Note 4: Any of the GPIO pins is capable of sourcing 8mA, but if more than one is sourcing current, the total current must not exceed 8mA. Note 5: The 2.5V LDO is powered by the 5V DC/DC converter, so the LDO's output current must be counted in the output current budget of the DC/DC converter.

PIN CONFIGURATION




Figure 2. IDTP9036A Pin Configuration (NTG48 TQFN-48L 6.0 mm x 6.0 mm x 0.75 mm, 0.4mm pitch)

PIN DESCRIPTION

Table 5. IDTP9036A NTG48 Package Pin Functions by Pin Number

| | | J | |
|----|----------------------|-----|---|
| 1 | GPIO_6 | I/O | General purpose input/output 6. Must be connected to pin 45. |
| 2 | GPIO_5 | I/O | General purpose input/output 5. Must be connected to pin 46. |
| 3 | GPIO_4 | I/O | General purpose input/output 4 |
| 4 | GPIO_3 | I/O | General purpose input/output 3 |
| 5 | GPIO_2 | I/O | General purpose input/output 2. Must be connected to pin 47. |
| 6 | GPIO_1 | I/O | General purpose input/output 1 |
| 7 | GPIO_0 | I/O | General purpose input/output 0 |
| 8 | SCL | I/O | I ² C clock |
| 9 | SDA | I/O | I ² C data |
| 10 | NC1 | - | Internally connected. Must be connected to GND. |
| 11 | NC2 | - | Internally connected. Must be left unconnected. |
| 12 | RESET | I | Active-high chip reset pin. A $1\mu F$ ceramic capacitor must be connected between this pin and LDO5V, and a $100 k\Omega$ resistor to GND. |
| 13 | ĒN | I | Active-low enable pin. Device is suspended and placed in low current (sleep) mode when pulled high. Tie to GND for stand-alone operation. |
| 14 | REFGND | - | Signal ground connection. Must be connected to AGND. |
| 15 | REG_IN ¹ | I | LDO5V power supply input. A $1\mu F$ ceramic capacitor must be connected between this pin and GND. This pin must be connected to pin 24. |
| 16 | LDO5V ² | 0 | 5V LDO output. A 1μ F ceramic capacitor must be connected between this pin and GND. |
| 17 | LDO2P5V ² | 0 | 2.5V LDO output. A 1µF ceramic capacitor must be connected between this pin and GND. |
| 18 | LDO2P5V_IN | I | $2.5V\ LDO$ input. The LDO2P5V_IN input must be connected to BUCK5VT. A 1µF ceramic capacitor must be connected between this pin and GND. |
| 19 | BUCK5VT ² | I | Power and digital supply input to internal circuitry |
| | | | |

Product Datasheet

Table 5. IDTP9036A NTG48 Package Pin Functions by Pin Number

| PIN | NAME | TYPE | DESCRIPTION | | |
|-----|-----------------|------|--|--|--|
| 20 | BST | I | Bootstrap pin for BUCK converter top switch gate drive supply | | |
| 21 | AGND | - | Analog ground connection. Connect to signal ground. Must be connected to REFGND. | | |
| 22 | DGND | - | Digital ground connection. Must be connected to GND. | | |
| 23 | NC3 | - | Internally connected. Must be left unconnected. | | |
| 24 | BUCK5VT_IN1 | I | Buck converter power supply input. Connect 0.1μ F and 1μ F ceramic capacitors between this pin and PGND. This pin must be connected to pin 15. | | |
| 25 | BUCK5VT_SNS | I | Buck regulator feedback. Connect to the high side of the buck converter output capacitor. | | |
| 26 | LX | 0 | Switch Node of BUCK converter. Connects to one of the inductor's terminals. | | |
| 27 | VOSNS | I | Coil voltage sense input. Not used. Connect to ground. | | |
| 28 | PGND | - | Power ground | | |
| 29 | PGND | - | Power ground | | |
| 30 | PGND | - | Power ground | | |
| 31 | NC4 | - | Internally connected. Must be left unconnected. | | |
| 32 | PGND | - | Power ground | | |
| 33 | SW | - | | | |
| 34 | SW | - | Internally connected. These pins must be left unconnected (open) at all times. | | |
| 35 | SW | - | | | |
| 36 | NC5 | - | Internally connected. Must be left unconnected. | | |
| 37 | IN ¹ | - | | | |
| 38 | IN ¹ | - | Internally connected. These pins must be left unconnected (open) at all times. | | |
| 39 | IN ¹ | - | | | |
| 40 | ISNS | 0 | ISNS output signal | | |

| PIN | NAME | TYPE | DESCRIPTION |
|-----|-----------------------|---------|--|
| 41 | HPF | Ι | High pass filter input |
| 42 | IC1 | | Reserved for special designs. Must be connected to GND. |
| 43 | GND | - | Ground |
| 44 | IC2 | | Reserved for special designs. Must be connected to GND. |
| 45 | IC3 | | Reserved for special designs. Must be connected to GPIO6. |
| 46 | IC4 | | Reserved for special designs. Must be connected to GPIO5. |
| 47 | IC5 | | Reserved for special designs. Must be connected to GPIO2. |
| 48 | IC6 | | Reserved for special designs. Must be left unconnected. |
| 49 | Center Exposed Pad | Thermal | EP, Center Exposed Pad, is on the bottom of the package and must be electrically tied to GND. For good thermal performance, solder to a large copper pad embedded with a pattern of plated through-hole vias. The die is not electrically bonded to the EP, and the EP must not be used as a current-carrying electrical connection. |

Note 1: REG_IN, BUCK5VT_IN. These pins must be connected together at all times.

Note 2: DC-DC BUCK5VT, LDO2P5V and LDO5V are intended only as internal device supplies and must not be loaded externally except for the EEPROM, thermistor, LED, buzzer and pull-up resistor loads (up to an absolute maximum of 8mA), as recommended in Figure 11 WPC "Qi" Compliance Schematic and Table 7 WPC "Qi" Compliance Bill of Materials.

TYPICAL PERFORMANCE CHARACTERISTICS

EN = RESET = 0V, REG_IN = BUCK5VT_IN = 12V. IN = SW = Open. TA = 25°C, unless otherwise noted.




Figure 3. Efficiency vs. RX Output Power with Left Coil #1




Figure 4. Efficiency vs. RX Output Power with Center Coil #2




Figure 5. Efficiency vs. RX Output Power with Right Coil #3



SIMPLIFIED SYSTEMS APPLICATIONS DIAGRAM




Figure 6. IDTP9036A/IDTP9020 Simplified Systems Application Diagram




Figure 7. IDTP9036A Internal Functional Block Diagram

15

THEORY OF OPERATION

The IDTP9036A is a highly-integrated WPC¹ (Wireless Power Consortium)-compliant wireless power charging IC solution for the transmitter base station. It can deliver more than 5W of power to the receiver when used with the IDTP9020 or 5W in WPC "Qi" mode using near-field magnetic induction as a means to transfer energy

OVERVIEW

Figure 7 shows the block diagram of the IDTP9036A. When the VIN_UVLO block detects that the voltage at REG_IN and BUCK5VT_IN (connected together externally) is above the Vin_rising UVLO threshold and EN is at a logic LOW, the Enable Sequence circuitry activates the voltage reference, the 5V and 2.5V LDOs, and the 5V buck switching regulator.

The voltages at the outputs of the LDOs and the buck regulator are monitored to ensure that they remain in regulation, and the adaptor voltage, coil current, and internal temperature are monitored.

The digital block and the MCU output a PWM signal via GPIO0 to the external output inverter powering the selected external field-generating coil.

Communication packets from the receiver in the mobile device are detected and filtered by an external operational amplifier and passive filter, then provided to the ISNS pin to be further processed by the Demodulator and converted to digital signals that can be read by the MCU.

Several internal voltages are digitized by the ADC and supplied to the MCU for system control and algorithm – related purposes. Two GPIO ports are available to the system designer for driving LEDs and a buzzer. The clock for the MCU and other circuitry is generated by an internal RC oscillator. I²C SDA and SCL pins permit communication with an external device or host.

UNDER VOLTAGE LOCKOUT (UVLO)

The IDTP9036A has a built-in UVLO circuit that monitors the input voltage and enables normal operation, as shown in Figure 8.




Figure 8. VIN versus UVLO threshold with /EN low.

OVER-TEMPERATURE PROTECTION

The internal temperature of the IDTP9036A is monitored, and the part shuts down if the temperature exceeds 140°C and reactivates when the temperature falls below 110°C.

EXTERNAL DRIVERS and INVERTER

The external gate driver circuitry drives the off-chip power FETs. The FETs are configured as a power inverter that switches the top sides of the resonant circuits between the VIN supply voltage and ground at a rate set by the MCU control algorithm.

Note 1 - Refer to the WPC specification at http://www.wirelesspowerconsortium.com/ for the most current information

DEMODULATOR


Power is transferred from the transmitter to the receiver through the coupling of their respective coils: a looselycoupled transformer. The amount of power transferred is determined by the transmitter's switching frequency (115kHz-205kHz, by WPC¹), and is controlled by the receiver through instructions the receiver sends back through the same coils to the transmitter to change increase or decrease power, end power transfer, or do something else. The instructions take the form of data packets which the receiver modulates on the carrier. The modulation is detected and then coupled through a series of filters connected to the IDTP9036A's Demodulator and then fed to the HPF pin. Recovering the data packets is the function of the Demodulator. Decoding and executing the packets is one of the functions of the MCU.

MICRO-CONTROLLER UNIT (MCU)

The IDTP9036A's MCU processes the algorithm, commands, and data that control the power transferred to the reciever. The MCU is provided with RAM and ROM, and parametric trim and operational modes are set at the factory through the One-Time Programming (OTP) block, read by the MCU at power-up. Communication with external memory is performed through I²C via the SCL and SDA pins.

APPLICATIONS INFORMATION

The recommended applications schematic diagram is shown in Figure 11. The IDTP9036A operates from a $12V_{DC}$ (±5%) input. The switching frequency varies from 115kHz to 205kHz. At the 205kHz limit the duty cycle is also variable. The power transfer is controlled via changes in switching frequency and duty cycle. The base or TXside has three series-resonance circuits made of a WPC Type-A6 triple coil and three capacitors. Two of the coils are 11.5µH each, and the other one is 12.5µH, each with a series resonant capacitor (~133nF or 147nF). The resonant circuits are driven by an external half-bridge inverter, as shown in Figure 9. Only the resonant circuit that is aligned with a receiver coil gets a complete path from the inverter output to power ground. The selection is made by voltage levels from GPIO5 and GPIO6, each of which drives a selection FET directly and drives an input of a wired-NAND circuit that activates or de-activates the third resonant circuit.



Product Datasheet

Figure 9. Half Bridge inverter TX Coil Driver.

EXTERNAL CHIP RESET and \overline{EN}

The IDTP9036A can be externally reset by pulling the RESET pin to a logic high above the V_{IH} level.

The RESET pin is a dedicated high-impedance active-high digital input, and its effect is similar to the power-up reset function. Because of the internal low-voltage monitoring scheme, the use of the external RESET pin is not mandatory. A manual external reset scheme can be added by connecting 5V to the RESET pin through a simple switch. When RESET is HIGH, the microcontroller's registers are set to the default configuration. When the RESET pin is released to a LOW, the microcontroller starts executing the code from the EEPROM.

If the particular application requires the IDTP9036A to be disabled, this can be accomplished with the $\overline{\text{EN}}$ pin. When the $\overline{\text{EN}}$ pin is pulled high, the device is suspended and placed in low current (sleep) mode. If pulled low, the device is active.

The current into EN is approximately

$$I_{\overline{EN}} = \frac{V_{\overline{EN}} - 2V}{300k\Omega}$$

for input voltages between V_{IN} and +2V, and close to zero if $V(\overline{EN})$ is less than 2V.

SYSTEM FEEDBACK CONTROL (WPC)

The IDTP9036A contains logic to demodulate and decode error packets sent by the mobile device (Rx-side), and adjusts power transfer accordingly. The IDTP9036A varies the switching frequency of the external half bridge inverter between 115kHz to 205 kHz to adjust power transfer. The mobile device controls the amount of power transferred via a communication link that exists from the mobile

device to the base station. The mobile device (IDTP9020 or another WPC-compliant receiver) communicates with the IDTP9036A via Communication Packets. Each packet has the following format:



The overall system behavior between the transmitter and receiver follows the state machine diagram below:




Figure 10. System state machine diagram

The IDTP9036A performs four phases: Selection, Ping, Identification & Configuration, and Power Transfer.

START (SELECTION) PHASE

In this phase, the IDTP9036A operates in a low power mode to determine if a potential receiver has been placed on the coil surface prior to the PING state. Twice a second, the IDTP9036A applies a brief AC signal sequentially to each one of the coils of the triple A6 coil and listens for a response. When a response is found, it locks its output and communication sense line to that coil.

PING PHASE

In this phase, the IDTP9036A applies a power signal at 175 kHz with a fixed 50% duty cycle and attempts to establish a communication link with a mobile device.

Required packet(s) in PING:

1. Signal Strength Packet (0x01)

The mobile device must send a Signal Strength Packet within a time period specified by the WPC, otherwise the power signal is terminated and the process repeats.

The mobile device calculates the Signal Strength Packet value, which is an unsigned integer value between 0-255, based on this formula:

Signal Strength Value =
$$\left(\frac{U}{U_{max}}\right)$$
.256

where U is a monitored variable (i.e. rectified voltage/current/power) and U_{max} is a maximum value of that monitored variable expected during the digital ping phase at 175 kHz.

If the IDTP9036A does not detect the start bit of the header byte of the Signal Strength Packet during the Ping Phase, it removes the Power Signal after a delay. If a Signal Strength Packet is received, the IDTP9036A goes to the Identification and Configuration Phase. If the IDTP9036A does not move to the Identification and Configuration Phase after receiving the Signal Strength Packet, or if a packet other than a Signal Strength Packet is received, then power is terminated and eventually a new selection phase will begin.

IDENTIFICATION AND CONFIGURATION (ID & Config)

In this phase, the IDTP9036A tries to identify the mobile device and collects configuration information.

Required packet(s) in ID & Config:

- 1. Identification Packet (0x71)
- 2. Extended Identification Packet (0x81)*
- 3. Configuration Packet (0x51)

* If Ext bit of 0x71 packet is set to 1.

Also, the IDTP9036A must correctly receive the following sequence of packets without changing the operating point (175 kHz @ 50% duty cycle):

- 1. Identification Packet (0x71)
- 2. Extented Identification (0x81)
- 3. Up to 7 optional configuration packets from the following set:

- a. Power Control Hold-Off Packet (0x06)
- b. Proprietary Packet (0x18 0xF2)
- c. Reserved Packet
- 4. Configuration Packet (0x51)

If the IDTP9036A does not detect the start bit of the header byte of the next packet in the sequence within a WPC-specified time after receiving the stop bit of the checksum byte of the preceding Signal Strength Packet, then the Power Signal is removed within after a delay. If a correct Control Packet in the above sequence is received late, or if Control Packets that are not in the sequence are received, the IDTP9036A removes the Power Signal after a delay.

POWER TRANSFER PHASE

In this phase, the IDTP9036A adapts the power transfer to the receiver based on control data it receives in Control Error Packets.

Required packet(s) in Power Transfer:

- 1. Control Error Packet (0x03)
- 2. Rectified Power Packet (0x04)

For this purpose, the IDTP9036A may receive zero or more of the following packets:

- 1. Control Error Packet (0x03)
- 2. Rectified Power Packet (0x04)
- 3. Charge Status Packet (0x05)
- 4. End Power Transfer Packet (0x02)
- 5. Any Proprietary Packet
- 6. Any reserved Packets

If the IDTP9036A does not correctly receive the first Control Error Packet in time, it removes the Power Signal after a delay. Because Control Error Packets come at a regular interval, the IDTP9036A expects a new Control Error Packet after receiving the stop bit of the checksum byte of the preceding Control Error Packet. If that does not happen, then the IDTP9036A removes the Power Signal. Similary, the IDTP9036A must receive a Rectified Power Packet within a WPC-specified time after receiving the stop bit of the checksum byte of the Configuration Packet (which was received earlier in the *identification and configuration* phase). Otherwise, it removes the Power Signal. Upon receiving a Control Error value, the IDTP9036A makes adjustments to its operating point after a delay to enable the Primary Coil current to stabilize again after communication.

If the IDTP9036A correctly receives a packet that does not comply with the sequence, then it removes the Power Signal.

FOREIGN OBJECT DETECTION (FOD)

In addition to over-temperature protection, the IDTP9036A employs a proprietary FOD technique which detects foreign objects placed on the base station. The FOD algorithm is multi-layered and may issue warnings and/or change device operation depending on the severity of the warning.

FOD is an optional feature that is not included in the standard firmware. Please contact IDT to incorporate this feature into a specific product, indicating volume and business case.

Product Datasheet

APPLICATIONS INFORMATION




Figure 11. IDTP9036A WPC "Qi" Compliance Low-cost Schematic (See IDTP9036A Evaluation Kit User Manual for complete details and optional components.)

IDTP9036A






Figure 11a. Input power, LDO5V, LEDs, buzzer, and I²C

Product Datasheet




Figure 11b. Wired-NOR using GPIO5 and GPIO6, LDO2P5V

IDTP9036A






Figure 11c. External inverter logic, drivers, switches, and current sense

Product Datasheet




Figure 11d. Coil switching

Table 7. IDTP9036A WPC "Qi" Compliance Bill of Materials

| Item | Quantity | Part | Part_Number | Reference | Value | PCB Footprint |
|------|----------|---|------------------------------------|------------------------------|-------------------------|--------------------------------------|
| 1 | . 18 | | | P3,IO3,GND3,P4,IO4,LDO5, | ТР | TEST_PT30DPAD |
| | | | | IO5,+5V,IO6,P9,P10,P11, | | |
| | | | | P12,P17,SDA,SCL,RST,EN | | |
| 2 | 1 | BUZZER AUDIO PIEZO 25VP-P SMD | PS1240P02CT3 | BZ1 | Buzzer | buzz_ps1240 |
| 3 | 1 | CAP CER 4700PF 50V 10% X7R 0402 | C1005X7R1H472K050BA | C1 | 4.7nF | 40 |
| 4 | 6 | CAP CER 0.1UF 50V 10% X7R 0402 | C1005X7R1H104K | C2,C41,C42,C45,C52,C55 | 0.1uF | 40 |
| 5 | | CAP CER 0.1UF 50V 10% X7R 0603 | GRM188R71H104KA93D | C3,C17,C21,C34 | 0.1uF | 60 |
| 6 | | CAP CER 22UF 25V 10% X5R 1206 | GRM31CR61E226KE15L | C4,C50 | 22uF | 120 |
| 7 | 1 | CAP CER 0.015UF 50V 10% X7R 0402 | GRM155R71H153KA12D | C5 | 15nF | 40 |
| 8 | | CAP CER 82nF 100V 5% NP0 1812 | C1812C823J1GACTU | C8,C11,C20 | 82nF | 181 |
| 9 | | CAP CER 1UF 25V 10% X7R 0603 | C1608X7R1E105K | C12,C14,C25,C51,C83,C84 | 1uF | 60 |
| 10 | | CAP CER 0.047UF 16V 10% X7R 0603 | GRM188R71C473KA01D | C15 | 47nF | 60 |
| 11 | | CAP CER 10UF 25V 20% X5R 0805 | C2012X5R1E106M | C18,C22 | 10uF | 80 |
| 12 | - | CAP CER 6800PF 50V 10% X7R 0402 | C1005X7R1H682K | C23 | 6.8nF | 40 |
| 13 | | CAP CER 0.056UF 100V 5% NP0 1812 | C1812C563J1GACTU | C24,C28 | 56nF | 181 |
| 14 | | CAP CER 1000PF 50V 10% X7R 0402 | C1005X7R1H102K | C26 | 1nF | 40 |
| 15 | | CAP CER 0.022UF 50V 10% X7R 0603 | C1608X7R1H223K | C27,C46,C48 | 22nF/50V | 60 |
| 16 | | CAP CER 3300PF 50V 10% X7R 0402 | C1005X7R1H332K | C29 | 3.3nF | 40 |
| 17 | | CAP CER 0.068UF 100V 5% NP0 1812 | C1812C683J1GACTU | C30 | 68nF | 181 |
| 18 | | CAP CER 3300PF 100V 10% X7R 0603 | C1608X7R2A332K | C32,C47,C49 | 3.3nF | 60 |
| 19 | | TBD 0402 | NP | C53 | NP | 40 |
| 20 | | | GRM188R71C473KA01D | C69 | 47nF | 60 |
| 21 | | CAP CER 100PF 200V 5% NP0 0805 | C0805X101J2GACTU | C71,C77,C79 | NP | 80 |
| 22 | | CAP CER 470PF 50V 10% X7R 0603 | C1608X7R1H471K | C74,C75,C76 | 470pF | 60 |
| 23 | | C 251/ V7D 0402 | C1005X7R1H104K | C82 | 0.1uF | 40 |
| 24 | | Cap 25V X7R 0402 | C1005X7R1E222K | C85 | 2.2nF | 40 |
| 25 | | LED SMARTLED 630NM RED 0603 SMD | L29K-G1J2-1-0-2-R18-Z | D1 | RED | 0603_DIODE |
| 26 | | LED SMARTLED GREEN 570NM 0603 | LG L29K-G2J1-24-Z | D2 | GREEN | 0603_DIODE SOD123 |
| 27 | | DIODE SWITCH 200V 250MW SOD123 PC TEST POINT MINIATURE SMT | BAV21W-7-F | D9,D10,D11 | Diode | |
| 28 | 9 | PC TEST POINT MINIATURE SMT | 5015 | VIN1,PGND1,GND1,GND2, | TEST POINT | TEST_PT_SM_135X70 |
| 29 | 1 | CONN HEADER LOPRO STR 10POS GOLD | F102208 1 | VINAD, VIN, PGND, GNDAD, GND | 12C connector | |
| | | | 5103308-1 | J3 | I2C connector | LOPRO8PIN01INREVB |
| 30 | | PJ-002AH IND 4p7uH 500mA SMD | PJ-002AH XPL2010-472MLB | J3 L1 | AC_Adapter | CONN_POWER_JACK5_5MM 80 |
| 32 | | IND 4p70H SOOTIA SIVID | | 12 | 4.7uH | |
| 33 | | CHOKE COMMON MODE 1400 OHM SMD | Y31-60050F ACM4520-901-2P-T-000 | L2 L3 | A6 3-Coil Tx ACM4520 | 3coil_a6_standard emi_tdk_acm4520 |
| 33 | | MOSFET N-CH 80V 8-SOIC | SiR826ADP | Q1,Q22,Q23 | SiR826ADP | SOIC8LD_PWRPAK_FET |
| 34 | | TRANS PNP LP 100MA 45V SOT23 | BC857CLT1G | Q1,Q22,Q23 | BC857CL | SOT23_3 |
| 36 | | MOSFET N-CH 60V 115MA SOT323 | 2N7002 | Q6,Q7,Q8,Q11,Q12,Q13,Q14, | 2N7002 | SOT23_3 |
| 50 | | | 2.17.002 | Q15 | 2117002 | 50125_5 |
| 37 | 3 | MOSFET N-CH SGL 60V 340MA SOT323 | 2N7002WT1G | Q16,Q17,Q18 | 2N7002 | SOT23_3 |
| 38 | | | DMG7430LFG | Q20,Q21 | DMG7430LFG | powerdi3333_8ld_fet |
| 39 | | RES 10K OHM 1/10W 5% 0603 SMD | ERJ-3GEYJ103V | R1,R4,R26,R74,R94,R98, | 10K | 40 |
| | | | | R107,R116,R119 | | |
| 40 |) 1 | RES 6.80K OHM 1/16W 1% 0402 SMD | RC0402FR-076K8L | R2 | 6.8K | 40 |
| 41 | | RES 4.7K OHM 1/10W 5% 0402 SMD | ERJ-2GEJ472X | R5,R7,R97,R111 | 4.7K | 40 |
| 42 | | RES 2.7K OHM 1/10W 5% 0402 SMD | ERJ-2GEJ272X | R10,R13 | 2.7K | 40 |
| 43 | 2 | RES 100K OHM 1/10W 5% 0402 SMD | ERJ-2GEJ104X | R14,R19 | 100K | 40 |
| 44 | | RES 10.0K OHM 1/10W 1% 0402 SMD | ERJ-2RKF1002X | R22 | 10K | 40 |
| 45 | 6 | RES 10.0K OHM 1/10W 1% 0603 SMD | ERJ-3EKF1002V | R23,R35,R53,R54,R56,R57 | 10K | 60 |
| 46 | 4 | RES 47K OHM 1/10W 5% 0402 SMD | ERJ-2GEJ473X | R29,R62,R70,R120 | 47K | 40 |
| 47 | 3 | RES 249 OHM 1/10W 1% 0603 SMD | ERJ-3EKF2490V | R59,R60,R61 | 249 | 60 |
| 48 | | RES 15K OHM 1/10W 5% 0603 SMD | ERJ-3GEYJ153V | R63,R64,R65 | 15K | 60 |
| 49 | 1 | RES 422 OHM 1/10W 1% 0402 SMD | ERJ-2RKF4220X | R66 | 422 | 40 |
| 50 | | | NP | R69,R117 | NP | 40 |
| 51 | . 2 | RES 330 OHM 1/10W 5% 0603 SMD | ERJ-1GEJ331C | R73,R75 | 330 | 20 |
| 52 | 2 | | ERJ-1GEJ100C | R76,R77 | 10 | 20 |
| 53 | | RES 240 OHM 1/10W 5% 0402 SMD | ERJ-2GEJ241X | R81 | 240 | 40 |
| 54 | | RES 10 OHM 1/20W 5% 0201 SMD | ERJ-1GEJ100C | R82 | 10 | |
| 55 | | RES 100 OHM 1/10W 5% 0603 SMD | ERJ-3GEYJ101V | R84 | 100 | 60 |
| 56 | | RES 0.02 OHM 0.5W 1% 1206 SMD | PF1206FRF070R02L | R86 | 0.02 | 251 |
| 57 | | RES 100 OHM 1/10W 5% 0402 SMD | ERJ-2GEJ101X | R87,R88 | 100 | 40 |
| 58 | | RES 3.3K OHM 1/10W 5% 0402 SMD | ERJ-2GEJ332X | R89 | 3.3K | 40 |
| 59 | | RES 1/10W 1% 0402 SMD | TBD | R108 | NP | 40 |
| 60 | | RES 22K OHM 1/10W 1% 0402 SMD | ERJ-2RKF2202X | R109 | 22K | 40 |
| 61 | | RES 4.99K OHM 1/10W 1% 0402 SMD | ERJ-2RKF4991X | R114 | 4.99K | 40 |
| 62 | | RES 3.92K OHM 1/10W 1% 0402 SMD | ERJ-2RKF3921X | R118 | 3.92K | 40 |
| 63 | | RES 100K OHM 1/10W 1% 0402 SMD | CRCW040243K0JNED | R121 | 43K | 40 |
| 64 | | RES 0.33 OHM 1/10W 1% 0603 SMD | ERJ-3RQJR33V | R122 | 0.33 | 60 |
| 65 | | THERMISTOR NTC K 5% RADIAL | NTCLE203E3103JB0 | Th1,Th2,Th3 | NP | NTC1 |
| 66 | | Wireless controller | P9036A | U1 | IDTP9036A | NTG_48LD_6X6MM_0P4PITCH |
| 67 | | IC EEPROM 64KBIT 400KHZ 8TDFN | 24AA64T-I/MNY | U2 | 24AA64T-I/MNY | DFN8 |
| 68 | | IC D-TYPE F-F W/CLR PRESET SM8 | SN74LVC2G74 | U4 | 74LVC2G74 | LSSOP_8LD |
| | 1 | IC AMP SINGLE R-R I/O SOT23-5 | FAN4174IS5XCT-ND | U9 | FAN4174 | SOT_23_5 |
| 69 | | IC Quad 2 input AND Gate | 74AHCT08BQ,115 | U10 | 74AHCT08 | DHVQFN 14LD 2p5x3mm |
| 70 | | | | | | |
| | . 1 | IC OPAMP GP R-R CMOS 1MHZ SC70-5 | AD8614ARTZ-REEL7 IDTP9090 | U12 U13 | AD8614 IDTP9090 | SOT_23_5 nlg8LD_3x3_0p65mm |

Note 1: Recommended capacitor temperature/dielectric and voltage ratings: 100V capacitors are recommended because 100Vp-p voltage transients may appear on the resonance capacitors as stated in the WPC specification. C0G/NPO-type capacitor values stay relatively constant with voltage while X7R and X5R ceramic capacitor values de-rate from 40% to over 80%. The decision to use lower voltage 50V C0G/NPO capacitors is left to the end user.

External Components

The IDTP9036A requires a minimum number of external components for proper operation (see the BOM in Table

7). A complete design schematic compliant to the WPC "Qi" standard is given in Figure 11. It includes WPC "Qi" LED signaling, buzzer, and an EEPROM for loading IDTP9036A firmware.

I²C Communication

The IDTP9036A includes an I²C block which can support either I²C Master or I²C Slave operation. After power-onreset (POR), the IDTP9036A will initially become I²C Master for the purpose of uploading firmware from an external memory device, such as an EEPROM. The I²C Master mode on the IDTP9036A does not support multimaster mode, and it is important for system designers to avoid any bus master conflict until the IDTP9036A has finished any firmware uploading and has released control of the bus as I²C Master. After any firmware uploading from external memory is complete, and when the IDTP9036A begins normal operation, the IDTP9036A is normally configured by the firmware to be exclusively in I²C Slave mode.

For maximum flexibility, the IDTP9036A tries to communicate with the first address on the EEPROM at 100kHz. If no ACK is received, communication is attempted at the other addresses at 300kHz.

EEPROM

The IDTP9036A requires an external EEPROM which contains either standard or custom TX firmware. The external EEPROM memory chip is pre-programmed with a standard start-up program that is automatically loaded when 12V power is applied. The IDTP9036A uses I²C slave address 0x52 to access the EEPROM. The IDTP9036A slave address is 0x39. The EEPROM can be reprogrammed to update the start-up program using the IDT Windows GUI (see the IDTP9036A-Qi Demo Board User Manual for complete details). A serial 8Kbyte (8Kx8 64Kbits) external EEPROM is sufficient.

If the standard default firmware is not suitable for the application, custom ROM options are possible. Please contact IDT sales for more information. IDT will provide the appropriate image in the format best suited to the application.

Overview of Standard GPIO Usage

There are 7 GPIO's on the IDTP9036A transmitter IC, of which two are available for use as follows:

 GPIO3: Green LED_B to indicate standby, power transfer, and power complete. Table 8 lists how the red and green LEDs can be used to display information about the IDTP9036A's operating modes. The table also includes information about external resistors or internal pull up/down options to select LED modes. Eight of the ten LED modes (those associated with advanced charging modes) are currently designated as "Future" modes.

• GPIO4: Red LED and AC or DC buzzer (optional) with resistor options for different buzzer.

LED FUNCTIONS

Two GPIOs are used to drive LEDs which indicate, through various on/off and illumination options, the state of charging and some possible fault conditions.

A red LED indicates various Fault and FOD ("Foreign Object Detection") states. The green LED indicates Power Transfer and Charge Complete state information. Upon power up, the two LEDs together may optionally indicate the Standby State and remain in this state until another of the defined Operational States occurs

As shown in Figure 12, one or two resistors configure the defined LED option combinations. The DC voltage set in this way is read one time during power-on to determine the LED configuration. To avoid interfering with the LED operation, the useful DC voltage range must be limited to not greater than 1Vdc.




Figure 12. IDTP9036A LED Resistor Options.

LED Pattern Operational Status Definitions:

Blink Slow, Fast, repeat.

| LED Control | LED Select | | LED #/ | Operational Status | | | FOD | |
|-------------|-----------------------|-----------------------|-------------|--------------------|-------------------|----------|-----------|------------|
| Option | Resistor Value | Description | Color | Standby | Transfer | Complete | Condition | Warning |
| | | | LED1- Green | ON | BLINK SLOW | ON | OFF | OFF |
| 1 | Pull Down | Standby LEDs ON | LED2- Red | ON | OFF | OFF | ON | BLINK FAST |
| | | | LED1- Green | ON | BLINK SLOW | ON | OFF | OFF |
| 2 | R1 | Standby LEDs ON plus | LED2- Red | ON | OFF | OFF | ON | BLINK FAST |
| | | | LED1- Green | ON | BLINK SLOW | ON | OFF | OFF |
| 3 | R2 | Standby LEDs ON plus | LED2- Red | ON | OFF | OFF | ON | BLINK FAST |
| | | | LED1- Green | ON | BLINK SLOW | ON | OFF | OFF |
| 4 | R3 | Standby LEDs ON plus | LED2- Red | ON | OFF | OFF | ON | BLINK FAST |
| | | | LED1- Green | ON | BLINK SLOW | ON | OFF | OFF |
| 5 | R4 | Standby LEDs ON plus | LED2- Red | ON | OFF | OFF | ON | BLINK FAST |
| | | | LED1- Green | OFF | BLINK SLOW | ON | OFF | OFF |
| 6 | Pull Up | Standby LEDs OFF | LED2- Red | OFF | OFF | OFF | ON | BLINK FAST |
| | | | LED1- Green | OFF | BLINK SLOW | ON | OFF | OFF |
| 7 | R5 | Standby LEDs OFF plus | LED2- Red | OFF | OFF | OFF | ON | BLINK FAST |
| | | | LED1- Green | OFF | BLINK SLOW | ON | OFF | OFF |
| 8 | R6 | Standby LEDs OFF plus | LED2- Red | OFF | OFF | OFF | ON | BLINK FAST |
| | | | LED1- Green | OFF | BLINK SLOW | ON | OFF | OFF |
| 9 | R7 | Standby LEDs OFF plus | LED2- Red | OFF | OFF | OFF | ON | BLINK FAST |
| | | | LED1- Green | OFF | BLINK SLOW | ON | OFF | OFF |
| 10 | R8 | Standby LEDs OFF plus | LED2- Red | OFF | OFF | OFF | ON | BLINK FAST |

| Table 8 – IDTP9036A LED Resistor Optioning | (Not all ontions supported | shaded rows are for future developm | ont) |
|---|----------------------------|---|-------|
| Table 0 - IDTF 3030A LLD Resistor Optioning | (Not all options supported | , shaueu lows ale loi lutule uevelopili | enu). |

R1-R8 are created using combination of two 1% resistors. Designates Future Option

Buzzer Function

An optional buzzer feature is supported on GPIO4. The default configuration is an "AC" buzzer. The signal is created by toggling GPIO4 active-high/active-low at a 2kHz frequency.

Buzzer Action: Power Transfer Indication

The IDTP9036A supports audible notification when the device operation successfully reaches the Power Transfer state. The duration of the power transfer indication sound is 400ms.

The latency between reaching the Power Transfer state and sounding the buzzer does not exceed 500ms. Additionally, the buzzer sound is concurrent within ± 250 ms of any change to the LED configuration indicating the start of power transfer.

Buzzer Action: No Power Transfer due to Foreign Object Detected (FOD)

When a major FOD situation is detected such that, for safety reasons, power transfer is not initiated, or that power transfer is terminated, the buzzer is sounded in a repeating sequence: For 30 seconds: 400ms ON, 800ms OFF, repeat Next 30 seconds: Off/silence (but no change to LED on/off patterns)

The pattern is repeated while the error condition exists

The buzzer is synchronized with the FOD LED such that the 400ms on tone corresponds with the red LED illumination and 800ms off (no sound) corresponds with the red LED being off.

Decoupling/Bulk Capacitors

As with any high-performance mixed-signal IC, the IDTP9036A must be isolated from the system power supply noise to perform optimally. A decoupling capacitor of 0.1μ F must be connected between each power supply and the PCB ground plane as close to these pins as possible. For optimum device performance, the decoupling capacitor must be mounted on the component side of the PCB. Additionally, medium value capacitors in the 22µF range must be used at the VIN input to minimize ripple current and voltage droop due to the large current requirements of the resonant half Half-Bridge driver. At least four 22µF capacitors must be used close to the drain

of the top MOSFET of the external half-bridge. The value of the capacitors will decrease as the voltage applied approaches the nominal voltage, due to the ceramic dielectric characteristics. For example, a 22 μ F X7R 25V capacitor's value could be as low as 6 μ F when operating at 13V, depending on the manufacturer.

There must also be an 82μ F to 100μ F bulk capacitor connected at the point where the input voltage to the board is applied. A 100μ F 16V POSCON must be connected between the input supply and ground as shown in Figure 11. POSCON capacitors have much lower ESR than aluminum electrolytic capacitors and will reduce voltage ripple.

ADC Considerations

The GPIO pins can be configured to connect internally to the successive approximation ADC through the ADC's input multiplexer. The ADC has a limited input range, so attention must be paid to the maximum VIN (2.4V). 0.01μ F decoupling capacitors can be added to the GPIO inputs to minimize noise.

WPC TX-A6 Coil

The external half-bridge output connects to three seriesresonance circuits made by a WPC triple Type-A6 coil (two 11.5 μ H side coils and one 12.5 μ H center coil) and series resonant capacitors (total value 133nF for the two side coils and total value 147nF for the center coil). The selected inductor serves as the primary coil of a looselycoupled transformer, the secondary of which is the inductor connected to the power receiver (IDTP9020 or another).

The TX-A6 power transmitter coils are mounted on a ferrite base acting as a shield to concentrate the field on the top side of the coil and to reduce EMI. The coil assembly can be mounted next to the IDTP9036A. Either ground plane or grounded metal shielding (preferably copper) can be added beneath the ferrite shield for added reduction in radiated electrical field emissions. The coil ground plane/shield must be connected to the IDTP9036A ground plane by a single trace.

Resonance Capacitors

The resonance capacitors must be C0G type dielectric and have a DC rating to 100V. Use one 33nF and one 100nF capacitor for each side coil, and one 47nF and one

100nF capacitor for the center coil. The part numbers are shown in Table 7.

Buck Converter

The input capacitors (C_{IN}) must be connected directly between the power pins (REG_IN and BUCK5VT_IN) and power PGND pins as near as possible to the IC pins. The output capacitor (C_{OUT}) must be placed as close to the device and power ground pins (PGND) as possible.

Connect a 47nF bootstrap capacitor rated above 25V between the BST pin and the LX pin.

The output-sense connection to the feedback pin, BUCK5VT_SNS, must be separated from any power trace. Connect the output-sense trace as close as possible to the load point to avoid additional load regulation errors. The buck will regulate the voltage at the point on the output the sense line is connected to.

The power traces, including PGND traces, the LX or 5V output traces, and the VIN trace must be kept short, direct and wide to allow large current flow. Use several via pads when routing power lines between layers.

LDOs

Input Capacitor

The input capacitors must be located as physically close as possible to the power pin (LDO2P5V_IN) and power ground (GND). Ceramic capacitors are recommended for their low ESR and small profile. Also, ceramic capacitors are inherently more capable than tantalum capacitors to withstand input current surges from low impedance sources such as batteries used in portable devices. Typically, 10V- or 16V-rated capacitors are required. The recommended external components are shown in Table 7.

Output Capacitor

For proper voltage regulation and stability, a capacitor is required on the output of each LDO (LDO2P5V and LDO5V). The output capacitor must be placed as close to the device and power (PGND) pins as possible. Since the LDOs have been designed to function with very low ESR capacitors, a ceramic capacitor is recommended for best performance.

PCB Layout Considerations

- For optimum device performance and lowest output phase noise, the following guidelines must be observed. Please contact IDT for Gerber files that contain the recommended board layout.
- As for all switching power supplies, especially those providing high current and using high switching frequencies, layout is an important design step. If layout is not carefully done, the regulator could show instability as well as EMI problems. Therefore, use wide and short traces for high current paths.
- The 0.1µF decoupling capacitors must be mounted on the component side of the board as close as possible to the pins intended to be decoupled. Keep PCB traces to each power pin and to ground vias as short as possible.
- To optimize board layout, place all components on the same side of the board. Route signal traces away from the IDTP9036A.
- The NQG48 6.0mm x 6.0mm x 0.75mm 48L package has an inner thermal pad which requires blind assembly. It is recommended that a more active flux solder paste be used such as Alpha OM-350 solder paste from Cookson Electronics (<u>http://www.cooksonsemi.com</u>). Please contact IDT for Gerber files that contain recommended solder stencil design.
- The package center exposed pad (EP) must be reliably soldered directly to the PCB. The center land pad on the PCB (set 1:1 with EP) must also be tied to the board ground plane, primarily to maximize thermal performance in the application. The ground connection is best achieved using a matrix of platedthrough-hole (PTH) vias embedded in the PCB center land pad for the NTG48. The PTH vias perform as thermal conduits to the ground plane (thermally, a heat spreader) from the solder side of the board.
- On the solder side of the board, these thermal vias embed in a copper fill having the same dimensions as the center land pad on the component side. Recommendations for the via finished hole-size and array pitch are 0.3mm to 0.33mm and 1.3mm, respectively.

- Layout and PCB design have a significant influence on the power dissipation capabilities of power management ICs. This is due to the fact that the surface mount packages used with these devices rely heavily on thermally conductive traces or pads to transfer heat away from the package. Appropriate PC layout techniques must then be used to remove the heat due to device power dissipation. The following general guidelines will be helpful in designing a board layout for lowest thermal resistance:
 - 1. PC board traces with large cross sectional areas remove more heat. For optimum results, use large area PCB patterns with wide and heavy (2 oz.) copper traces.
 - 2. In cases where maximum heat dissipation is required, use double-sided copper planes connected with multiple vias.
 - 3. Thermal vias are needed to provide a thermal path to the inner and/or bottom layers of the PCB to remove the heat generated by device power dissipation.
 - 4. Where possible, increase the thermally conducting surface area(s) openly exposed to moving air, so that heat can be removed by convection (or forced air flow, if available).

Power Dissipation/Thermal Requirements

The IDTP9036A is offered in a TQFN-48L package. The maximum power dissipation capability is 1.3W, limited by the die's specified maximum operating junction temperature, T_J, of 125 °C. The junction temperature rises with the device power dissipation based on the package thermal resistance. The package offers a typical thermal resistance, junction to ambient (θ_{JA}), of 31°C/W when the PCB layout and surrounding devices are optimized as described in the PCB Layout Considerations section. The techniques as noted in the PCB Layout section need to be followed when designing the printed circuit board layout. Care should be exercised to avoid the placement of the IDTP9036A IC package in proximity to other heat generating devices in a given application design. The ambient temperature around the power IC will also have an effect on the thermal limits of an application. The main factors influencing θ_{IA} (in the order of decreasing influence) are PCB characteristics, die/package attach thermal pad size, and internal package construction. Board designers should keep in mind that the package thermal metric θ_{JA} is impacted by the characteristics of the PCB itself upon

Product Datasheet

Product Datasheet

which the TQFN is mounted. Changing the design or configuration of the PCB impacts the overall thermal resistivity and, thus, the board's heat sinking efficiency.

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many systemdependant issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components, affect the power-dissipation limits of a given component.

Three basic approaches for enhancing thermal performance are listed below:

- 1. Improving the power dissipation capability of the PCB design
- 2. Improving the thermal coupling of the component to the PCB
- 3. Introducing airflow into the system

Thermal Overload Protection

The IDTP9036A integrates thermal overload shutdown circuitry to prevent damage resulting from excessive thermal stress that may be encountered under fault conditions. This circuitry will shut down or reset the device if the die temperature exceeds 140°C.

Special Notes

NQG TQFN-48 Package Assembly

Note 1: Unopened Dry Packaged Parts have a one year shelf life.

Note 2: The HIC indicator card for newly opened Dry Packaged Parts should be checked. If there is any moisture content, the parts must be baked for a minimum of 8 hours at 125°C within 24 hours of the assembly reflow process.

PACKAGE OUTLINE DRAWING




Figure 13. IDTP9036A Package Outline Drawing (NTG48 TQFN-48L 6.0 mm x 6.0 mm x 0.75 mm48L, 0.4mm pitch)

ORDERING GUIDE

Table 8. Ordering Summary

| PART NUMBER | MARKING | PACKAGE | AMBIENT TEMP. RANGE | SHIPPING CARRIER | QUANTITY |
|---------------|-----------|----------------------------|------------------------|---------------------|----------|
| P9036A-0NTGI | P9036ANTG | NTG48 - TQFN-48 6x6x0.75mm | -40°C to +85°C | Tray | 25 |
| P9036A-0NTGI8 | P9036ANTG | NTG48 - TQFN-48 6x6x0.75mm | -40°C to +85°C | Tape and Reel | 2,500 |

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.