

### KAD5512P-50

12-Bit, 500MSPS A/D Converter

FN6805 Rev 4.00 May 31, 2016

The <u>KAD5512P-50</u> is a low-power, high performance, 12-bit, 500MSPS analog-to-digital converter designed with Intersil's proprietary FemtoCharge<sup>™</sup> technology on a standard CMOS process. The KAD5512P-50 is part of a pin-compatible portfolio of 10, 12 and 14-bit A/Ds with sample rates ranging from 125MSPS to 500MSPS.

The device utilizes two time-interleaved 12-bit, 250MSPS A/D cores to achieve the ultimate sample rate of 500MSPS. A single 500MHz conversion clock is presented to the converter, and all interleave clocking is managed internally.

A Serial Peripheral Interface (SPI) port allows for extensive configurability, as well as fine control of matching characteristics (gain, offset, skew) between the two converter cores. These adjustments allow the user to minimize spurs associated with the interleaving process.

Digital output data is presented in selectable LVDS or CMOS formats. The KAD5512P-50 is available in a 72 Ld QFN package with an exposed paddle. Performance is specified across the full industrial temperature range (-40 °C to +85 °C).

### **Key Specifications**

- SNR = 65.9dBFS for  $f_{IN} = 105$ MHz (-1dBFS)
- SFDR = 82.0dBc for  $f_{IN}$  = 105MHz (-1dBFS)
- Total power consumption = 432mW

#### **Features**

- · Programmable gain, offset and skew control
- · 1.3GHz analog input bandwidth
- · 60fs clock jitter
- · Over-range indicator
- Selectable clock divider: ÷1 or ÷2
- · Clock phase selection
- Nap and sleep modes
- · Two's complement, gray code or binary data format
- DDR LVDS-compatible or LVCMOS outputs
- · Programmable built-in test patterns
- · Single-supply 1.8V operation
- · Pb-free (RoHS compliant)

### **Applications**

- · Radar and satellite antenna array processing
- · Broadband communications
- · High-performance data acquisition




FIGURE 1. BLOCK DIAGRAM

## **Table of Contents**

Ordering Information	. 3
Absolute Maximum Ratings	. 4
Thermal Information	. 4
Electrical Specifications	. 4
Digital Specifications	. 6
Timing Diagrams	. 6
Switching Specifications	
Pin Descriptions	
Pin Configuration	
Typical Performance Curves	
Theory of Operation	
Functional Description	
Power-On Calibration.	
User Initiated Reset	
Analog Input	
Clock Input	
JitterVoltage Reference	
Digital Outputs	
Over-Range Indicator	
Power Dissipation	
Nap/Sleep	
Data Format	
Serial Peripheral Interface	
SPI Physical Interface	
SPI Configuration	
Device Information Indexed Device Configuration/Control Indexed Device Configuration Indexed Device Configura	
Global Device Configuration/ Control	
Device Test	23
SPI Memory Map	24
Equivalent Circuits	25
ADC Evaluation Platform	26
Layout Considerations	26
Split Ground and Power Planes	
Clock Input Considerations	
Exposed Paddle	
LVDS Outputs	
LVCMOS Outputs	
Unused Inputs	27
Definitions	27
Revision History	. 27
About Intersil	28
Package Outline Drawing	29



## **Ordering Information**

PART NUMBER	PART	SPEED	TEMP. RANGE	PACKAGE	PKG.
(Notes 1, 2)	MARKING	(MSPS)	(°C)	(RoHS Compliant)	DWG. #
KAD5512P-50Q72	KAD5512P-50 Q72EP-I	500	-40 to +85	72 Ld QFN	L72.10x10D

#### NOTES:

- These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu plate-e4
  termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL
  classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 2. For Moisture Sensitivity Level (MSL), please see product information page for <u>KAD5512P-50</u>. For more information on MSL, please see tech brief <u>TB363</u>.

#### **TABLE 1. PIN-COMPATIBLE FAMILY**

MODEL	RESOLUTION	SPEED (MSPS)
KAD5514P-25	14	250
KAD5514P-21	14	210
KAD5514P-17	14	170
KAD5514P-12	14	125
KAD5512P-50	12	500
KAD5512P-25, KAD5512HP-25	12	250
KAD5512P-21, KAD5512HP-21	12	210
KAD5512P-17, KAD5512HP-17	12	170
KAD5512P-12, KAD5512HP-12	12	125
KAD5510P-50	10	500

#### **Absolute Maximum Ratings**

AVDD to AVSS	0.4V to 2.1V
OVDD to OVSS	0.4V to 2.1V
AVSS to OVSS	0.3V to 0.3V
Analog Inputs to AVSS	0.4V to AVDD + 0.3V
Clock Inputs to AVSS	0.4V to AVDD + 0.3V
Logic Input to AVSS	0.4V to OVDD + 0.3V
Logic Inputs to OVSS	0.4V to OVDD + 0.3V

#### **Thermal Information**

Thermal Resistance (Typical, Note 3)	$\theta_{JA}(^{\circ}C/W)$
72 Ld QFN	24
Operating Temperature	40°C to +85°C
Storage Temperature	5°C to +150°C
Junction Temperature	+150°C
Pb-Free Reflow Profile	see <u>TB493</u>

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

#### NOTE

**Electrical Specifications** All specifications apply under the following conditions unless otherwise noted: AVDD = 1.8V, OVDD = 1.8V,  $T_A = -40 \,^{\circ}\text{C}$  to +85  $^{\circ}\text{C}$  (typical specifications at +25  $^{\circ}\text{C}$ ),  $A_{IN} = -1 \,^{\circ}\text{DBFS}$ ,  $f_{SAMPLE} = 500 \,^{\circ}\text{MSPS}$ .

			к	AD5512P- ( <u>Note 4</u> )	50	
PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DC SPECIFICATIONS						
Analog Input						
Full-Scale Analog Input Range	V <sub>FS</sub>	Differential	1.40	1.47	1.54	V <sub>P-P</sub>
Input Resistance	R <sub>IN</sub>	Differential		500		Ω
Input Capacitance	C <sub>IN</sub>	Differential		1.9		pF
Full-Scale Range Temperature Drift	A <sub>VTC</sub>	Full Temperature		90		ppm/°C
Input Offset Voltage	V <sub>os</sub>		-10.0	±2.0	10.0	mV
Gain Error	E <sub>G</sub>			±2.0		%
Common-Mode Output Voltage	V <sub>CM</sub>		435	535	635	mV
Clock Inputs						
Inputs Common-Mode Voltage				0.9		V
CLKP, CLKN Input Swing				1.8		V
Power Requirements						
1.8V Analog Supply Voltage	AVDD		1.7	1.8	1.9	V
1.8V Digital Supply Voltage	OVDD		1.7	1.8	1.9	V
1.8V Analog Supply Current	I <sub>AVDD</sub>			171	188	mA
1.8V Digital Supply Current (Note 5)	I <sub>OVDD</sub>	3mA LVDS		68	76	mA
Power Supply Rejection Ratio	PSRR	30MHz, 200mV <sub>P-P</sub>		-36		dB
Total Power Dissipation						
Normal Mode	P <sub>D</sub>	3mA LVDS		432	460	mW
Nap Mode	P <sub>D</sub>			148	170.2	mW
Sleep Mode	P <sub>D</sub>	CSB at logic high		2	6	mW
Nap Mode Wake-Up Time (Note 6)		Sample Clock Running		1		μs
Sleep Mode Wake-Up Time (Note 6)		Sample Clock Running		1		ms
AC SPECIFICATIONS (Notes 7, 8)			'		•	
Differential Nonlinearity	DNL		-0.8	±0.3	0.8	LSB
Integral Nonlinearity	INL		-2.0	±0.8	2.0	LSB



<sup>3.</sup> θ<sub>JA</sub> is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.

**Electrical Specifications** All specifications apply under the following conditions unless otherwise noted: AVDD = 1.8V, OVDD = 1.8V,  $T_A = -40 \,^{\circ}\text{C}$  to +85  $^{\circ}\text{C}$  (typical specifications at +25  $^{\circ}\text{C}$ ),  $A_{IN} = -1 \,^{\circ}\text{DBFS}$ ,  $f_{SAMPLE} = 500 \,^{\circ}\text{MSPS}$ . (Continued)

			KAD5512P-50 (Note 4)				
PARAMETER	SYMBOL	TEST CONDITIONS	MIN	IIN TYP MAX		UNIT	
Minimum Conversion Rate (Note 9)	f <sub>S</sub> MIN				80	MSPS	
Maximum Conversion Rate	f <sub>S</sub> MAX		500			MSPS	
Signal-to-Noise Ratio	SNR	f <sub>IN</sub> = 10MHz		65.9		dBFS	
		f <sub>IN</sub> = 105MHz	63.6	65.9		dBFS	
		f <sub>IN</sub> = 190MHz		65.8		dBFS	
		f <sub>IN</sub> = 364MHz		65.5		dBFS	
		f <sub>IN</sub> = 695MHz		64.4		dBFS	
		f <sub>IN</sub> = 995MHz		63.2		dBFS	
Signal-to-Noise and Distortion	SINAD	f <sub>IN</sub> = 10MHz		65.7		dBFS	
		f <sub>IN</sub> = 105MHz	63.2	65.7		dBFS	
		f <sub>IN</sub> = 190MHz		65.7		dBFS	
		f <sub>IN</sub> = 364MHz		65.0		dBFS	
		f <sub>IN</sub> = 695MHz		59.8		dBFS	
		f <sub>IN</sub> = 995MHz		50.0		dBFS	
Effective Number of Bits	ENOB	f <sub>IN</sub> = 10MHz		10.6		Bits	
		f <sub>IN</sub> = 105MHz	10.2	10.6		Bits	
		f <sub>IN</sub> = 190MHz		10.6		Bits	
		f <sub>IN</sub> = 364MHz		10.5		Bits	
		f <sub>IN</sub> = 695MHz		9.7		Bits	
		f <sub>IN</sub> = 995MHz		8.0		Bits	
Spurious-Free Dynamic Range	SFDR	f <sub>IN</sub> = 10MHz		87.3		dBc	
		f <sub>IN</sub> = 105MHz	70	82.0		dBc	
		f <sub>IN</sub> = 190MHz		78		dBc	
		f <sub>IN</sub> = 364MHz		75.2		dBc	
		f <sub>IN</sub> = 695MHz		61.3		dBc	
		f <sub>IN</sub> = 995MHz		50.0		dBc	
ntermodulation Distortion	IMD	f <sub>IN</sub> = 70MHz		-91.3		dBc	
		f <sub>IN</sub> = 170MHz		-90.6		dBc	
Word Error Rate	WER			10 <sup>-12</sup>			
Full Power Bandwidth	FPBW			1.3		GHz	

#### NOTES:

- 4. Parameters with MIN and/or MAX limits are 100% production tested at their worst case temperature extreme ( +85°C).
- 5. Digital Supply Current is dependent upon the capacitive loading of the digital outputs. I<sub>OVDD</sub> specifications apply for 10pF load on each digital output.
- 6. See "Nap/Sleep" on page 17 for more detail.
- 7. AC Specifications apply after internal calibration of the ADC is invoked at the given sample rate and temperature. Refer to "Power-On Calibration" on page 14 and "User Initiated Reset" on page 15 for more detail.
- 8. SFDR, SINAD and ENOB specifications apply after gain error and timing skew between ADC cores have been minimized through external calibration.
- 9. The DLL Range setting must be changed for low speed operation. See Table 16 on page 23 for more detail.



### **Digital Specifications**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUTS						
Input Current High (SDIO,RESETN)	I <sub>IH</sub>	V <sub>IN</sub> = 1.8V	0	1	10	μΑ
Input Current Low (SDIO,RESETN)	I <sub>IL</sub>	V <sub>IN</sub> = OV	-25	-12	-5	μΑ
Input Voltage High (SDIO, RESETN)	V <sub>IH</sub>		1.17			V
Input Voltage Low (SDIO, RESETN)	V <sub>IL</sub>				.63	V
Input Current High (OUTMODE, NAPSLP, CLKDIV, OUTFMT) (Note 10)	I <sub>IH</sub>		15	25	40	μΑ
Input Current Low (OUTMODE, NAPSLP, CLKDIV, OUTFMT)	I <sub>IL</sub>		-40	25	-15	μА
Input Capacitance	C <sub>DI</sub>			3		pF
LVDS OUTPUTS						
Differential Output Voltage	V <sub>T</sub>	3mA Mode		620		mV <sub>P-P</sub>
Output Offset Voltage	v <sub>os</sub>	3mA Mode	950	965	980	mV
Output Rise Time	t <sub>R</sub>			500		ps
Output Fall Time	t <sub>F</sub>			500		ps
CMOS OUTPUTS						
Voltage Output High	V <sub>OH</sub>	Ι <sub>ΟΗ</sub> = -500μΑ	OVDD - 0.3	OVDD - 0.1		V
Voltage Output Low	V <sub>OL</sub>	I <sub>OL</sub> = 1mA		0.1	0.3	V
Output Rise Time	t <sub>R</sub>			1.8		ns
Output Fall Time	t <sub>F</sub>			1.4		ns

## **Timing Diagrams**




FIGURE 2. LVDS TIMING DIAGRAM (see "Digital Outputs" on page 17)




FIGURE 3. CMOS TIMING DIAGRAM ("Digital Outputs" on page 17)

### **Switching Specifications**

PARAMETER	PARAMETER CONDITION		MIN	TYP	MAX	UNIT
ADC OUTPUT	<u>.</u>					
Aperture Delay		t <sub>A</sub>		375		ps
RMS Aperture Jitter		JА		60		fs
Output Clock to Data Propagation Delay,	Rising Edge	t <sub>DC</sub>	-260	-50	120	ps
LVDS Mode (Note 11)	Falling Edge	t <sub>DC</sub>	-160	10	230	ps
Output Clock to Data Propagation Delay,	Rising Edge	t <sub>DC</sub>	-220	-10	200	ps
CMOS Mode (Note 11)	Falling Edge	t <sub>DC</sub>	-310	-90	110	ps
Latency (Pipeline Delay)		L		15		cycles
Overvoltage Recovery		tovr		1		cycles
SPI INTERFACE (Notes 12, 13)	<u>'</u>					
SCLK Period	Write Operation	t <sub>CLK</sub>	32			cycles (Note 12)
	Read Operation	t <sub>CLK</sub>	132			cycles
SCLK Duty Cycle (t <sub>HI</sub> /t <sub>CLK</sub> or t <sub>LO</sub> /t <sub>CLK)</sub>	Read or Write		25	50	75	%
CSB↓ to SCLK↑ Set-Up Time	Read or Write	t <sub>S</sub>	2			cycles
CSB↑ after SCLK↑ Hold Time	Read or Write	t <sub>H</sub>	6			cycles
Data Valid to SCLK↑ Set-Up Time	Write	t <sub>DSW</sub>	2			cycles
Data Valid after SCLK↑ Hold Time	Write	t <sub>DHW</sub>	6			cycles
Data Valid after SCLK↓ Time	Read	t <sub>DVR</sub>			33	cycles
Data Invalid after SCLK↑ Time	Read	t <sub>DHR</sub>	6			cycles
Sleep Mode CSB↓ to SCLK↑ Set-Up Time (Note 14)		ts	150			μs

#### NOTES:

- 10. The Tri-Level Inputs internal switching thresholds are approximately 0.43V and 1.34V. It is advised to float the inputs, tie to ground or AVDD depending on desired function.
- 11. The input clock to output clock delay is a function of sample rate, using the output clock to latch the data simplifies data capture for most applications. Contact factory for more info if needed.
- 12. SPI Interface timing is directly proportional to the ADC sample period (t<sub>S</sub>) (2ns at 500MSPS).
- 13. The SPI may operate asynchronously with respect to the ADC sample clock.
- 14. The CSB set-up time increases in sleep mode due to the reduced power state, CSB set-up time in Nap mode is equal to normal mode CSB set-up time (4ns min).



## **Pin Descriptions**

PIN#	LVDS [LVCMOS] NAME	LVDS [LVCMOS] FUNCTION
1, 6, 12, 19, 24, 71	AVDD	1.8V Analog Supply
2, 3, 4, 5, 13, 14, 17, 18, 28, 29, 30, 31	DNC	Do Not Connect
7, 8, 11, 72	AVSS	Analog Ground
9, 10	VINN, VINP	Analog Input Negative, Positive
15	VCM	Common-Mode Output
16	CLKDIV	Tri-Level Clock Divider Control
20, 21	CLKP, CLKN	Clock Input True, Complement
22	OUTMODE	Tri-Level Output Mode (LVDS, LVCMOS)
23	NAPSLP	Tri-Level Power Control (Nap, Sleep modes)
25	RESETN	Power-On Reset (Active Low, see <u>"User Initiated Reset" on page 15</u> )
26, 45, 55, 65	ovss	Output Ground
27, 36, 56	OVDD	1.8V Output Supply
32	DON [NC]	LVDS Bit 0 (LSB) Output Complement [NC in LVCMOS]
33	D0P [D0]	LVDS Bit 0 (LSB) Output True [LVCMOS Bit 0]
34	D1N [NC]	LVDS Bit 1 Output Complement [NC in LVCMOS]
35	D1P [D1]	LVDS Bit 1 Output True [LVCMOS Bit 1]
37	D2N [NC]	LVDS Bit 2 Output Complement [NC in LVCMOS]
38	D2P [D2]	LVDS Bit 2 Output True [LVCMOS Bit 2]
39	D3N [NC]	LVDS Bit 3 Output Complement [NC in LVCMOS]
40	D3P [D3]	LVDS Bit 3 Output True [LVCMOS Bit 3]
41	D4N [NC]	LVDS Bit 4 Output Complement [NC in LVCMOS]
42	D4P [D4]	LVDS Bit 4 Output True [LVCMOS Bit 4]
43	D5N [NC]	LVDS Bit 5 Output Complement [NC in LVCMOS]
44	D5P [D5]	LVDS Bit 5 Output True [LVCMOS Bit 5]
46	RLVDS	LVDS Bias Resistor (connect to OVSS with a 10kΩ, 1% resistor)
47	CLKOUTN [NC]	LVDS Clock Output Complement [NC in LVCMOS]
48	CLKOUTP [CLKOUT]	LVDS Clock Output True [LVCMOS CLKOUT]
49	D6N [NC]	LVDS Bit 6 Output Complement [NC in LVCMOS]
50	D6P [D6]	LVDS Bit 6 Output True [LVCMOS Bit 6]



## Pin Descriptions (Continued)


PIN#	LVDS [LVCMOS] NAME	LVDS [LVCMOS] FUNCTION
51	D7N [NC]	LVDS Bit 7 Output Complement [NC in LVCMOS]
52	D7P [D7]	LVDS Bit 7 Output True [LVCMOS Bit 7]
53	D8N [NC]	LVDS Bit 8 Output Complement [NC in LVCMOS]
54	D8P [D8]	LVDS Bit 8 Output True [LVCMOS Bit 8]
57	D9N [NC]	LVDS Bit 9 Output Complement [NC in LVCMOS]
58	D9P [D9]	LVDS Bit 9 Output True [LVCMOS Bit 9]
59	D10N [NC]	LVDS Bit 10 Output Complement [NC in LVCMOS]
60	D10P [D10]	LVDS Bit 10 Output True [LVCMOS Bit 10]
61	D11N [NC]	LVDS Bit 11 (MSB) Output Complement [NC in LVCMOS]
62	D11P [D11]	LVDS Bit 11 (MSB) Output True [LVCMOS Bit 11]
63	ORN [NC]	LVDS Over-Range Complement [NC in LVCMOS]
64	ORP [OR]	LVDS Over-Range True [LVCMOS Over-Range]
66	SDO	SPI Serial Data Output (4.7kΩ pull-up to OVDD is required)
67	CSB	SPI Chip Select (active low)
68	SCLK	SPI Clock
69	SDIO	SPI Serial Data Input/Output
70	OUTFMT	Tri-Level Output Data Format (Two's Complement, Gray Code, Offset Binary)
Exposed Paddle	AVSS	Analog Ground

NOTE: LVCMOS output mode functionality is shown in brackets (NC = No Connection)




### **Pin Configuration**

KAD5512P-50 (72 LD QFN) TOP VIEW



# **Typical Performance Curves** All Typical Performance Characteristics apply under the following conditions unless otherwise noted: AVDD = 0VDD = 1.8V, $T_A = +25$ °C, $A_{IN} = -1$ dBFS, $f_{IN} = 105$ MHz, $f_{SAMPLE} = 500$ MSPS.







FIGURE 5. HD2 AND HD3 vs f<sub>IN</sub>








FIGURE 7. HD2 AND HD3 vs AIN




FIGURE 8. SNR AND SFDR vs  $f_{\mbox{SAMPLE}}$ 





FIGURE 9. HD2 AND HD3 vs f<sub>SAMPLE</sub>

**Typical Performance Curves** All Typical Performance Characteristics apply under the following conditions unless otherwise noted: AVDD = 0VDD = 1.8V,  $T_A = +25\,^{\circ}$ C,  $A_{IN} = -1$ dBFS,  $f_{IN} = 105$ MHz,  $f_{SAMPLE} = 500$ MSPS. (**Continued**)







FIGURE 10. POWER vs  $f_{\mbox{SAMPLE}}$  IN 3mA LVDS MODE









FIGURE 12. INTEGRAL NONLINEARITY

FIGURE 13. SNR AND SFDR vs VCM







FIGURE 14. NOISE HISTOGRAM

FIGURE 15. SINGLE-TONE SPECTRUM AT 105MHz


**Typical Performance Curves** All Typical Performance Characteristics apply under the following conditions unless otherwise noted: AVDD = 0VDD = 1.8V, T<sub>A</sub> = +25°C, A<sub>IN</sub> = -1dBFS, f<sub>IN</sub> = 105MHz, f<sub>SAMPLE</sub> = 500MSPS. **(Continued)** 



A<sub>IN</sub> = -1.0 dBFS SNR = 64.4dBFS -20 SINAD = 69.4dBC SINAD = 63.3dBFS -100 -100 -120 OM 50M 100M 150M 200M 250M FREQUENCY (Hz)

FIGURE 16. SINGLE-TONE SPECTRUM AT 190MHz








FIGURE 18. SINGLE-TONE SPECTRUM AT 995MHz

FIGURE 19. TWO-TONE SPECTRUM AT 70MHz




FIGURE 20. TWO-TONE SPECTRUM AT 170MHz

### **Theory of Operation**

#### **Functional Description**

The KAD5512P-50 is based upon a 12-bit, 250MSPS A/D converter core that utilizes a pipelined successive approximation architecture (Figure 21). The input voltage is captured by a Sample-Hold Amplifier (SHA) and converted to a unit of charge. Proprietary charge-domain techniques are used to successively compare the input to a series of reference charges. Decisions made during the successive approximation operations determine the digital code for each input value. The converter pipeline requires twelve samples to produce a result. Digital error correction is also applied, resulting in a total latency of fifteen clock cycles. This is evident to the user as a latency between the start of a conversion and the data being available on the digital outputs.

The device contains two units A/D converters with carefully matched transfer characteristics. The cores are clocked on alternate clock edges, resulting in a doubling of the sample rate. The gain, offset and skew errors between the two unit ADCs can be adjusted via the SPI port to minimize spurs associated with the interleaving process.

Time-interleaved ADC systems can exhibit non-ideal artifacts in the frequency domain if the individual unit ADC characteristics are not well matched. Gain, offset and timing skew mismatches are of primary concern.

Main mismatch results in fundamental image spurs at  $f_{NYQUIST} \pm f_{IN}$ . Mismatches in timing skew, which shift the sampling instances for the two unit ADCs, will result in spurs in the same locations. Offset mismatches create spurs at DC and multiples of  $f_{NYQUIST}$ .

The design of the KAD5512P-50 minimizes the effect of process, voltage and temperature variations on the matching characteristics of the two unit ADCs. The gain and offset of the two unit ADCs are adjusted after power-on calibration to minimize the mismatch between the channels. All calibration is performed using internally generated signals, with the analog input signal disconnected from the Sample and Hold Amplifier (SHA).

The KAD5512P-50 does not have the ability to adjust timing skew mismatches as part of the internal calibration sequence. Clock routing to each unit ADC is carefully matched, however some timing skew will exist that may result in a detectable fundamental image spur at  $f_{NYOUIST}\pm f_{IN}.$ 

#### **Power-On Calibration**

As mentioned previously, the cores perform a self-calibration at start-up. An internal Power-On Reset (POR) circuit detects the supply voltage ramps and initiates the calibration when the analog and digital supply voltages are above a threshold. The following conditions must be adhered to for the power-on calibration to execute successfully:

- A frequency-stable conversion clock must be applied to the CLKP/CLKN pins
- DNC pins (especially 3, 4 and 18) must not be pulled up or down
- SDO (pin 66) must be high
- · RESETN (pin 25) must begin low
- SPI communications must not be attempted

A user-initiated reset can subsequently be invoked in the event that the above conditions cannot be met at power-up.




FIGURE 21. ADC CORE BLOCK DIAGRAM

The SDO pin requires an external 4.7k $\Omega$  pull-up to OVDD. If the SDO pin is pulled low externally during power-up, calibration will not be executed properly.

After the power supply has stabilized the internal POR releases RESETN and an internal pull-up pulls it high, which starts the calibration sequence. If a subsequent user-initiated reset is required, the RESETN pin should be connected to an open-drain driver with a drive strength of less than 0.5mA.

The calibration sequence is initiated on the rising edge of RESETN, as shown in Figure 22. The Over-Range (OR) output is set high once RESETN is pulled low, and remains in that state until calibration is complete. The OR output returns to normal operation at that time, so it is important that the analog input be within the converter's full-scale range to observe the transition. If the input is in an over-range condition the OR pin will stay high, and it will not be possible to detect the end of the calibration cycle.

While RESETN is low, the output clock (CLKOUTP/CLKOUTN) is set low. Normal operation of the output clock resumes at the next input clock edge (CLKP/CLKN) after RESETN is deasserted. At 500MSPS the nominal calibration time is 200ms, while the maximum calibration time is 550ms.




FIGURE 22. CALIBRATION TIMING

#### **User Initiated Reset**

Recalibration of the ADC can be initiated at any time by driving the RESETN pin low for a minimum of one clock cycle. An open-drain driver with a drive strength of less than 0.5mA is recommended, RESETN has an internal high impedance pull-up to OVDD. As is the case during power-on reset, the SDO, RESETN and DNC pins must be in the proper state for the calibration to successfully execute.

The performance of the KAD5512P-50 changes with variations in temperature, supply voltage or sample rate. The extent of these changes may necessitate recalibration, depending on system performance requirements. Best performance will be achieved by recalibrating the ADC under the environmental conditions at which it will operate.

A supply voltage variation of less than 100mV will generally result in an SNR change of less than 0.5dBFS and SFDR change of less than 3dBc.

In situations where the sample rate is not constant, best results will be obtained if the device is calibrated at the highest sample

rate. Reducing the sample rate by less than 80MSPS will typically result in an SNR change of less than 0.5dBFS and an SFDR change of less than 3dBc.

Figures 23 and 24 show the effect of temperature on SNR and SFDR performance with calibration performed at -40°C, +25°C and +85°C. Each plot shows the variation of SNR/SFDR across temperature after a single calibration at -40°C, +25°C and +85°C. Best performance is typically achieved by a user-initiated calibration at the operating conditions, as stated earlier. However, it can be seen that performance drift with temperature is not a very strong function of the temperature at which the calibration is performed.




FIGURE 23. SNR PERFORMANCE vs TEMPERATURE AFTER +25°C CALIBRATION





FIGURE 24. SFDR PERFORMANCE VS TEMPERATURE AFTER +25 °C CALIBRATION

#### **Analog Input**

A single fully differential input (VINP/VINN) connects to the Sample and Hold Amplifier (SHA) of each unit ADC. The ideal full-scale input voltage is 1.45V, centered at the VCM voltage of 0.535V as shown in <a href="Figure 25 on page 16">Figure 25 on page 16</a>.





**FIGURE 25. ANALOG INPUT RANGE** 

Best performance is obtained when the analog inputs are driven differentially. The common-mode output voltage, VCM, should be used to properly bias the inputs as shown in <a href="Figures 26">Figures 26</a> through 28. An RF transformer will give the best noise and distortion performance for wideband and/or high intermediate frequency (IF) inputs. Two different transformer input schemes are shown in <a href="Figures 26">Figures 26</a> and 27.




FIGURE 26. TRANSFORMER INPUT FOR GENERAL PURPOSE APPLICATIONS




FIGURE 27. TRANSMISSION-LINE TRANSFORMER INPUT FOR HIGH IF APPLICATIONS

This dual transformer scheme is used to improve common-mode rejection, which keeps the common-mode level of the input matched to VCM. The value of the shunt resistor should be determined based on the desired load impedance. The differential input resistance of the KAD5512P-50 is  $500\Omega$ .

The SHA design uses a switched capacitor input stage (see Figure 41 on page 25), which creates current spikes when the sampling capacitance is reconnected to the input voltage. This causes a disturbance at the input, which must settle before the next sampling point. Lower source impedance will result in faster settling and improved performance. Therefore a 1:1 transformer and low shunt resistance are recommended for optimal performance.




FIGURE 28. DIFFERENTIAL AMPLIFIER INPUT

A differential amplifier, as shown in <u>Figure 28</u>, can be used in applications that require DC-coupling. In this configuration the amplifier will typically dominate the achievable SNR and distortion performance.

#### **Clock Input**

The clock input circuit is a differential pair (see Figure 42 on page 25). Driving these inputs with a high level (up to 1.8V<sub>P-P</sub> on each input) sine or square wave will provide the lowest jitter performance. A transformer with 4:1 impedance ratio will provide increased drive levels.

The recommended drive circuit is shown in Figure 29. A duty range of 40% to 60% is acceptable. The clock can be driven single-ended, but this will reduce the edge rate and may impact SNR performance. The clock inputs are internally self-biased to AVDD/2 to facilitate AC coupling.




FIGURE 29. RECOMMENDED CLOCK DRIVE

A selectable 2x frequency divider is provided in series with the clock input. The divider can be used in the 2x mode with a sample clock equal to twice the desired sample rate. This allows the use of the Phase Slip feature, which enables synchronization of multiple ADCs.

**TABLE 2. CLKDIV PIN SETTINGS** 

CLKDIV PIN	DIVIDE RATIO
AVSS	2
Float	1
AVDD	Not Allowed

The clock divider can also be controlled through the SPI port, which overrides the CLKDIV pin setting. Details on this are contained in <u>"Serial Peripheral Interface" on page 20</u>.



#### **Jitter**

In a sampled data system, clock jitter directly impacts the achievable SNR performance. The theoretical relationship between clock jitter  $(t_J)$  and SNR is shown in <u>Equation 1</u> and is illustrated in <u>Figure 30</u>.

SNR = 
$$20 \log_{10} \left( \frac{1}{2\pi f_{1N} t_{.}} \right)$$
 (EQ. 1)




FIGURE 30. SNR vs CLOCK JITTER

This relationship shows the SNR that would be achieved if clock jitter were the only non-ideal factor. In reality, achievable SNR is limited by internal factors such as linearity, aperture jitter and thermal noise. Internal aperture jitter is the uncertainty in the sampling instant shown in <a href="Figure 2 on page 6">Figure 2 on page 6</a>. The internal aperture jitter combines with the input clock jitter in a root-sum-square fashion, since they are not statistically correlated, and this determines the total jitter in the system. The total jitter, combined with other noise sources, then determines the achievable SNR.

#### **Voltage Reference**

A temperature compensated voltage reference provides the reference charges used in the successive approximation operations. The full-scale range of each A/D is proportional to the reference voltage. The nominal value of the voltage reference is 1.25V.

#### **Digital Outputs**

Output data is available as a parallel bus in LVDS-compatible or CMOS modes. In either case, the data is presented in Double Data Rate (DDR) format. <u>Figures 2</u> and <u>3</u> show the timing relationships for LVDS and CMOS modes, respectively.

Additionally, the drive current for LVDS mode can be set to a nominal 3mA or a power-saving 2mA. The lower current setting can be used in designs where the receiver is in close physical proximity to the ADC. The applicability of this setting is dependent upon the PCB layout, therefore the user should experiment to determine if performance degradation is observed.

The output mode and LVDS drive current are selected via the OUTMODE pin as shown in <u>Table 3</u>.

**TABLE 3. OUTMODE PIN SETTINGS** 

OUTMODE PIN	MODE
AVSS	LVCMOS
Float	LVDS, 3mA
AVDD	LVDS, 2mA

The output mode can also be controlled through the SPI port, which overrides the OUTMODE pin setting. Details on this are contained in "Serial Peripheral Interface" on page 20.

An external resistor creates the bias for the LVDS drivers. A  $10k\Omega$ , 1% resistor must be connected from the RLVDS pin to OVSS.

#### **Over-Range Indicator**

The Over-Range (OR) bit is asserted when the output code reaches positive full-scale (e.g. 0xFFF in offset binary mode). The output code does not wrap around during an over-range condition. The OR bit is updated at the sample rate.

#### **Power Dissipation**

The power dissipated by the KAD5512P-50 is primarily dependent on the sample rate and the output modes: LVDS vs CMOS and DDR vs SDR. There is a static bias in the analog supply, while the remaining power dissipation is linearly related to the sample rate. The output supply dissipation changes to a lesser degree in LVDS mode, but is more strongly related to the clock frequency in CMOS mode.

#### Nap/Sleep

Portions of the device may be shut down to save power during times when operation of the ADC is not required. Two power saving modes are available: Nap, and Sleep. Nap mode reduces power dissipation to less than 170.2mW and recovers to normal operation in approximately 1µs. Sleep mode reduces power dissipation to less than 6mW but requires approximately 1ms to recover from a sleep command.

Wake-up time from sleep mode is dependent on the state of CSB; in a typical application CSB would be held high during sleep, requiring a user to wait 150µs maximum after CSB is asserted (brought low) prior to writing '001x' to SPI Register 25. The device would be fully powered up, in normal mode 1ms after this command is written.

Wake-up from Sleep Mode Sequence (CSB high)

- Pull CSB Low
- Wait 150µs
- Write '001x' to Register 25
- · Wait 1ms until ADC fully powered on

In an application where CSB was kept low in sleep mode, the  $150\mu s$  CSB setup time is not required as the SPI registers are powered on when CSB is low, the chip power dissipation increases by  $\sim 15 \text{mW}$  in this case. The 1ms wake-up time after the write of a '001x' to register 25 still applies. It is generally recommended to



keep CSB high in sleep mode to avoid any unintentional SPI activity on the ADC.

All digital outputs (Data, CLKOUT and OR) are placed in a high impedance state during Nap or Sleep. The input clock should remain running and at a fixed frequency during Nap or Sleep, and CSB should be high. Recovery time from Nap mode will increase if the clock is stopped, since the internal DLL can take up to 52µs to regain lock at 250MSPS.

By default after the device is powered on, the operational state is controlled by the NAPSLP pin as shown in <u>Table 4</u>.

**TABLE 4. NAPSLP PIN SETTINGS** 

NAPSLP PIN	MODE
AVSS	Normal
Float	Sleep
AVDD	Nap

The power-down mode can also be controlled through the SPI port, which overrides the NAPSLP pin setting. Details on this are contained in <u>"Serial Peripheral Interface" on page 20</u>. This is an indexed function when controlled from the SPI, but a global function when driven from the pin.

#### **Data Format**

Output data can be presented in three formats: two's complement, Gray code and offset binary. The data format is selected via the OUTFMT pin as shown in Table 5.

**TABLE 5. OUTFMT PIN SETTINGS** 

OUTFMT PIN	MODE
AVSS	Offset Binary
Float	Two's Complement
AVDD	Gray Code

The data format can also be controlled through the SPI port, which overrides the OUTFMT pin setting. Details on this are contained in <u>"Serial Peripheral Interface" on page 20</u>.

Offset binary coding maps the most negative input voltage to code 0x000 (all zeros) and the most positive input to 0xFFF (all ones). Two's complement coding simply complements the MSB of the offset binary representation.

When calculating Gray code the MSB is unchanged. The remaining bits are computed as the XOR of the current bit position and the next most significant bit. Figure 31 shows this operation.




FIGURE 31. BINARY TO GRAY CODE CONVERSION

Converting back to offset binary from Gray code must be done recursively, using the result of each bit for the next lower bit as shown in <a href="Figure 32">Figure 32</a>.





FIGURE 32. GRAY CODE TO BINARY CONVERSION

Mapping of the input voltage to the various data formats is shown in <u>Table 6</u>.

TABLE 6. INPUT VOLTAGE TO OUTPUT CODE MAPPING

INPUT VOLTAGE	OFFSET BINARY	TWO'S COMPLEMENT	GRAY CODE
-Full Scale	000 00 000 00 00	100 00 000 00 00	000 00 000 00 00
-Full Scale + 1 LSB	000 00 000 00 01	100 00 000 00 01	000 00 000 00 01
Mid-Scale	100 00 000 00 00	000 00 000 00 00	110 00 000 00 00
+Full Scale - 1 LSB	111 11 111 11 10	011 11 111 11 10	100 00 000 00 01
+Full Scale	111 11 111 11 11	011 11 111 111 1	100 00 000 00 00






FIGURE 35. SPI WRITE





FIGURE 36. SPI READ



### **Serial Peripheral Interface**

A Serial Peripheral Interface (SPI) bus is used to facilitate configuration of the device and to optimize performance. The SPI bus consists of Chip Select Bar (CSB), Serial Clock (SCLK) Serial Data Output (SDO), and Serial Data Input/Output (SDIO). The maximum SCLK rate is equal to the ADC sample rate ( $f_{SAMPLE}$ ) divided by 32 for write operations and  $f_{SAMPLE}$  divided by 132 for reads. At  $f_{SAMPLE}$  = 250MHz, maximum SCLK is 15.63MHz for writing and 3.79MHz for read operations. There is no minimum SCLK rate.

The following sections describe various registers that are used to configure the SPI or adjust performance or functional parameters. Many registers in the available address space (0x00 to 0xFF) are not defined in this document. Additionally, within a defined register there may be certain bits or bit combinations that are reserved. Undefined registers and undefined values within defined registers are reserved and should not be selected. Setting any reserved register or value may produce indeterminate results.

#### **SPI Physical Interface**

The Serial Clock (SCLK) pin provides synchronization for the data transfer. By default, all data is presented on the Serial Data Input/Output (SDIO) pin in 3-wire mode. The state of the SDIO pin is set automatically in the communication protocol (described in the following). A dedicated Serial Data Output (SDO) pin can be activated by setting 0x00[7] high to allow operation in 4-wire mode.

The SPI port operates in a half duplex master/slave configuration, with the KAD5512P-50 functioning as a slave. Multiple slave devices can interface to a single master in 3-wire mode only, since the SDO output of an unaddressed device is asserted in 4-wire mode.

The Chip Select Bar (CSB) pin determines when a slave device is being addressed. Multiple slave devices can be written to concurrently, but only one slave device can be read from at a

given time (again, only in 3-wire mode). If multiple slave devices are selected for reading at the same time, the results will be indeterminate.

The communication protocol begins with an instruction/address phase. The first rising SCLK edge following a HIGH to LOW transition on CSB determines the beginning of the two-byte instruction/address command; SCLK must be static low before the CSB transition. Data can be presented in MSB-first order or LSB-first order. The default is MSB-first, but this can be changed by setting 0x00[6] high. Figures 33 and 34 show the appropriate bit ordering for the MSB-first and LSB-first modes, respectively. In MSB-first mode the address is incremented for multi-byte transfers, while in LSB-first mode it is decremented.

In the default mode the MSB is R/W, which determines if the data is to be read (active high) or written. The next two bits, W1 and W0, determine the number of data bytes to be read or written (see <a href="Table 7">Table 7</a>). The lower 13 bits contain the first address for the data transfer. This relationship is illustrated in <a href="Figure 35">Figure 35</a>, and timing values are given in <a href="Eswitching Specifications">Eswitching Specifications"</a> on <a href="page 7">page 7</a>.

After the instruction/address bytes have been read, the appropriate number of data bytes are written to or read from the ADC (based on the R/W bit status). The data transfer will continue as long as CSB remains low and SCLK is active. Stalling of the CSB pin is allowed at any byte boundary (instruction/address or data) if the number of bytes being transferred is three or less. For transfers of four bytes or more, CSB is allowed to stall in the middle of the instruction/address bytes or before the first data byte. If CSB transitions to a high state after that point the state machine will reset and terminate the data transfer.



**TABLE 7. BYTE TRANSFER SELECTION** 

[W1:W0]	BYTES TRANSFERRED
00	1
01	2
10	3
11	4 or more

<u>Figures 37</u> and <u>38</u> illustrate the timing relationships for 2-byte and N-byte transfers, respectively. The operation for a 3-byte transfer can be inferred from these diagrams.

#### **SPI Configuration**

#### ADDRESS 0x00: CHIP\_PORT\_CONFIG

Bit ordering and SPI reset are controlled by this register. Bit order can be selected as MSB to LSB (MSB first) or LSB to MSB (LSB first) to accommodate various microcontrollers.

Bit 7 SDO Active

Bit 6 LSB First

Setting this bit high configures the SPI to interpret serial data as arriving in LSB to MSB order.

Bit 5 Soft Reset

Setting this bit high resets all SPI registers to default values.

Bit 4 Reserved

This bit should always be set high.

Bits 3:0 These bits should always mirror Bits 4:7 to avoid ambiguity in bit ordering.

#### ADDRESS 0x02: BURST\_END

If a series of sequential registers are to be set, burst mode can improve throughput by eliminating redundant addressing. In 3-wire SPI mode the burst is ended by pulling the CSB pin high. If the device is operated in 2-wire mode the CSB pin is not available. In that case, setting the burst\_end address determines the end of the transfer. During a write operation, the user must be cautious to transmit the correct number of bytes based on the starting and ending addresses.

Bits 7:0 Burst End Address

This register value determines the ending address of the burst data.

#### **Device Information**

ADDRESS 0x08: CHIP\_ID

ADDRESS 0x09: CHIP\_VERSION

The generic die identifier and a revision number, respectively, can be read from these two registers.

#### **Indexed Device Configuration/Control**

#### ADDRESS 0x10: DEVICE\_INDEX\_A

Bits 1:0 ADC01, ADC00

Determines which ADC is addressed. Valid states for this register are 0x01 or 0x10. The two ADC cores cannot be adjusted concurrently.

A common SPI map, which can accommodate single-channel or multi-channel devices, is used for all Intersil ADC products. Certain configuration commands (identified as Indexed in the SPI map) can be executed on a per-converter basis. This register determines which converter is being addressed for an Indexed command. It is important to note that only a single converter can be addressed at a time.

This register defaults to 00h, indicating that no ADC is addressed. Error code 'AD' is returned if any indexed register is read from without properly setting device\_index\_A.

#### ADDRESS 0x20: OFFSET\_COARSE

#### ADDRESS 0x21: OFFSET\_FINE

The input offset of the ADC core can be adjusted in fine and coarse steps. Both adjustments are made via an 8-bit word as detailed in <u>Table 8</u>. The data format is two's complement.

The default value of each register will be the result of the self-calibration after initial power-up. If a register is to be incremented or decremented, the user should first read the register value then write the incremented or decremented value back to the same register.

**TABLE 8. OFFSET ADJUSTMENTS** 

PARAMETER	0x20[7:0] COARSE OFFSET	0x21[7:0] FINE OFFSET
Steps	255	255
-Full Scale (0x00)	-133 LSB (-47mV)	-5 LSB (-1.75mV)
Mid-Scale (0x80)	0.0 LSB (0.0mV)	0.0 LSB
+Full Scale (0xFF)	+133 LSB (+47mV)	+5 LSB (+1.75mV)
Nominal Step Size	1.04 LSB (0.37mV)	0.04 LSB (0.014mV)

ADDRESS 0x22: GAIN\_COARSE

**ADDRESS 0x23: GAIN\_MEDIUM** 

ADDRESS 0x24: GAIN\_FINE

Gain of the ADC core can be adjusted in coarse, medium and fine steps. Coarse gain is a 4-bit adjustment while medium and fine are 8-bit. Multiple Coarse Gain Bits can be set for a total adjustment range of  $\pm 4.2\%$ . ('0011'  $\cong$  -4.2% and '1100'  $\cong$  +4.2%) It is recommended to use one of the coarse gain settings (-4.2%, -2.8%, -1.4%, 0, 1.4%, 2.8%, 4.2%) and fine-tune the gain using the registers at 23h and 24h.

The default value of each register will be the result of the self-calibration after initial power-up. If a register is to be incremented or decremented, the user should first read the register value then write the incremented or decremented value back to the same register.



**TABLE 9. COARSE GAIN ADJUSTMENT** 

0x22[3:0]	NOMINAL COARSE GAIN ADJUST (%)
Bit 3	+2.8
Bit 2	+1.4
Bit 1	-2.8
Bit 0	-1.4

**TABLE 10. MEDIUM AND FINE GAIN ADJUSTMENTS** 

PARAMETER	0x23[7:0] MEDIUM GAIN	0x24[7:0] FINE GAIN
Steps	256	256
-Full Scale (0x00)	-2%	-0.20%
Mid-Scale (0x80)	0.00%	0.00%
+Full Scale (0xFF)	+2%	+0.2%
Nominal Step Size	0.016%	0.0016%

#### **ADDRESS 0x25: MODES**

Two distinct reduced power modes can be selected. By default, the tri-level NAPSLP pin can select normal operation, nap or sleep modes (refer to "Nap/Sleep" on page 17). This functionality can be overridden and controlled through the SPI. This is an indexed function when controlled from the SPI, but a global function when driven from the pin. This register is not changed by a soft reset.

**TABLE 11. POWER-DOWN CONTROL** 

VALUE	0x25[2:0] POWER DOWN MODE
000	Pin Control
001	Normal Operation
010	Nap Mode
100	Sleep Mode

#### **Global Device Configuration/Control**

#### ADDRESS 0x70: SKEW\_DIFF

The value in the skew\_diff register adjusts the timing skew between the two ADCs cores. The nominal range and resolution of this adjustment are given in <a href="Table 12">Table 12</a>. The default value of this register after power-up is 80h.

**TABLE 12. DIFFERENTIAL SKEW ADJUSTMENT** 

PARAMETER	0x70[7:0] DIFFERENTIAL SKEW
Steps	256
-Full Scale (0x00)	-6.5ps
Mid-Scale (0x80)	0.0ps
+Full Scale (0xFF)	+6.5ps
Nominal Step Size	51fs

#### ADDRESS 0x71: PHASE\_SLIP

When using the clock divider, it is not possible to determine the synchronization of the incoming and divided clock phases. This is particularly important when multiple ADCs are used in a time-interleaved system. The phase slip feature allows the rising edge of the divided clock to be advanced by one input clock cycle when in CLK/2 mode, as shown in Figure 39. Execution of a phase\_slip command is accomplished by first writing a '0' to Bit 0 at address 71h followed by writing a '1' to Bit 0 at address 71h (32 SCLK cycles).

CLK = CLKP - CLKN




FIGURE 39. PHASE SLIP: CLK+2 MODE, f<sub>CLOCK</sub> = 1000MHz

#### ADDRESS 0x72: CLOCK\_DIVIDE

The KAD5512P-50 has a selectable clock divider that can be set to divide by two or one (no division). By default, the tri-level CLKDIV pin selects the divisor (refer to "Clock Input" on page 16). This functionality can be overridden and controlled through the SPI, as shown in Table 13. This register is not changed by a soft reset.

**TABLE 13. CLOCK DIVIDER SELECTION** 

VALUE	0x72[2:0] CLOCK DIVIDER
000	Pin Control
001	Divide by 1
010	Divide by 2
100	Not Allowed

#### ADDRESS 0x73: OUTPUT\_MODE\_A

The output\_mode\_A register controls the physical output format of the data, as well as the logical coding. The KAD5512P-50 can present output data in two physical formats: LVDS or LVCMOS. Additionally, the drive strength in LVDS mode can be set high (3mA) or low (2mA). By default, the tri-level OUTMODE pin selects



the mode and drive level (refer to "Digital Outputs" on page 17). This functionality can be overridden and controlled through the SPI, as shown in Table 14.

Data can be coded in three possible formats: Two's complement, gray code or offset binary. By default, the tri-level OUTFMT pin selects the data format (refer to "Data Format" on page 18). This functionality can be overridden and controlled through the SPI, as shown in Table 15.

This register is not changed by a soft reset.

**TABLE 14. OUTPUT MODE CONTROL** 

VALUE	OUTPUT MODE 0x93[7:5]
000	Pin Control
001	LVDS 2mA
010	LVDS 3mA
100	LVCMOS

**TABLE 15. OUTPUT FORMAT CONTROL** 

VALUE	0x93[2:0] OUTPUT FORMAT
000	Pin Control
001	Two's Complement
010	Gray Code
100	Offset Binary

#### ADDRESS 0x74: OUTPUT\_MODE\_B

#### ADDRESS 0x75: CONFIG\_STATUS

Bit 6 DLL Range

This bit sets the DLL operating range to fast (default) or slow.

Internal clock signals are generated by a Delay-Locked Loop (DLL), which has a finite operating range. <u>Table 16</u> shows the allowable sample rate ranges for the slow and fast settings.

**TABLE 16. DLL RANGES** 

DLL RANGE	MIN	MAX	UNIT
Slow	80	200	MSPS
Fast	160	500	MSPS

The output\_mode\_B and config\_status registers are used in conjunction to enable DDR mode and select the frequency range of the DLL clock generator. The method of setting these options is different from the other registers.




FIGURE 40. SETTING OUTPUT\_MODE\_B REGISTER

The procedure for setting output\_mode\_B is shown in Figure 45. Read the contents of output\_mode\_B and config\_status and XOR them. Then XOR this result with the desired value for output\_mode\_B and write that XOR result to the register.

#### **Device Test**

The KAD5512P-50 can produce preset or user defined patterns on the digital outputs to facilitate in-situ testing. A static word can be placed on the output bus, or two different words can alternate. In the alternate mode, the values defined as Word 1 and Word 2 (as shown in <a href="Table 17">Table 17</a>) are set on the output bus on alternating clock phases. The test mode is enabled asynchronously to the sample clock, therefore several sample clock cycles may elapse before the data is present on the output bus

#### ADDRESS 0xC0: TEST\_IO

Bits 7:6 User Test Mode

These bits set the test mode to static (0x00) or alternate (0x01) mode. Other values are reserved.

The four LSBs in this register (Output Test Mode) determine the test pattern in combination with registers 0xC2 through 0xC5. Refer to <u>"SPI Memory Map" on page 24</u>.

**TABLE 17. OUTPUT TEST MODES** 

VALUE	0xC0[3:0] OUTPUT TEST MODE	WORD 1	WORD 2
0000	Off		
0001	Midscale	0x8000	N/A
0010	Positive Full-Scale	0xFFFF	N/A
0011	Negative Full-Scale	0x0000	N/A
0100	Checkerboard	ОхАААА	0x5555
0101	Reserved	N/A	N/A
0110	Reserved	N/A	N/A
0111	One/Zero	0xFFFF	0x0000
1000	User Pattern	user_patt1	user_patt2

#### ADDRESS 0xC2: USER\_PATT1\_LSB

#### ADDRESS 0xC3: USER\_PATT1\_MSB

These registers define the lower and upper eight bits, respectively, of the first user-defined test word.

#### ADDRESS 0xC4: USER\_PATT2\_LSB

#### ADDRESS 0xC5: USER\_PATT2\_MSB

These registers define the lower and upper eight bits, respectively, of the second user-defined test word.

### **SPI Memory Map**

#### TABLE 18. SPI MEMORY MAP

	ADDR (Hex)	PARAMETER NAME	BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (LSB)	DEF. VALUE (Hex)	INDEXED/G LOBAL
<u>5</u>	00	port_config	SDO Active	LSB First	Soft Reset			Mirror (Bit 5)	Mirror (Bit 6)	Mirror (Bit 7)	00h	G
SPI CONFIG	01	reserved										
SPIC	02	burst_end		Burst end address [7:0]								G
	03-07	reserved		Reserved								
NF0	08	chip_id				Chi	p ID #				Read only	G
Z	09	chip_version				Chip \	/ersion #				Read only	G
	10	device_index_A			Rese	rved			ADC01	ADC00	00h	I
	11-1F	reserved				Res	served			•		
交	20	offset_coarse				Coars	se Offset				cal. value	I
E	21	offset_fine				Fine	Offset				cal. value	I
] [6/C	22	gain_coarse		Res	erved			Co	arse Gain		cal. value	I
NO.	23	gain_medium				Medi	um Gain				cal. value	I
]CE (	24	gain_fine				Fin	e Gain				cal. value	I
INDEXED DEVICE CONFIG/CONTROL	25	modes		Reserved  Power-Down Mode [2:0]  000 = Pin Control  001 = Normal Operation  010 = Nap  100 = Sleep  Other Codes = Reserved					00h NOT affected by Soft Reset	I		
	26-5F	reserved		Reserved								
	60-6F	reserved		Reserved								
	70	skew_diff		Differential Skew							80h	G
	71	phase_slip		Reserved Next Clock Edge						00h	G	
G/CONTROL	72			clock_divide					00h NOT affected by Soft Reset	G		
GLOBAL DEVICECONFIG/CONTROL	73	output_mode_A	0	Output Mode [2:0]         Output Format [2:0]           000 = Pin Control         000 = Pin Control           001 = LVDS 2mA         001 = Two's Complement           010 = LVDS 3mA         010 = Gray Code           100 = LVCMOS         100 = Offset Binary           Other Codes = Reserved         Other Codes = Reserved					00h NOT affected by Soft Reset	G		
פרכ	74	output_mode_B		DLL Range 0 = Fast 1 = Slow				00h NOT affected by Soft Reset	G			
	75	config_status	XOR Result						Read Only	G		
	76-BF	reserved		Reserved								

TABLE 10	CDI	MEMORY MAP	(Continued)

	ADDR (Hex)	PARAMETER NAME	BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (LSB)	DEF. VALUE (Hex)	INDEXED/G LOBAL
	CO test_io	test_io User Test Mode		Node [1:0]			Output T	est Mode [3:	00h	G		
DEVICE TEST			00 = Single 01 = Alternate 10 = Reserved 11 = Reserved 2 = +FS Short 3 = -FS Short 4 = Checker Board 5 = Reserved 6 = Reserved									
NCE.	C1	Reserved		Reserved						00h	G	
2	C2	user_patt 1_lsb	В7	В6	B5	В4	В3	B2	B1	во	00h	G
	С3	user_patt1_msb	B15	B14	B13	B12	B11	B10	В9	B8	00h	G
	C4	user_patt 2_lsb	В7	В6	B5	В4	В3	B2	B1	во	00h	G
	C5	user_patt2_msb	B15	B14	B13	B12	B11	B10	В9	B8	00h	G
	C6-FF	reserved		Reserved								

## **Equivalent Circuits**




FIGURE 41. ANALOG INPUTS




FIGURE 43. TRI-LEVEL DIGITAL INPUTS




FIGURE 42. CLOCK INPUTS





FIGURE 44. DIGITAL INPUTS

### **Equivalent Circuits (Continued)**






FIGURE 45. LVDS OUTPUTS

FIGURE 46. CMOS OUTPUTS




FIGURE 47. VCM\_OUT OUTPUT

### **ADC Evaluation Platform**

Intersil offers an ADC Evaluation platform which can be used to evaluate any of the KADxxxxx ADC family. The platform consists of a FPGA based data capture motherboard and a family of ADC daughtercards. This USB based platform allows a user to quickly evaluate the ADC's performance at a user's specific application frequency requirements. More information is available at <a href="http://www.intersil.com/converters/adc\_eval\_platform/">http://www.intersil.com/converters/adc\_eval\_platform/</a>

### **Layout Considerations**

### **Split Ground and Power Planes**

Data converters operating at high sampling frequencies require extra care in PC board layout. Many complex board designs benefit from isolating the analog and digital sections. Analog supply and ground planes should be laid out under signal and clock inputs. Locate the digital planes under outputs and logic pins. Grounds should be joined under the chip.

#### **Clock Input Considerations**

Use matched transmission lines to the transformer inputs for the analog input and clock signals. Locate transformers and terminations as close to the chip as possible.

#### **Exposed Paddle**

The exposed paddle must be electrically connected to analog ground (AVSS) and should be connected to a large copper plane using numerous vias for optimal thermal performance.

#### **Bypass and Filtering**

Bulk capacitors should have low equivalent series resistance. Tantalum is a good choice. For best performance, keep ceramic bypass capacitors very close to device pins. Longer traces will increase inductance, resulting in diminished dynamic performance and accuracy. Make sure that connections to ground are direct and low impedance. Avoid forming ground loops.

#### **LVDS Outputs**

Output traces and connections must be designed for  $50\Omega$  ( $100\Omega$  differential) characteristic impedance. Keep traces direct and minimize bends where possible. Avoid crossing ground and power-plane breaks with signal traces.

#### **LVCMOS Outputs**

Output traces and connections must be designed for  $50\Omega\,$  characteristic impedance.

#### **Unused Inputs**

Standard logic inputs (RESETN, CSB, SCLK, SDIO and SDO) which will not be operated do not require connection to ensure optimal ADC performance. These inputs can be left floating if they are not used. Tri-level inputs (NAPSLP, OUTMODE, OUTFMT and CLKDIV) accept a floating input as a valid state, and therefore should be biased according to the desired functionality.

#### **Definitions**

Analog Input Bandwidth is the analog input frequency at which the spectral output power at the fundamental frequency (as determined by FFT analysis) is reduced by 3dB from its full-scale low-frequency value. This is also referred to as Full Power Bandwidth.

Aperture Delay or Sampling Delay is the time required after the rise of the clock input for the sampling switch to open, at which time the signal is held for conversion.

**Aperture Jitter** is the RMS variation in aperture delay for a set of samples.

**Clock Duty Cycle** is the ratio of the time the clock wave is at logic high to the total time of one clock period.

**Differential Non-Linearity (DNL)** is the deviation of any code width from an ideal 1 LSB step.

Effective Number of Bits (ENOB) is an alternate method of specifying Signal to Noise-and-Distortion Ratio (SINAD). In dB, it is calculated as: ENOB = (SINAD - 1.76)/6.02.

**Gain Error** is the ratio of the difference between the voltages that cause the lowest and highest code transitions to the full-scale voltage less 2 LSB. It is typically expressed in percent.

Integral Non-Linearity (INL) is the maximum deviation of the ADC's transfer function from a best fit line determined by a least squares curve fit of that transfer function, measured in units of LSBs.

**Least Significant Bit (LSB)** is the bit that has the smallest value or weight in a digital word. Its value in terms of input voltage is  $V_{FS}/(2^N-1)$  where N is the resolution in bits.

**Missing Codes** are output codes that are skipped and will never appear at the ADC output. These codes cannot be reached with any input value.

**Most Significant Bit (MSB)** is the bit that has the largest value or weight.

**Pipeline Delay** is the number of clock cycles between the initiation of a conversion and the appearance at the output pins of the data.

Power Supply Rejection Ratio (PSRR) is the ratio of the observed magnitude of a spur in the ADC FFT, caused by an AC signal superimposed on the power supply voltage.

Signal to Noise-and-Distortion (SINAD) is the ratio of the RMS signal amplitude to the RMS sum of all other spectral components below one half the clock frequency, including harmonics but excluding DC.

Signal-to-Noise Ratio (without Harmonics) is the ratio of the RMS signal amplitude to the RMS sum of all other spectral components below one-half the sampling frequency, excluding harmonics and DC.

SNR and SINAD are either given in units of dB when the power of the fundamental is used as the reference, or dBFS (dB to full scale) when the converter's full-scale input power is used as the reference.

Spurious-Free-Dynamic Range (SFDR) is the ratio of the RMS signal amplitude to the RMS value of the largest spurious spectral component. The largest spurious spectral component may or may not be a harmonic.

© Copyright Intersil Americas LLC 2008-2016. All Rights Reserved.

All trademarks and registered trademarks are the property of their respective owners.

For additional products, see <a href="https://www.intersil.com/en/products.html">www.intersil.com/en/products.html</a>

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at <a href="https://www.intersil.com/en/support/qualandreliability.html">www.intersil.com/en/support/qualandreliability.html</a>

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see <a href="https://www.intersil.com">www.intersil.com</a>



# **Revision History** The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision.

DATE	REVISION	CHANGE
May 31, 2016	FN6805.4	Updated entire datasheet applying Intersil's new standards.  Added Note 2 on page 3.  Replaced Note 3 on page 4 with correct note.  Updated Maximum specs for the following:  -IAVDD from 178 to 188  -NAP Mode from 163 to 170.2  Updated 163 to 170.2 in "Nap/Sleep" on page 17.
October 10, 2009	FN6805.3	Made correction to pinout.
October 08, 2009	FN6805.2	1) Updated SINAD typ spec at 364MHz 2) Added nap mode, sleep mode wake up times to spec table 3) Added CSB,SCLK Setup time specs for nap,sleep modes to spec table 4) Changed SPI setup spec wording in spec table 5) Change to pin description table for clarification 6) Added thermal pad note 7) Updated fig 23 and fig 24 and description in text. 8) Update multiple device usage note on at "SPI Physical Interface" on page 20 9) Added 'Reserved' to SPI memory map at address 25H 10) Added section on "ADC Evaluation Platform" on page 26 11) Updated table "DIFFERENTIAL SKEW ADJUSTMENT" on page 22. Intersil Standards - Added Pb-free bullet in features, added Pb-free reflow link in Thermal Information, Placed caution statement before Note to follow template standard, Added over-temp note reference and note to electrical spec tables, updated all cross references. 12) Updated TOC and changed on page 20 2nd paragraph of SPI Physical Interface "SDIO" to "SDO" 13) Change to SPI interface section in spec table, timing in cycles now, added write, read specific timing specs. 14) Updated SPI timing diagrams, Figures 35,36 15) Updated wakeup time description in "Nap/Sleep" on page 17. 16) Updated sleep mode power spec 17) Changed label in fig 44 18) Updated cal paragraph in user initiated reset section per DC.
January 16, 2009	FN6805.1	P1; revised Key Specs p2; added Part Marking column to Order Info P3; moved Thermal Resistance to Thermal Info table and added Theta JA note 3 per packaging P3-6; revisions throughout spec tables. Added notes 6 and 7 to Switching Specs. P5; revised Figs 1 and 2 (D[11:0]) P7; revised function for Pin 22 OUTMODE, Pin 23 NAPSLP and Pin 70 OUTFMT P9-11; Perf. curves revised throughout P13; User Initiated Reset - revised 2nd sentence of 1st paragraph P18; Serial Peripheral Interface- 1st paragraph; revised 2nd and 4th sentences. 4th paragraph; revised 2nd sentence P19; Address 0x24: Gain_Fine; added 2 sentences to end of 1st paragraph. Revised Table 8 P20; removed Figure (PHASE SLIP: CLK+1 MODE, fCLOCK = 500MHz) P23; Revised Fig 43 P24; Table 17; revised Bits7:4, Addr C0 Throughout; formatted graphics to Intersil standards
December 5, 2008	FN6805.0	Converted to intersil template. Assigned file number FN6805. Rev 0 - first release (as preliminary datasheet) with new file number.
July 30, 2008	Rev 1	Initial Release of Production Datasheet

### **About Intersil**

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at <a href="https://www.intersil.com">www.intersil.com</a>.

You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.

Reliability reports are also available from our website at www.intersil.com/support.





## **Package Outline Drawing**


#### L72.10x10D

72 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE

Rev 1, 11/08







O.90 Max


SEE DETAIL "X"

O.90 Max

SEE DETAIL "X"

O.008 C

SEATING PLANE



TYPICAL RECOMMENDED LAND PATTERN

#### NOTES:

- Dimensions are in millimeters.
   Dimensions in ( ) for Reference Only.
- 2. Dimensioning and tolerancing conform to AMSEY14.5m-1994.
- 3. Unless otherwise specified, tolerance: Decimal ¬"¬± 0
- Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 5. Tiebar shown (if present) is a non-functional feature.
- The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.