

HS-303ARH, HS-303AEH, HS-303BRH, HS-303BEH

Radiation Hardened CMOS Dual SPDT Analog Switch


The [HS-303ARH](#), [HS-303AEH](#), [HS-303BRH](#), [HS-303BEH](#) analog switches are monolithic devices fabricated using the Renesas dielectrically isolated Radiation Hardened Silicon Gate (RSG) process technology to ensure latch-up free operation. They are pinout compatible and functionally equivalent to the HS-303RH, but offer improved 300kRAD(Si) total dose capability. These switches offer low-resistance switching performance for analog voltages up to the supply rails. ON-resistance is low and stays reasonably constant over the full range of operating voltage and current. ON-resistance also stays reasonably constant when exposed to radiation. Break-before-make switching is controlled by 5V digital inputs. The HS-303ARH and HS-303AEH should be operated with nominal ±15V supplies, while the HS-303BRH and HS-303BEH should be operated with nominal ±12V supplies.

Specifications

Specifications for Rad Hard QML devices are controlled by the Defense Logistics Agency Land and Maritime (DLA). The SMD number listed in the following must be used when ordering.

Detailed Electrical Specifications for the HS-303ARH, HS-303AEH, HS-303BRH, HS-303BEH are contained in SMD [5962-95813](#).

Functional Diagram



Truth Table


Logic	SW1 and SW2	SW3 and SW4
0	OFF	ON
1	ON	OFF

Features


- QML, per MIL-PRF-38535
- Radiation performance
  - Total dose: 3x10<sup>5</sup>rad(Si)
  - SEE: For LET = 60MeV•cm<sup>2</sup>/mg at 60° incident angle, <150pC charge transferred to the output of an off switch (based on SOI design calculations)
- No latch-up, dielectrically isolated device islands
- Pinout and functionally compatible with Renesas HS-303RH and HI-303 series analog switches
- Analog signal range equal to the supply voltage range
- Low leakage: 100nA (max, post-rad)
- Low r<sub>ON</sub>: 70Ω (max, post-rad)
- Low standby supply current: +150μA/-100μA (max, post-rad)

Pin Configurations

HS1-303ARH, HS-303BRH (SBDIP), CDIP2-T14 Top View



HS-303ARH, HS-303AEH, HS-303BRH, HS-303BEH (FLATPACK) CDFP3-F14 Top View



## 1. Overview

### 1.1 Ordering Information

Ordering Number ( <a href="#">Note 2</a> )	Part Number ( <a href="#">Note 1</a> )	Temp. Range (°C)	Package (RoHS Compliant)	Pkg. Dwg. #
5962F9581304QCC	HS1-303ARH-8	-55 to +125	14 LD SBDIP	D14.3
5962F9581304QXC	HS9-303ARH-8	-55 to +125	14 LD Flatpack	K14.A
5962F9581304V9A	HS0-303ARH-Q	-55 to +125	Die	
5962F9581306V9A	HS0-303AEH-Q	-55 to +125	Die	
5962F9581304VCC	HS1-303ARH-Q	-55 to +125	14 LD SBDIP	D14.3
5962F9581306VCC	HS1-303AEH-Q	-55 to +125	14 LD SBDIP	D14.3
5962F9581304VXC	HS9-303ARH-Q	-55 to +125	14 LD Flatpack	K14.A
N/A	HS0-303ARH/SAMPLE	-55 to +125	Die	
N/A	HS1-303ARH/PROTO	-55 to +125	14 LD SBDIP	D14.3
N/A	HS9-303ARH/PROTO	-55 to +125	14 LD Flatpack	K14.A
5962F9581306VXC	HS9-303AEH-Q	-55 to +125	14 LD Flatpack	K14.A
5962F9581305QCC	HS1-303BRH-8	-55 to +125	14 LD SBDIP	D14.3
5962F9581305QXC	HS9-303BRH-8	-55 to +125	14 LD Flatpack	K14.A
5962F9581305V9A	HS0-303BRH-Q	-55 to +125	Die	
5962F9581307V9A	HS0-303BEH-Q	-55 to +125	Die	
5962F9581305VCC	HS1-303BRH-Q	-55 to +125	14 LD SBDIP	D14.3
5962F9581307VCC	HS1-303BEH-Q	-55 to +125	14 LD SBDIP	D14.3
5962F9581305VXC	HS9-303BRH-Q	-55 to +125	14 LD Flatpack	K14.A
N/A	HS0-303BRH/SAMPLE	-55 to +125	Die	
N/A	HS1-303BRH/PROTO	-55 to +125	14 LD SBDIP	D14.3
N/A	HS9-303BRH/PROTO	-55 to +125	14 LD Flatpack	K14.A
5962F9581307VXC	HS9-303BEH-Q	-55 to +125	14 LD Flatpack	K14.A

Notes:

1. These Pb-free Hermetic packaged products employ 100% Au plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations.
2. Specifications for Rad Hard QML devices are controlled by the Defense Logistics Agency Land and Maritime (DLA). The SMD numbers listed must be used when ordering.


## 2. Die Characteristics

Table 1. Die and Assembly Related Information

Die Information	
Dimensions	2690µm x 5200µm (106mils x 205mils) Thickness: 483µm ± 25.4µm (19mils ± 1mil)
Interface Materials	
Glassivation	Type: PSG (Phosphorous Silicon Glass) Thickness: 8.0kÅ ± 1.0kÅ
Top Metallization	Type: AlSiCu Thickness: 16.0kÅ ± 2kÅ
Substrate	Radiation Hardened Silicon Gate, Dielectric Isolation
Backside Finish	Silicon
Assembly Information	
Substrate Potential	Unbiased (DI)
Additional Information	
Worst Case Current Density	<2.0 x 10 <sup>5</sup> A/cm <sup>2</sup>
Transistor Count	332
Weight of Packaged Device	0.31 grams
Lid Characteristics	Finish: Gold Potential: Grounded, tied to package pin 2

### 2.1 Metallization Mask Layout

HS-303ARH, HS-303AEH, HS-303BRH, HS-303BEH




### 3. Revision History

Rev.	Date	Description
4.00	Jul.18.19	Applied new formatting throughout. Updated links throughout. Updated second Features bullet. Updated ordering information table removed package drawing for die related parts and updated notes. Added Revision History section. Updated Disclaimer.

### 4. Package Outline Drawings

For the most recent package outline drawing, see [D14.3](#).

D14.3 MIL-STD-1835 CDIP2-T14 (D-1, Configuration C)  
14 Lead Ceramic Dual In-Line Metal Seal Package (SBDIP)




**Notes:**

1. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
2. The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
3. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness.
4. Corner leads (1, N, N/2, and N/2+1) may be configured with a partial lead paddle. For this configuration dimension b3 replaces dimension b2.
5. Dimension Q shall be measured from the seating plane to the base plane.
6. Measure dimension S1 at all four corners.
7. Measure dimension S2 from the top of the ceramic body to the nearest metallization or lead.
8. N is the maximum number of terminal positions.
9. Braze fillets shall be concave.
10. Dimensioning and tolerancing per ANSI Y14.5M - 1982.
11. Controlling dimension: INCH.

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	-	0.200	-	5.08	-
b	0.014	0.026	0.36	0.66	2
b1	0.014	0.023	0.36	0.58	3
b2	0.045	0.065	1.14	1.65	-
b3	0.023	0.045	0.58	1.14	4
c	0.008	0.018	0.20	0.46	2
c1	0.008	0.015	0.20	0.38	3
D	-	0.785	-	19.94	-
E	0.220	0.310	5.59	7.87	-
e	0.100 BSC		2.54 BSC		-
eA	0.300 BSC		7.62 BSC		-
eA/2	0.150 BSC		3.81 BSC		-
L	0.125	0.200	3.18	5.08	-
Q	0.015	0.060	0.38	1.52	5
S1	0.005	-	0.13	-	6
S2	0.005	-	0.13	-	7
a	90°	105°	90°	105°	-
aaa	-	0.015	-	0.38	-
bbb	-	0.030	-	0.76	-
ccc	-	0.010	-	0.25	-
M	-	0.0015	-	0.038	2
N	14		14		8

Rev. 0 4/94

For the most recent package outline drawing, see [K14.A](#).



**K14.A MIL-STD-1835 CDFP3-F14 (F-2A, CONFIGURATION B)  
14 LEAD CERAMIC METAL SEAL FLATPACK PACKAGE**

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.045	0.115	1.14	2.92	-
b	0.015	0.022	0.38	0.56	-
b1	0.015	0.019	0.38	0.48	-
c	0.004	0.009	0.10	0.23	-
c1	0.004	0.006	0.10	0.15	-
D	-	0.390	-	9.91	3
E	0.235	0.260	5.97	6.60	-
E1	-	0.290	-	7.11	3
E2	0.125	-	3.18	-	-
E3	0.030	-	0.76	-	7
e	0.050 BSC		1.27 BSC		-
k	0.008	0.015	0.20	0.38	2
L	0.270	0.370	6.86	9.40	-
Q	0.026	0.045	0.66	1.14	8
S1	0.005	-	0.13	-	6
M	-	0.0015	-	0.04	-
N	14		14		-

Rev. 0 5/18/94

Notes:

1. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark. Alternately, a tab (dimension k) may be used to identify pin one.
2. If a pin one identification mark is used in addition to a tab, the limits of dimension k do not apply.
3. This dimension allows for off-center lid, meniscus, and glass overrun.
4. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness. The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
5. N is the maximum number of terminal positions.
6. Measure dimension S1 at all four corners.
7. For bottom-brazed lead packages, no organic or polymeric materials shall be molded to the bottom of the package to cover the leads.
8. Dimension Q shall be measured at the point of exit (beyond the meniscus) of the lead from the body. Dimension Q minimum shall be reduced by 0.0015 inch (0.038mm) maximum when solder dip lead finish is applied.
9. Dimensioning and tolerancing per ANSI Y14.5M - 1982.
10. Controlling dimension: INCH.

## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:  
[www.renesas.com/contact/](http://www.renesas.com/contact/)

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.