

---

## CCG1401 Programmable Transimpedance Amplifier

---

### 1. DESCRIPTION

The CCG1401 is a universal programmable amplifier for optical sensor applications. The chip can be delivered in a QFN16 package or as a Chip Size Package (CSP) for very small PCB footprints.

### 2. FEATURES

- Universal amplifier for optical sensor applications
- Programmable transimpedance
- Programmable upper frequency range
- Programmable threshold voltages
- Single supply voltage
- Low current consumption
- Standby mode

## Contents

<b>1. DESCRIPTION</b>	<b>1</b>
<b>2. FEATURES</b>	<b>1</b>
<b>3. SCHEMATICS</b>	<b>3</b>
<b>4. PINOUT</b>	<b>3</b>
Package QFN16	3
PIN DESCRIPTIONS	4
<b>5. ABSOLUTE MAXIMUM RATINGS</b>	<b>5</b>
<b>6. ELECTRICAL CHARACTERISTICS</b>	<b>6</b>
Power Supply	7
Transimpedance Input Stage/Bandwidth Limitation	7
Programmable Amplifier / Analog Output	8
Comparator	9
Overall System Data	10
Power on Reset	11
Logic Output Comp	12
Logic Input (DIO, CLK, CSX)	12
<b>7. FUNCTION DESCRIPTION</b>	<b>13</b>
SPI and Digital Control	13
SPI Timing	13
SPI Protocol	14
Register Descriptions	15
<b>8. APPLICATION NOTES</b>	<b>18</b>
<b>9. PACKAGE OUTLINE</b>	<b>19</b>
<b>10. TAPE AND REEL INFORMATION</b>	<b>21</b>
<b>11. ORDERING INFORMATION</b>	<b>23</b>
<b>12. REVISION HISTORY</b>	<b>23</b>
Corporate Headquarters	24
Contact information	24
Trademarks	24

### 3. SCHEMATICS





Figure 1: Block Diagram

### 4. PINOUT

Package QFN16



Chip Size Package




Figure 3: CCG1401 Pad configuration (CSP/Bumped Die)

## PIN DESCRIPTIONS

Pin no. QFN16	Pin no. CPS	Name	Type	Function
1	-	NC	-	Not connected
2	12	VSS	PWR	Signal/PWR Ground
3	11	VDD	PWR	Power Supply
4	10	TIN	IN	Input TIA
5	-	NC	-	Not connected
6	9	CEXT	IN	External Capacitor TIA
7	8	TOUT	OUT	Output TIA
8	-	NC	-	Not connected
9	7	SIN	IN	Input SUM Amplifier
10	6	VOUT	OUT	Analog Output
11	-	NC	-	Not connected
12	5	COMP	OUT	Comparator Output
13	4	CLK	IN	Serial Interface CLOCK
14	3	CSX	IN	Serial Interface ENABLE
15	2	DIO	IN/OUT	Serial Interface DATA IN/OUT
16	1	POR	OUT	Power-ON Reset Output

Table 1: CCG1401 Pin Descriptions

## 5. ABSOLUTE MAXIMUM RATINGS

Absolute maximum ratings are allowed for short periods of time only, otherwise product reliability degrades.

Parameter	Symbol	Conditions	Min.	Max.	Unit
Supply Voltage	$V_{DD}$		-0.6	6	V
Total Power Dissipation	$P_{TOT}$	@ $\vartheta_{op}=125\text{ }^{\circ}\text{C}$		20	mW
Storage temperature range	$\vartheta_{storage}$		-55	150	$^{\circ}\text{C}$
Soldering Profile	$t_{soldering}$	$\vartheta_{sol\_max}=260^{\circ}\text{C}$		12	s
ESD Protection	$V_{ESD}$	Human Body Model JEFEC JESD22 Method A114B Class2	2		kV
Permanent current into ESD-protection diodes	$I_{DC\_ESD}$	Only in case of forward biased ESD diodes. Input voltage above VDD or below VSS		4	mA
Reliability	MTBF	@ $\vartheta_{amb}=27\text{ }^{\circ}\text{C}$		100	FIT

**Table 2: Absolute Maximum Ratings**

## 6. ELECTRICAL CHARACTERISTICS

Electrical characteristics are valid for typical operating conditions, the whole specified temperature and supply voltage range unless otherwise specified.

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Operating temperature range	$\theta_{op}$	Ambient Temperature	-40		125	°C
Junction temperature range	$\theta_{j,op}$	Junction Temperature	-40		130	°C
Input Capacitance	$C_{ID}$	Max. capacitance of connected photodiode			150	pF
Coupling capacitor between TOUT and SIN	$C_{int}$	Typical values are recommended. Change in value could lead to change in absolute transimpedance and bandwidth		0.32		nF
External capacitor @C <sub>EXT</sub> <sup>1</sup> to Ground	$C_{ext}$	Smaller than minimum values can lead to peaking, should be avoided. Higher than typical values will change bandwidth and transimpedance value	2	5		nF
Load resistance at COMP	$R_{Load\_COMP}$		10			k $\Omega$
Load capacitance at COMP	$C_{Load\_COMP}$				200	pF
Load resistance at VOUT	$R_{Load\_VOUT}$		4.7			k $\Omega$
Load capacitance at VOUT	$C_{Load\_VOUT}$				100	pF

Table 3: General Parameters

Note 1: The transimpedance amplifier has a bandpass characteristic dependent from the external capacitor  $C_{ext}$  and operating condition. The low bandpass cut-off frequency can be calculated as follows:

$$f_c = \frac{1}{2 * \pi * I_{DC,in}^{-(K*\ln(M)+0.06)} * 1800 * M^{Exp} * C_{ext}}$$

With:

- $I_{DC,in}$  Transimpedance amplifier input current (formula valid range 1µA to specified max value, see 4.3. Transimpedance Input Stage)
- K Input current exponent = 0.14
- M Transimpedance control variable
- Exp Control variable exponent = -1.2
- $C_{ext}$  External capacitor

## Power Supply

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Supply voltage	$V_{DD}$		3		5.5	V
Current Consumption	$I_{DD}$	VDD=5.5V, no external load currents		2.5	3	mA
Standby current	$I_{DDstandby}$	No external load currents, CSX=CLK=High			15	µA

Table 4: Power Supply

## Transimpedance Input Stage/Bandwidth Limitation

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Transimpedance control	M	Adjustable in three steps: 1,8,64	1	8	64	
Transimpedance ratio tolerance	$\Delta M/M$	Deviation of ratio from step to step; $I_{DC\_IN}=3\mu A$		3	11	%
Transimpedance	$R_{T3}$	M=64, T=27°C, $f_{meas}=100kHz$		210		kΩ

	R <sub>T2</sub>	M=8, T=27°C, f <sub>meas</sub> =100kHz		26		kΩ
	R <sub>T1</sub>	M=1, T=27°C, f <sub>meas</sub> =100kHz		3.3		kΩ
Tolerance of transimpedance	ΔR <sub>T</sub> / R <sub>T</sub>	M=1, 8, 64; T=27°C	-30		30	%
Temperature coefficient	TC <sub>RT</sub>			700	900	ppm/K
Tolerance of transimpedance over I <sub>DC_IN</sub>	ΔR <sub>T</sub> / R <sub>T_IDC</sub>	M=64 I <sub>DC_IN</sub> =0.1μA...100μA			5	%
Transimpedance V <sub>DD</sub> drift	ΔR <sub>T</sub> /R <sub>T_V DD</sub>	M=1, 8, 64 3≤V <sub>DD</sub> ≤3.3V 3.3≤V <sub>DD</sub> ≤5.5V			6 1	%
Input resistance	R <sub>I_TIA</sub>	Load TOUT: C=320pF and R=10kΩ in series to ground			1.7	kΩ
DC input current @ TIN	I <sub>DC_IN</sub>	M=64			100	μA
		M=8			800	μA
		M=1			1500	μA
Input noise current	I <sub>NOISE</sub>	200 kHz noise bandwidth, 6 dB SNR @ I <sub>DC_IN</sub> =1μA			2.5	pA/√Hz

Table 5: Transimpedance Input Stage / Bandwidth Limitation

## Programmable Amplifier / Analog Output

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Input resistance	R <sub>I_AMP</sub>		7	10	13	kΩ
Gain control resolution	Gain	GA=0 minimum value		1/16		
		GA=15		1		
		GA=255 maximum value		16		
	f <sub>AMP_3dB</sub>	GA=255, GFA=0		100		kHz



3dB cut-off frequency control		GA=255, GFA=1		250		kHz
		GA=255, GFA=2		500		kHz
		GA=255, GFA=3		10000		kHz
Output voltage	V <sub>OUT</sub>	R <sub>Load_VOUT</sub> =4.7 kΩ	0.2		4.8	V
DC output voltage	V <sub>OUT_DC</sub>			2/3V <sub>DD</sub>		
Output slew rate	SR <sub>OUT</sub>	3V step at pin SIN, C <sub>Load_VOUT</sub> =100pF, V <sub>DD</sub> =3V GA=15, GFA=0	[0.3]			V/μs
		3V step at pin SIN, C <sub>Load_VOUT</sub> =100pF, V <sub>DD</sub> =3V GA=15, GFA=1	[0.6]			V/μs
		3V step at pin SIN, C <sub>Load_VOUT</sub> =100pF, V <sub>DD</sub> =3V GA=15, GFA=2	[1.2]			V/μs
		3V step at pin SIN, C <sub>Load_VOUT</sub> =100pF, V <sub>DD</sub> =3V GA=15, GFA=3	[2.4]			V/μs

Table 6: Programmable Amplifier / Analog output

## Comparator

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Input offset voltage	V <sub>offs</sub>	3σ			±8	mV
Noise filter grade time	t <sub>NOISE_GATE</sub>	Toggle input voltage over threshold, comparator output doesn't reach 0.7V	80			ns
Low limit threshold voltage	V <sub>SREF</sub>	referenced to 2/3 V <sub>DD</sub> , G <sub>SREF</sub> =31	-186			mV

Upper limit threshold voltage					28	
Threshold voltage deviations	$\Delta V_{SREF}$	$G_{sref}=0 \dots 31$			$\pm 28$	mV
Threshold voltage resolution	$G_{SREF}$	Linear steps		5		BIT
Threshold voltage step size	$V_{SREF\_step}$			5.1		mV
Settling time $V_{SREF}$	$t_{settlng}$	After asserting CSX signal (low->high; SPI communication cycle)			10	$\mu s$

Table 7: Comparator

### Overall System Data

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Total transimpedance (Vout / Ifoto)	$R_{TT}$	M=64, Gain=1/16 @ fmeas=100kHz	8.5			k $\Omega$
		M=64, Gain=16 @ fmeas=100kHz			3500	
		M=8, Gain=1/16 @ fmeas=100kHz	1.0			
		M=8, Gain=16 @ fmeas=100kHz 430			430	
		M=1, Gain=1/16 @ fmeas=100kHz 0	0.145			
		M=1, Gain=16 @ fmeas=100kHz			54.5	
Temperature coefficient $R_{TT}$	$TCR_{TT}$				600	ppm/K

Total transimpedance $V_{DD}$ drift	$\Delta R_{TT}/R_{TT}$	M=1, 8, 64 3≤VDD≤3.3V 3.3≤VDD≤5.5V			2 1	%
Settling time after overdrive input TIN	$t_{set}$	100 times overdrive, $\Delta V_{OUT,DC} / V_{OUT,DC} = 1\%$ M=1, 8, 64, GA=15		30	55	μs
Band limiting frequency	$f_i$	M=1, 8, 64	20		40	kHz
	$f_u$		170		270	kHz
Low frequency suppression	$a_{100}$	@100Hz	-50	-70		dB
Dead time between input and output response	$t_{dead}$	VDD=5V, $I_{DC\_IN}=10\mu A$ , $G_{SREF}=0$ , M=1, Pulse current=25μA Monitor pin VOUT $t_{dead}$ consists mainly of $t_{prop}$		1.2	2.8	μs
Switching time from standby to operation	$t_{sw\_01}$	$C_{ext} = 5nF$		150	200	μs
Switching time from operation to standby	$t_{sw\_10}$				20	μs
Start-up time	$t_{start}$	After reaching VDD=3V			2	ms

Table 8: Overall System Data

## Power on Reset

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Power-on threshold	$V_{POR\_on}$	POR signal goes high @ $V_{DD} = V_{POR\_on}$	2.4	2.6	2.8	V
Power-off threshold	$V_{POR\_off}$	POR signal goes low @ $V_{DD} = V_{POR\_off}$	2.2	2.45	2.7	V
Hysteresis	$V_{POR\_hyst}$		100	160	230	mV

Table 9: Power ON Reset

## Logic Output Comp

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Low output voltage	$V_{OL}$	$I_{OUT}=4mA$ , $V_{DD}=3...5V$ No input signal			0.8	V
High output voltage	$V_{OH\_5V}$	POR signal goes low @ $V_{DD} = V_{POR\_off}$	2.2	2.45	2.7	V
Slew Rate	$SR_{COMP}$		[25]	[50]	[90]	V/ $\mu s$
Propagation Time	$t_{prop}$			0.5	1.5	$\mu s$
Output leakage current	$I_{O\_LEAK}$		-0.5		0.5	$\mu A$

Table 10: Logic Output COMP

## Logic Input (DIO, CLK, CSX)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Low input voltage	$V_{IL\_3V}$	$V_{DD}=3.0V$			0.5	V
	$V_{IL\_5V}$	$V_{DD}=5.0V$			0.8	
Low input voltage	$V_{IH\_3V}$	$V_{DD}=3.0V$	1.5			V
	$V_{IH\_5V}$	$V_{DD}=5.0V$	2.2			
Input capacitance	$C_{in\_d}$				40	pF
Frequency at CLK	$f_{CLK}$				4	MHz

Table 11: Logic Input (DIO, CLK, CSX)

## 7. FUNCTIONAL DESCRIPTION

### SPI and Digital Control

A synchronous serial interface receives data from an external controller via DIO, CLK and CSX. This interface consists of a 10-bit shift register, 2-bit header and 8 bit data. Each positive slope at CLK shifts the value at DIO into the shift register. With a positive slope at CSX the 8 data bits of the shift register are transferred to the address register or a parameter register depending on the value of the header. A data package with header “00” selects a parameter register. Following data packages with header “01” are intended for the previously selected register. To read out the registers content, the header needs to be “10”. DIO changes then its functionality from input to output and DIO pin has to be released. Data can be shifted out with the positive edge of CLK. Sampling of data should occur on the negative edge. Maximum frequency when reading is 50 kHz. The output data starts with the register content at address 0, followed by the one at address 1 and ends with the content of register 4. After transfer of the last bit, when CSX goes high, DIO changes its functionality back to input behavior. The DIO-behavior is visualized by the internal signal DOUT\_EN in the timing diagram. Standby modus of analog circuitry can be selected by register (see 0) and alternatively by setting CSX=High and CLK=High. The SPI is not affected by standby operation. The comparator threshold can be controlled by register content and setting DIO=High for using the register SREF1 (see 5.4.4) or setting DIO=Low for using register SREF2 (see 5.4.5). Take into consideration that this mechanism does not work during an SPI-transfer.

### SPI Timing




Figure 4: Timing Diagram

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
SPI Clock Frequency	f <sub>SPI</sub>				4	MHz
SPI Clock Period	t <sub>SPI_CLK</sub>		250			ns
SPI Start Clock after select	t <sub>SPI_S</sub>		125			ns
SPI End of Select after Clock	t <sub>SPI_E</sub>		125			ns
SPI Idle between Access	t <sub>SPI_I</sub>		250			ns

Table 12: SPI Timing

After Power-on all register defaults are in logical state “High”, except CIRC\_DIS in CTRL-register.

## SPI Protocol

10 bit shift register: 2 bit header, 8 bit data/address

Bit	9	8	7	6	5	4	3	2	1	0
Denotation	H1	H0	D7	D6	D5	D4	D3	D2	D1	D0
Message type 0 (SPI-Write address)	'0'	'0'	-	-	-	-	A3	A2	A1	A0
Message type 1 (SPI-Write address)	'0'	'1'	D7	D6	D5	D4	D3	D2	D1	D0
Message type 2 (SPI-Read data)	'1'	'0'	D7	D6	D5	D4	D3	D2	D1	D0

## Register Descriptions

### Register Definitions

Register Address	Name
0x0	TIA
0x1	GAIN
0x2	SREF1
0x3	SREF2
0x4	CTRL

Table 13: Register Definitions

### TIA- Transimpedance Register

Bit	7 : 2	1 : 0
Name	-	TI
Reset	0xFF	

Table 14: TIA

Address: 0x1

GA Programmable amplifier gain adjustment

Gain = (GA+1)/16

0d: Gain = 1/16

15d: Gain = 1

255d: Gain = 16 (default)

## GAIN - Programmable Gain Register

Bit	7 : 0
Name	GA
Reset	0xFF

Table 15: GAIN

Address: 0x1

GA Programmable amplifier gain adjustment

$$\text{Gain} = (GA+1)/16$$

0d: Gain = 1/16

15d: Gain = 1

255d: Gain = 16 (default)

## SREF1- Programmable threshold voltage Register #1

Bit	7 : 5	4 : 0
Name	-	SREF1
Reset	0xFF	

Table 16: SREF1

Address: 0x2

SREF1 Comparator threshold voltage 1

Defines the comparator threshold voltage referenced to 2/3 VDD

$$V_{sref} \approx SREF1 * -5.1mV$$

DIO = high



## SREF2- Programmable threshold voltage Register #2

Bit	7 : 5	4 : 0
Name	-	SREF2
Reset	0xFF	

Table 17: SREF2

Address: 0x3

SREF1 Comparator threshold voltage 2

Defines the comparator threshold voltage referenced to 2/3 VDD

 $V_{sref} \approx SREF2 * -5.1mV$ 

DIO = low

## CTRL – General Control Register

Bit	7	6	5 : 2	1 : 0
Name	COMP_DIS	CIRC_DIS	-	GFA
Reset	0xBF (0b10111111)			

Table 18: CTRL

Address: 0x4

GFA Programmable summing amplifier 3dB frequency control adjustment

0d -&gt; GFA=0

1d -&gt; GFA=1

2d -&gt; GFA=2

3d -&gt; GFA=3

CIRC\_DIS      Circuit disable (standby mode)

0d -&gt; circuit is enabled (This is the default value! Keep in mind that this is the only bit that is initialized with '0')

1d -&gt; circuit is disabled

COMP\_DIS      Comparator output disable

0d -&gt; comparator output is enabled

1d -&gt; comparator output is disabled

## 8. APPLICATION NOTES

### Application with Photodiode Sensor





Figure 4: Optical Application

## 9. PACKAGE OUTLINE

### QFN16 Package



Symbol	A	A1	A3	b	D	E	e	L	K	D2	E2
Min	0.70	0.00	0.20 REF.	0.25	4.00 BSC	4.00 BSC	0.65 BSC.	0.35	-	2.00	2.00
Nom.	0.75	0.02		0.30				0.40			
Max	0.80	0.05		0.35				0.45		2.20	2.20

UNIT : mm

NOTES :

1. JEDEC OUTLINE : N/A.
2. DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15mm AND 0.30mm FROM THE TERMINAL TIP. IF THE TERMINAL HAS THE OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL, THE DIMENSION b SHOULD NOT BE MEASURED IN THAT RADIUS AREA.
3. THE MINIMUM "K" VALUE OF 0.20mm APPLIES.
4. BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.

Figure 5: QFN16 Package

## CSP 12 Package




Figure 6: CSP12 Package

# 10. TAPE AND REEL INFORMATION

## Tape QFN16 Package




Figure 7: QFN16 Tape Dimensions

## Tape CSP Package





Figure 8: CSP Tape Dimensions

### Reel Information QFN16




Note: Drive spokes optional; if used, dimensions B and D shall apply.

Symbol	A	B	C	D	W <sub>1</sub> QFN16
Min	-	1.5	12.8	20.2	13.25
Typ	-	-	13.0	-	-
Max	330	-	13.5	-	13.75

Figure 9: Reel Dimensions QFN16

### Reel Information CSP



Tape Width	A Diameter	C	D (min)	N Hub	W1	W2 (max)
8	178	13.5	20.2	60	9	11.5
	+/- 1.0	+/-0.5		+0.1 -0.0	+/- 0.5	

Figure 10: Reel Dimensions CSP

## 11. ORDERING INFORMATION

Part	Order No.	Package	Delivery	Quantity
CCG1401	CCG1401_QFN16	QFN16	Tape & Reel	5,000 per reel
CCG1401	CCG1401_CSP	CSP	Tape & Reel	3,000 per reel

Table 19: Ordering Information

## 12. REVISION HISTORY

Revision	Date	Description
2.6	11-Feb-2025	Corrected Junction Temperature, added input capacitance and format corrections
2.5	21-Feb-2022	Rebrand
2.4	31-Oct-2019	Updated template
2.3	07-Feb-2018	Added CSP outline and tape, reel drawing CSP
2.2	03-Apr-2017	Updated document number
2.1	13-Oct-2016	Correct Pinning in 2.1-2.3 and QFN pitch 0.65 Introduction of Start-up time (4.6) Fix condition for switch time operation – standby Changed description of (TI) transimpedance gain default value Fixed description for summing amplifier gain (GFA)

(Rev.5.0-1 October 2020)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

## Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:  
[www.renesas.com/contact/](http://www.renesas.com/contact/).