


## General Description

The 8S89874 is a high speed 1:2 Differential-to-LVPECL Buffer/Divider. The 8S89874 has a selectable  $\div 1$ ,  $\div 2$ ,  $\div 4$ ,  $\div 8$ ,  $\div 16$  output divider, which allows the device to be used as either a 1:2 fanout buffer or frequency divider. The clock input has internal termination resistors, allowing it to interface with several differential signal types while minimizing the number of required external components. The device is packaged in a small, 3mm x 3mm VFQFN package, making it ideal for use on space-constrained boards.


## Features

- Two LVPECL/ECL output pairs
- Frequency divide select options:  $\div 1$  (pass through),  $\div 2$ ,  $\div 4$ ,  $\div 8$ ,  $\div 16$
- IN, nIN input can accept the following differential input levels: LVPECL, LVDS, CML
- Output frequency: 2GHz (maximum)
- Output skew: 15ps (maximum)
- Part-to-part skew: 250ps (maximum)
- Additive phase jitter, RMS: 0.20ps (typical)
- LVPECL supply voltage range: 2.375V to 3.63V
- ECL supply voltage range: -3.63V to -2.375V
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package

## Block Diagram



## Pin Assignment



16-pin, 3mm x 3mm VFQFN Package

**Table 1. Pin Descriptions**

| Number    | Name                | Type   |        | Description   |
|-----------|---------------------|--------|--------|---|
| 1, 2      | Q0, nQ0             | Output |        | Differential output pair. LVPECL/ECL interface levels.  |
| 3, 4      | Q1, nQ1             | Output |        | Differential output pair. LVPECL/ECL interface levels.  |
| 5, 15, 16 | S2, S1, S0          | Input  | Pullup | Select pins. LVCMOS/LVTTL interface levels.   |
| 6         | nc                  | Unused |        | No connect.   |
| 7, 14     | V <sub>CC</sub>     | Power  |        | Positive supply pins.   |
| 8         | nRESET              | Input  | Pullup | When LOW, resets the divider. Pulled HIGH when left unconnected. Input threshold is V <sub>CC</sub> /2. Includes a 37kΩ pullup resistor. LVTTL/LVCMOS interface levels. |
| 9         | nIN                 | Input  |        | Inverting differential LVPECL clock input. R <sub>T</sub> = 50Ω termination to V <sub>T</sub> .   |
| 10        | V <sub>REF_AC</sub> | Output |        | Reference voltage for AC-coupled applications.  |
| 11        | V <sub>T</sub>      | Input  |        | Termination input.  |
| 12        | IN                  | Input  |        | Non-inverting LVPECL differential clock input. R <sub>T</sub> = 50Ω termination to V <sub>T</sub> .   |
| 13        | V <sub>EE</sub>     | Power  |        | Negative supply pin.  |

NOTE: *Pullup* refers to internal input resistors. See Table 2, *Pin Characteristics*, for typical values.

**Table 2. Pin Characteristics**

| Symbol              | Parameter             | Test Conditions | Minimum | Typical | Maximum | Units |
|---------------------|-----------------------|-----------------|---------|---------|---------|-------|
| R <sub>PULLUP</sub> | Input Pullup Resistor |                 |         | 37      |         | kΩ    |

## Function Tables

Table 3A. Control Input Function Table

| Inputs |                 | Outputs       |                |
|--------|-----------------|---------------|----------------|
| nRESET | Selected Source | Q0, Q1        | nQ0, nQ1       |
| 0      | IN/nIN          | Disabled; LOW | Disabled; HIGH |
| 1      | IN/nIN          | Enabled       | Enabled        |




Figure 1. nRESET Timing Diagram

Table 3B. Truth Table

| Inputs |    |    |    | Outputs                            |
|--------|----|----|----|------------------------------------|
| nRESET | S2 | S1 | S0 |                                    |
| 1      | 0  | X  | X  | Reference Clock ÷1 (pass through)  |
| 1      | 1  | 0  | 0  | Reference Clock ÷2                 |
| 1      | 1  | 0  | 1  | Reference Clock ÷4                 |
| 1      | 1  | 1  | 0  | Reference Clock ÷8                 |
| 1      | 1  | 1  | 1  | Reference Clock ÷16                |
| 0      | 1  | X  | X  | Q = LOW, nQ = HIGH; Clock Disabled |
| 0      | 0  | X  | X  | Q = LOW, nQ = HIGH; Clock Disabled |

## Absolute Maximum Ratings

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

| Item   | Rating                   |
|--|--------------------------|
| Supply Voltage, $V_{CC}$   | -0.5V to + 4.6V          |
| Inputs, $V_I$  | -0.5V to $V_{CC} + 0.5V$ |
| Outputs, $I_O$<br>Continuous Current<br>Surge Current            | 50mA<br>100mA            |
| Input Current, $I_N$ , nIN                                       | $\pm 50mA$               |
| $V_T$ Current, $I_{VT}$  | $\pm 100mA$              |
| $V_{REF\_AC}$ Input Sink/Source, $I_{REF\_AC}$                   | $\pm 2mA$                |
| Operating Temperature Range, $T_A$                               | -40°C to +85°C           |
| Package Thermal Impedance, $\theta_{JA}$ , (Junction-to-Ambient) | 74.7°C/W (0 mps)         |
| Storage Temperature, $T_{STG}$                                   | -65°C to 150°C           |

## DC Electrical Characteristics

**Table 4A. Power Supply DC Characteristics,  $V_{CC} = 3.3V \pm 10\%$  or  $2.5V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = -40^\circ C$  to  $85^\circ C$**

| Symbol   | Parameter               | Test Conditions | Minimum | Typical | Maximum | Units |
|----------|-------------------------|-----------------|---------|---------|---------|-------|
| $V_{CC}$ | Positive Supply Voltage |                 | 2.375   | 3.3     | 3.63    | V     |
| $I_{EE}$ | Power Supply Current    |                 |         |         | 45      | mA    |

**Table 4B. LVCMOS/LVTTL DC Characteristics,  $V_{CC} = 3.3V \pm 10\%$  or  $2.5V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = -40^\circ C$  to  $85^\circ C$**

| Symbol   | Parameter          | Test Conditions                              | Minimum | Typical | Maximum        | Units   |
|----------|--------------------|--|---------|---------|----------------|---------|
| $V_{IH}$ | Input High Voltage |  | 2.2     |         | $V_{CC} + 0.3$ | V       |
| $V_{IL}$ | Input Low Voltage  |  | 0       |         | 0.8            | V       |
| $I_{IH}$ | Input High Current | $V_{CC} = V_{IN} = 3.63V$ or $2.625V$        |         |         | 10             | $\mu A$ |
| $I_{IL}$ | Input Low Current  | $V_{CC} = 3.63V$ or $2.625V$ , $V_{IN} = 0V$ | -150    |         |                | $\mu A$ |

**Table 4C. Differential DC Characteristics,  $V_{CC} = 3.3V \pm 10\%$  or  $2.5V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = -40^\circ C$  to  $85^\circ C$**

| Symbol         | Parameter                               | Test Conditions | Minimum         | Typical         | Maximum         | Units    |
|----------------|---|-----------------|-----------------|-----------------|-----------------|----------|
| $R_{IN}$       | Differential Input Resistance (IN, nIN) |                 | 40              | 50              | 60              | $\Omega$ |
| $V_{IH}$       | Input High Voltage (IN, nIN)            |                 | 1.2             |                 | $V_{CC}$        | V        |
| $V_{IL}$       | Input Low Voltage (IN, nIN)             |                 | 0               |                 | $V_{IH} - 0.15$ | V        |
| $V_{IN}$       | Input Voltage Swing                     |                 | 0.15            |                 | 1.2             | V        |
| $V_{DIFF\_IN}$ | Differential Input Voltage Swing        |                 | 0.3             |                 |                 | V        |
| $I_{IN}$       | Input Current; NOTE 1 (IN, nIN)         |                 |                 |                 | 35              | mA       |
| $V_{REF\_AC}$  | Bias Voltage                            |                 | $V_{CC} - 1.45$ | $V_{CC} - 1.37$ | $V_{CC} - 1.32$ | V        |

NOTE 1: Guaranteed by design.

**Table 4D. LVPECL DC Characteristics,  $V_{CC} = 3.3V \pm 10\%$  or  $2.5V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = -40^\circ C$  to  $85^\circ C$**

| Symbol          | Parameter                         | Test Conditions | Minimum          | Typical | Maximum          | Units |
|-----------------|-----------------------------------|-----------------|------------------|---------|------------------|-------|
| $V_{OH}$        | Output High Voltage; NOTE 1       |                 | $V_{CC} - 1.175$ |         | $V_{CC} - 0.82$  | V     |
| $V_{OL}$        | Output Low Voltage; NOTE 1        |                 | $V_{CC} - 2.0$   |         | $V_{CC} - 1.575$ | V     |
| $V_{OUT}$       | Output Voltage Swing              |                 | 0.6              |         | 1.0              | V     |
| $V_{DIFF\_OUT}$ | Differential Output Voltage Swing |                 | 1.2              |         | 2.0              | V     |

NOTE: Input and output parameters vary 1:1 with  $V_{CC}$ .

NOTE 1: Outputs terminated with  $50\Omega$  to  $V_{CC} - 2V$ .

## AC Electrical Characteristics

**Table 5. AC Characteristics,  $V_{CC} = 3.3V \pm 10\%$  or  $2.5V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = -40^\circ C$  to  $85^\circ C$**

| Symbol       | Parameter  | Test Conditions                                | Minimum | Typical | Maximum | Units |
|--------------|--|--|---------|---------|---------|-------|
| $f_{OUT}$    | Output Frequency   | Output Swing $\geq 450mV$                      |         |         | 2       | GHz   |
| $f_{IN}$     | Input Frequency  | $\div 2, \div 4, \div 8, \div 16$              |         |         | 2.5     | GHz   |
| $t_{PD}$     | Propagation Delay; (Differential);<br>NOTE 1                                   | Input Swing: $<400mV$                          | 460     | 640     | 840     | ps    |
|              |  | Input Swing: $\geq 400mV$                      | 430     | 615     | 810     | ps    |
| $t_{sk(o)}$  | Output Skew; NOTE 2, 4   |  |         |         | 15      | ps    |
| $t_{sk(pp)}$ | Part-to-Part Skew; NOTE 3, 4   |  |         |         | 250     | ps    |
| $f_{jit}$    | Buffer Additive Jitter; RMS; refer to<br>Additive Phase Jitter Section; NOTE 5 | 155.52MHz, Integration Range:<br>12kHz – 20MHz |         | 0.20    |         | ps    |
| $t_{RR}$     | Reset Recovery time  |  | 600     |         |         | ps    |
| $t_R / t_F$  | Output Rise/Fall Time  | 20% to 80%                                     | 70      |         | 250     | ps    |

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: All parameters characterized at  $\leq 1GHz$ , 800mV input signal, unless otherwise noted.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at the output differential cross points.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltage, same temperature, same frequency and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.


NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 5: Pass through,  $\div 1$  mode.

## Additive Phase Jitter

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the ***dBc Phase Noise***. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio of the power in the 1Hz band to the power in the


fundamental. When the required offset is specified, the phase noise is called a ***dBc*** value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




As with most timing specifications, phase noise measurements has issues relating to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependent on the input source and measurement equipment.

The source generator IFR2042 and Agilent 8133 were the external input to drive the input clock, IN, nIN.


## Parameter Measurement Information




Output Load AC Test Circuit




Differential Input Level




Part-to-Part Skew




Output Skew



Single-ended & Differential Input Voltage Swing



Propagation Delay



Output Rise/Fall Time

## Applications Information

### 3.3V Differential Input with Built-In 50Ω Termination Interface

The IN/nIN with built-in 50Ω terminations accept LVDS, LVPECL, CML and other differential signals. Both signals must meet the  $V_{IN}$  and  $V_{IH}$  input requirements. Figures 2A to 2D show interface examples for the IN/nIN input with built-in 50Ω terminations driven by

the most common driver types. The input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




Figure 2A. N/nIN Input with Built-In 50Ω Driven by an LVDS Driver




Figure 2B. IN/nIN Input with Built-In 50Ω Driven by an LVPECL Driver




Figure 2C. IN/nIN Input with Built-In 50Ω Driven by a CML Driver





Figure 2D. IN/nIN Input with Built-In 50Ω Driven by a CML Driver with Built-In 50Ω Pullup


## 2.5V LVPECL Input with Built-In 50Ω Termination Interface

The IN/nIN with built-in 50Ω terminations accept LVDS, LVPECL, CML and other differential signals. Both signals must meet the  $V_{IN}$  and  $V_{IH}$  input requirements. *Figures 3A to 3D* show interface examples for the IN/nIN with built-in 50Ω termination input driven by


the most common driver types. The input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




**Figure 3A. IN/nIN Input with Built-In 50Ω Driven by an LVDS Driver**



**Figure 3B. IN/nIN Input with Built-In 50Ω Driven by an LVPECL Driver**



**Figure 3C. IN/nIN Input with Built-In 50Ω Driven by a CML Driver**



**Figure 3D. IN/nIN Input with Built-In 50Ω Driven by a CML Driver with Built-In 50Ω Pullup**

## Recommendations for Unused Input and Output Pins

### Inputs:

#### LVCMOS Control Pins

All control pins has internal pullups; additional resistance is not required but can be added for additional protection. A 1kΩ resistor can be used.

### Outputs:

#### LVPECL Outputs

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

### Termination for 3.3V LVPECL Outputs

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50Ω

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 4A and 4B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




Figure 4A. 3.3V LVPECL Output Termination




Figure 4B. 3.3V LVPECL Output Termination

## Termination for 2.5V LVPECL Outputs

Figure 5A and Figure 5B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating  $50\Omega$  to  $V_{CC} - 2V$ . For  $V_{CC} = 2.5V$ , the  $V_{CC} - 2V$  is very close to ground

level. The R3 in Figure 5B can be eliminated and the termination is shown in Figure 5C.




Figure 5A. 2.5V LVPECL Driver Termination Example




Figure 5C. 2.5V LVPECL Driver Termination Example





Figure 5B. 2.5V LVPECL Driver Termination Example

### VFQFN EPAD Thermal Release Path

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 6*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific

and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/Electrically Enhance Leadframe Base Package, Amkor Technology.



**Figure 6. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)**

## Power Considerations

This section provides information on power dissipation and junction temperature for the 8S89874. Equations and example calculations are also provided.

### 1. Power Dissipation.

The total power dissipation for the 8S89874 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{CC} = 3.63V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> =  $V_{CC\_MAX} * I_{EE\_MAX} = 3.63V * 45mA = \mathbf{163.35mW}$
- Power (outputs)<sub>MAX</sub> = **32.62mW/Loaded Output pair**  
If all outputs are loaded, the total power is  $2 * 32.62mW = \mathbf{65.24mW}$
- Power Dissipation for internal termination  $R_T$   
Power  $(R_T)_{MAX} = (V_{IN\_MAX})^2 / R_{T\_MIN} = (1.2V)^2 / 80\Omega = \mathbf{18mW}$

**Total Power**<sub>MAX</sub> = (3.63V, with all outputs switching) =  $163.35mW + 65.24mW + 18mW = \mathbf{246.59mW}$

### 2. Junction Temperature.

Junction temperature,  $T_j$ , is the temperature at the junction of the bond wire and bond pad, and directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature,  $T_j$ , to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for  $T_j$  is as follows:  $T_j = \theta_{JA} * Pd_{total} + T_A$

$T_j$  = Junction Temperature

$\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

$Pd_{total}$  = Total Device Power Dissipation (example calculation is in section 1 above)

$T_A$  = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 74.7°C/W per Table 6 below.

Therefore,  $T_j$  for an ambient temperature of 85°C with all outputs switching is:

$$85^\circ C + 0.247W * 74.7^\circ C/W = 103.5^\circ C. \text{ This is well below the limit of } 125^\circ C.$$

This calculation is only an example.  $T_j$  will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).


**Table 6. Thermal Resistance  $\theta_{JA}$  for 16 Lead VFQFN, Forced Convection**

| $\theta_{JA}$ vs. Air Flow                  |          |          |          |
|---|----------|----------|----------|
| Meters per Second                           | 0        | 1        | 2.5      |
| Multi-Layer PCB, JEDEC Standard Test Boards | 74.7°C/W | 65.3°C/W | 58.5°C/W |

### 3. Calculations and Equations.

The purpose of this section is to calculate the power dissipation for the LVPECL output pairs.

LVPECL output driver circuit and termination are shown in *Figure 7*.



**Figure 7. LVPECL Driver Circuit and Termination**

To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of  $V_{CC} - 2V$ .

- For logic high,  $V_{OUT} = V_{OH\_MAX} = V_{CC\_MAX} - 0.82V$   
 $(V_{CC\_MAX} - V_{OH\_MAX}) = 0.82V$
- For logic low,  $V_{OUT} = V_{OL\_MAX} = V_{CC\_MAX} - 1.58V$   
 $(V_{CC\_MAX} - V_{OL\_MAX}) = 1.58V$

$Pd\_H$  is power dissipation when the output drives high.

$Pd\_L$  is the power dissipation when the output drives low.

$$Pd\_H = [(V_{OH\_MAX} - (V_{CC\_MAX} - 2V)) / R_L] * (V_{CC\_MAX} - V_{OH\_MAX}) = [(2V - (V_{CC\_MAX} - V_{OH\_MAX})) / R_L] * (V_{CC\_MAX} - V_{OH\_MAX}) = [(2V - 0.82V) / 50\Omega] * 0.82V = 19.35mW$$

$$Pd\_L = [(V_{OL\_MAX} - (V_{CC\_MAX} - 2V)) / R_L] * (V_{CC\_MAX} - V_{OL\_MAX}) = [(2V - (V_{CC\_MAX} - V_{OL\_MAX})) / R_L] * (V_{CC\_MAX} - V_{OL\_MAX}) = [(2V - 1.58V) / 50\Omega] * 1.58V = 13.27mW$$

Total Power Dissipation per output pair =  $Pd\_H + Pd\_L = 32.62mW$

## Reliability Information

**Table 7.  $\theta_{JA}$  vs. Air Flow Table for a 16 Lead VFQFN**

| $\theta_{JA}$ by Velocity                   |          |          |          |
|---|----------|----------|----------|
| Meters per Second                           | 0        | 1        | 2.5      |
| Multi-Layer PCB, JEDEC Standard Test Boards | 74.7°C/W | 65.3°C/W | 58.5°C/W |




## Transistor Count

The transistor count for 8S89874 is: 489

Pin compatible with 889874

# Package Outline and Package Dimensions

## Package Outline - K Suffix for 16 Lead VFQFN



There are 2 methods of indicating pin 1 corner at the back of the VFQFN package:

1. Type A: Chamfer on the paddle (near pin 1)
2. Type C: Mouse bite on the paddle (near pin 1)

Table 8. Package Dimensions

| JEDEC Variation: VEED-2/-4<br>All Dimensions in Millimeters |            |         |
|---|------------|---------|
| Symbol  | Minimum    | Maximum |
| N   | 16         |         |
| A   | 0.80       | 1.00    |
| A1  | 0          | 0.05    |
| A3  | 0.25 Ref.  |         |
| b   | 0.18       | 0.30    |
| $N_D & N_E$   | 4          |         |
| D & E   | 3.00 Basic |         |
| D2 & E2   | 1.00       | 1.80    |
| e   | 0.50 Basic |         |
| L   | 0.30       | 0.50    |

Reference Document: JEDEC Publication 95, MO-220

## Ordering Information

Table 9. Ordering Information

| Part/Order Number | Marking | Package                  | Shipping Packaging                          | Temperature   |
|-------------------|---------|--------------------------|---|---------------|
| 8S89874BKILF      | 874B    | 16 Lead VFQFN, Lead-Free | Tube  | -40°C to 85°C |
| 8S89874BKILFT     | 874B    | 16 Lead VFQFN, Lead-Free | Tape & Reel Pin 1<br>Orientation: EIA-481-C | -40°C to 85°C |
| 8S89874BKILF/W    | 874B    | 16 Lead VFQFN, Lead-Free | Tape & Reel Pin 1<br>Orientation: EIA-481-D | -40°C to 85°C |

Table 10. Pin 1 Orientation in Tape and Reel Packaging

| Part Number Suffix | Pin 1 Orientation      | Illustration  |
|--------------------|------------------------|---|
| LFT                | Quadrant 1 (EIA-481-C) | <p>Correct Pin 1 ORIENTATION</p> <p>CARRIER TAPE TOPSIDE (Round Sprocket Holes)</p> <p>USER DIRECTION OF FEED</p> |
| LF/W               | Quadrant 2 (EIA-481-D) | <p>Correct Pin 1 ORIENTATION</p> <p>CARRIER TAPE TOPSIDE (Round Sprocket Holes)</p> <p>USER DIRECTION OF FEED</p> |

## Revision History Sheet

| Rev | Table     | Page     | Description of Change  | Date      |
|-----|-----------|----------|--|-----------|
| B   | T9<br>T10 | 18<br>18 | Ordering information Table - added additional row.<br>Added Pin 1 Orientation in Tape & Reel Packaging Table.<br>Updated header/footer throughout the datasheet. | 2/25/2015 |
| B   | T9        | 18       | Ordering Information - removed LF note below table.<br>Updated header and footer.  | 2/9/16    |



## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

### Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

### Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit [www.renesas.com/contact-us/](http://www.renesas.com/contact-us/).