


Features

- ◆ True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- ◆ High-speed access
 - Commercial: 20/25ns (max.)
 - Industrial: 25ns (max.)
- ◆ Low-power operation
 - IDT70T16/5L
 - Active: 200mW (typ.)
 - Standby: 600 μ W (typ.)
- ◆ IDT70T16/5 easily expands data bus width to 18 bits or more using the Master/Slave select when cascading more than one device
- ◆ M/S = VIH for $\overline{\text{BUSY}}$ output flag on Master
M/S = VIL for $\overline{\text{BUSY}}$ input on Slave
- ◆ Busy and Interrupt Flag
- ◆ On-chip port arbitration logic
- ◆ Full on-chip hardware support of semaphore signaling between ports
- ◆ Fully asynchronous operation from either port
- ◆ LVTTL-compatible, single 2.5V ($\pm 100\text{mV}$) power supply
- ◆ Available in an 80-pin TQFP and 100-pin fpBGA
- ◆ Industrial temperature range (-40°C to $+85^\circ\text{C}$) is available for selected speeds

Functional Block Diagram**NOTES:**

1. A13 is a NC for IDT70T15.
2. (MASTER): $\overline{\text{BUSY}}$ is output; (SLAVE): $\overline{\text{BUSY}}$ is input.
3. $\overline{\text{BUSY}}$ outputs and $\overline{\text{INT}}$ outputs are non-tri-stated push-pull drivers.

5663 drw 01

JANUARY 2009

Description

The IDT70T16/5 is a high-speed 16/8K x 9 Dual-Port Static RAM. The IDT70T16/5 is designed to be used as stand-alone Dual-Port RAMs or as a combination MASTER/SLAVE Dual-Port RAM for 18-bit-or-more wider systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 18-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for

reads or writes to any location in memory. An automatic power down feature controlled by \overline{CE} permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 200mW of power.

The IDT70T16/5 is packaged in an 80-pin TQFP (Thin Quad Flatpack) and a 100-pin fpBGA (fine pitch Ball Grid array).

Pin Configurations^(1,2,3,4)



NOTES:

1. A13 is a NC for IDT70T15.
2. All VDD pins must be connected to power supply.
3. All Vss pins must be connected to ground supply.
4. Package body is approximately 1.18 in x 1.18 in x 0.16 in.
5. This package code is used to reference the package diagram.
6. This text does not imply orientation of Part-marking.

Pin Configurations (con't.)^(1,2,3,4)

IDT70T16/5BF
BF100⁽⁵⁾

100-Pin fpBGA
Top View⁽⁶⁾

08/14/02

A1 A6R	A2 A9R	A3 A12R	A4 NC	A5 VSS	A6 VSS	A7 NC	A8 R/W _R	A9 NC	A10 I/O _{7R}
B1 NC	B2 NC	B3 A8R	B4 A10R	B5 NC	B6 NC	B7 A13R ⁽¹⁾	B8 OE _R	B9 I/O _{8R}	B10 I/O _{6R}
C1 A3R	C2 A4R	C3 A5R	C4 A7R	C5 NC	C6 NC	C7 CE _R	C8 NC	C9 NC	C10 I/O _{3R}
D1 A1R	D2 INT _R	D3 A2R	D4 NC	D5 A11R	D6 NC	D7 SEM _R	D8 NC	D9 I/O _{5R}	D10 I/O _{1R}
E1 M/S	E2 BUSY _R	E3 A0R	E4 A1L	E5 VSS	E6 VSS	E7 I/O _{4R}	E8 I/O _{2R}	E9 I/O _{0R}	E10 VDD
F1 Vss	F2 BUSY _L	F3 A0L	F4 NC	F5 VDD	F6 VSS	F7 VDD	F8 I/O _{5L}	F9 I/O _{6L}	F10 I/O _{7L}
G1 INT _L	G2 A3L	G3 A6L	G4 NC	G5 NC	G6 SEM _L	G7 NC	G8 I/O _{3L}	G9 VSS	G10 I/O _{4L}
H1 A2L	H2 A5L	H3 A10L	H4 NC	H5 NC	H6 CE _L	H7 I/O _{8L}	H8 NC	H9 NC	H10 I/O _{2L}
J1 A4L	J2 A8L	J3 A11L	J4 NC	J5 NC	J6 A13L ⁽¹⁾	J7 R/W _L	J8 NC	J9 VSS	J10 I/O _{1L}
K1 A7L	K2 A9L	K3 A12L	K4 NC	K5 VDD	K6 VDD	K7 NC	K8 NC	K9 OE _L	K10 I/O _{0L}

5663 drw 03

NOTES:

1. A₁₃ is a NC for IDT70T15.
2. All V_{DD} pins must be connected to power supply.
3. All V_{SS} pins must be connected to ground.
4. BF-100 package body is approximately 10mm x 10mm x 1.4mm with 0.8mm ball pitch.
5. This package code is used to reference the package diagram.
6. This text does not indicate orientation of the actual part marking.

Pin Names

Left Port	Right Port	Names
\overline{CE}_L	\overline{CE}_R	Chip Enable
R/W_L	R/W_R	Read/Write Enable
\overline{OE}_L	\overline{OE}_R	Output Enable
$A_{0L} - A_{13L}^{(1)}$	$A_{0R} - A_{13R}^{(1)}$	Address
$I/O_{0L} - I/O_{8L}$	$I/O_{0R} - I/O_{8R}$	Data Input/Output
\overline{SEM}_L	\overline{SEM}_R	Semaphore Enable
\overline{INT}_L	\overline{INTR}	Interrupt Flag
$BUSY_L$	$BUSY_R$	Busy Flag
M/S		Master or Slave Select
VDD		Power (2.5V)
VSS		Ground (0V)

5663 tbl 01

NOTE:

1. A13 is a NC for IDT70T15.

Truth Table I: Non-Contention Read/Write Control

Inputs ⁽¹⁾				Outputs	Mode
\overline{CE}	R/W	\overline{OE}	\overline{SEM}	I/O_{0-8}	
H	X	X	H	High-Z	Deselected: Power-Down
L	L	X	H	DATAIN	Write to Memory
L	H	L	H	DATAOUT	Read Memory
X	X	H	X	High-Z	Outputs Disabled

5663 tbl 02

NOTE:

1. Condition: $A_{0L} = A_{13L} \neq A_{0R} = A_{13R}$

Truth Table II: Semaphore Read/Write Control⁽¹⁾

Inputs				Outputs	Mode
\overline{CE}	R/W	\overline{OE}	\overline{SEM}	I/O_{0-8}	
H	H	L	L	DATAOUT	Read Semaphore Flag Data Out ($I/O_0 - I/O_8$)
H	↑	X	L	DATAIN	Write I/O_0 into Semaphore Flag
L	X	X	L	—	Not Allowed

5663 tbl 03

NOTE:

1. There are eight semaphore flags written to via I/O_0 and read from all I/O s ($I/O_0 - I/O_8$). These eight semaphores are addressed by $A_0 - A_2$.

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Commercial & Industrial	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +3.6	V
T _{BIA} ⁽³⁾	Temperature Under Bias	-55 to +125	°C
T _{STG}	Storage Temperature	-65 to +150	°C
T _{JN}	Junction Temperature	+150	°C
I _{OUT}	DC Output Current	50	mA

5663 tbl 04

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V_{TERM} must not exceed V_{DD} + 0.3V.
- Ambient Temperature Under Bias. No AC Conditions. Chip Deselected.

5663 tbl 05

Maximum Operating Temperature and Supply Voltage⁽¹⁾

Grade	Ambient Temperature	GND	V _{DD}
Commercial	0°C to +70°C	0V	2.5V ± 100mV
Industrial	-40°C to +85°C	0V	2.5V ± 100mV

NOTES:

- This is the parameter T_A. This is the "instant on" case temperature.

5663 tbl 05

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{DD}	Supply Voltage	2.4	2.5	2.6	V
V _{SS}	Ground	0	0	0	V
V _{IH}	Input High Voltage	1.7	—	V _{DD} +0.3 ⁽²⁾	V
V _{IL}	Input Low Voltage	-0.3 ⁽¹⁾	—	0.7	V

5663 tbl 06

Capacitance⁽¹⁾(T_A = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	9	pF
C _{OUT} ⁽²⁾	Output Capacitance	V _{OUT} = 0V	10	pF

5663 tbl 07

NOTES:

- This parameter is determined by device characteristics but is not production tested.
- Cour also references C/I/O.

NOTES:

- V_{IL} > -1.5V for pulse width less than 10ns.
- V_{TERM} must not exceed V_{DD} + 0.3V.

5663 tbl 06

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (V_{DD} = 2.5V ± 100mV)

Symbol	Parameter	Test Conditions	70T16/5L		Unit
			Min.	Max.	
I _L	Input Leakage Current ⁽¹⁾	V _{DD} = 2.6V, V _{IN} = 0V to V _{DD}	—	5	µA
I _{LO}	Output Leakage Current	CĒ = V _{IH} , V _{OUT} = 0V to V _{DD}	—	5	µA
V _{OL}	Output Low Voltage	I _{OL} = +2mA	—	0.4	V
V _{OH}	Output High Voltage	I _{OH} = -2mA	2.0	—	V

5663 tbl 08

NOTE:

- At V_{DD} ≤ 2.0V, Input leakages are undefined.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ($V_{DD} = 2.5V \pm 100mV$)

Symbol	Parameter	Test Condition	Version	70T16/5L20 Com'l Only		70T16/5L25 Com'l & Ind		Unit	
				Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.		
I _{DD}	Dynamic Operating Current (Both Ports Active)	$\overline{CE} = V_{IL}$, Outputs Disabled $\overline{SEM} = V_{IH}$ $f = f_{MAX}^{(3)}$	COM'L	L	80	140	70	130	mA
			IND	L	—	—	100	160	
I _{SB1}	Standby Current (Both Ports - TTL Level Inputs)	\overline{CE}_R and $\overline{CE}_L = V_{IH}$ $\overline{SEM}_R = \overline{SEM}_L = V_{IH}$ $f = f_{MAX}^{(3)}$	COM'L	L	12	20	7	17	mA
			IND	L	—	—	12	25	
I _{SB2}	Standby Current (One Port - TTL Level Inputs)	$\overline{CE}'_A = V_{IL}$ and $\overline{CE}'_B = V_{IH}^{(1)}$ Active Port Outputs Disabled, $f = f_{MAX}^{(3)}$ $\overline{SEM}_R = \overline{SEM}_L = V_{IH}$	COM'L	L	55	90	40	80	mA
			IND	L	—	---	55	100	
I _{SB3}	Full Standby Current (Both Ports - CMOS Level Inputs)	Both Ports \overline{CE} and $CER \geq V_{DD} - 0.2V$, $V_{IN} \geq V_{DD} - 0.2V$ or $V_{IN} \leq 0.2V$, $f = 0^{(4)}$ $\overline{SEM}_R = \overline{SEM}_L \geq V_{DD} - 0.2V$	COM'L	L	0.05	2.5	0.05	2.5	mA
			IND	L	—	—	0.2	5.0	
I _{SB4}	Full Standby Current (One Port - CMOS Level Inputs)	$\overline{CE}'_A \leq 0.2V$ and $\overline{CE}'_B \geq V_{DD} - 0.2V^{(1)}$ $\overline{SEM}_R = \overline{SEM}_L \geq V_{DD} - 0.2V$ $V_{IN} \geq V_{DD} - 0.2V$ or $V_{IN} \leq 0.2V$ Active Port Outputs Disabled, $f = f_{MAX}^{(3)}$	COM'L	L	55	90	40	80	mA
			IND	L	—	—	55	100	

NOTES:


1. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
2. $V_{DD} = 2.5V$, $T_A = +25^\circ C$, and are not production tested. I_{DD} dc = 85mA (typ.)
3. At $f = f_{MAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1/t_{RC}$, and using "AC Test Conditions" of input levels of GND to 3V.
4. $f = 0$ means no address or control lines change.

5663 tbl 09

Output Loads and AC Test Conditions

Input Pulse Levels	GND to 2.5V
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.25V
Output Reference Levels	1.25V
Output Load	Figures 1


5663 tbl 10



5663 drw 04

Figure 1. AC Output Test Load
*(For t_{LZ} , t_{HZ} , t_{WZ} , t_{OW})

Timing of Power-Up / Power-Down



5663 drw 06

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range


Symbol	Parameter	70T16/5L20 Com'l Only		70T16/5L25 Com'l & Ind		Unit
		Min.	Max.	Min.	Max.	
READ CYCLE						
t _{RC}	Read Cycle Time	20	—	25	—	ns
t _{AA}	Address Access Time	—	20	—	25	ns
t _{ACE}	Chip Enable Access Time ⁽³⁾	—	20	—	25	ns
t _{ABE}	Byte Enable Access Time ⁽³⁾	—	20	—	25	ns
t _{AOE}	Output Enable Access Time ⁽³⁾	—	12	—	13	ns
t _{OH}	Output Hold from Address Change	3	—	3	—	ns
t _{LZ}	Output Low-Z Time ^(1,2)	3	—	3	—	ns
t _{HZ}	Output High-Z Time ^(1,2)	—	12	—	15	ns
t _{PUP}	Chip Enable to Power Up Time ^(1,2)	0	—	0	—	ns
t _{PD}	Chip Disable to Power Down Time ^(1,2)	—	20	—	25	ns
t _{SOP}	Semaphore Flag Update Pulse (\overline{OE} or \overline{SEM})	10	—	10	—	ns
t _{SAA}	Semaphore Address Access ⁽³⁾	—	20	—	25	ns

5663 tbl 11

NOTES:

1. Transition is measured 0mV from Low or High-impedance voltage with Output Test Load (Figure1).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. To access RAM, $\overline{CE} = V_{IL}$ and $\overline{SEM} = V_{IH}$. To access semaphore, $\overline{CE} = V_{IH}$ and $\overline{SEM} = V_{IL}$.

Waveform of Read Cycles⁽⁵⁾



5663 drw 05

NOTES:

1. Timing depends on which signal is asserted last, \overline{OE} or \overline{CE} .
2. Timing depends on which signal is de-asserted first, \overline{CE} or \overline{OE} .
3. t_{BDD} delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations \overline{BUSY} has no relation to valid output data.
4. Start of valid data depends on which timing becomes effective last: tAOE, tACE, tAA or tBDD.
5. SEM = V_{IH} .

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage


Symbol	Parameter	70T16/5L20 Com'l Only		70T16/5L25 Com'l & Ind		Unit
		Min.	Max.	Min.	Max.	
WRITE CYCLE						
t _{WC}	Write Cycle Time	20	—	25	—	ns
t _{EW}	Chip Enable to End-of-Write ⁽³⁾	15	—	20	—	ns
t _{AW}	Address Valid to End-of-Write	15	—	20	—	ns
t _{AS}	Address Set-up Time ⁽³⁾	0	—	0	—	ns
t _{WP}	Write Pulse Width	15	—	20	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	ns
t _{DW}	Data Valid to End-of-Write	15	—	15	—	ns
t _{HZ}	Output High-Z Time ^(1,2)	—	12	—	15	ns
t _{DH}	Data Hold Time ⁽⁴⁾	0	—	0	—	ns
t _{WZ}	Write Enable to Output in High-Z ^(1,2)	—	12	—	15	ns
t _{OW}	Output Active from End-of-Write ^(1,2,4)	0	—	0	—	ns
t _{SWRD}	$\overline{\text{SEM}}$ Flag Write to Read Time	5	—	5	—	ns
t _{SPS}	$\overline{\text{SEM}}$ Flag Contention Window	5	—	5	—	ns

5663 tbl 12

NOTES:


1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 1).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. To access RAM, $\overline{\text{CE}} = \text{ViL}$ and $\overline{\text{SEM}} = \text{ViH}$. To access semaphore, $\overline{\text{CE}} = \text{ViH}$ and $\overline{\text{SEM}} = \text{ViL}$. Either condition must be valid for the entire t_{EW} time.
4. The specification for t_{DH} must be met by the device supplying write data to the SRAM under all operating conditions. Although t_{DH} and t_{OW} values will vary over voltage and temperature, the actual t_{DH} will always be smaller than the actual t_{OW}.

Timing Waveform of Write Cycle No. 1, R/W Controlled Timing^(1,5,8)



5663 drw 07

Timing Waveform of Write Cycle No. 2, \overline{CE} Controlled Timing^(1,5)




5663 drw 08

NOTES:

1. R/W or \overline{CE} must be HIGH during all address transitions.
2. A write occurs during the overlap (tew or twp) of a LOW \overline{CE} and a LOW R/W for memory array writing cycle.
3. twr is measured from the earlier of \overline{CE} or R/W (or \overline{SEM} or R/W) going HIGH to the end of write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the \overline{CE} or \overline{SEM} LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the High-impedance state.
6. Timing depends on which enable signal is asserted last, \overline{CE} or R/W.
7. This parameter is guaranteed by device characterization but is not production tested. Transition is measured 0mV from steady state with the Output Test Load (Figure 1).
8. If \overline{OE} is LOW during R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tdw) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If \overline{OE} is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
9. To access RAM, \overline{CE} = VIL and \overline{SEM} = VIH. To access Semaphore, \overline{CE} = VIH and \overline{SEM} = VIL. tew must be met for either condition.

Timing Waveform of Semaphore Read after Write Timing, Either Side⁽¹⁾




5663 drw 09

NOTES:

1. \overline{CE} = VIH for the duration of the above timing (both write and read cycle).
2. "DATAOUT VALID" represents all I/O's (I/O0-I/O8) equal to the semaphore value.

Timing Waveform of Semaphore Write Condition^(1,3,4)



5663 drw 10

NOTES:

1. DOR = DOL = VIH, $\overline{CE}_R = \overline{CE}_L = VIH$.
2. All timing is the same for left and right ports. Port "A" may be either left or right port. "B" is the opposite port from "A".
3. This parameter is measured from $R/W''A''$ or $\overline{SEM}''A''$ going HIGH to $R/W''B''$ or $\overline{SEM}''B''$ going HIGH.
4. If tSPS is not satisfied, there is no guarantee which side will obtain the semaphore flag.

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range


Symbol	Parameter	70T16/5L20 Com'l Only		70T16/5L25 Com'l & Ind		Unit
		Min.	Max.	Min.	Max.	
BUSY TIMING ($M/\bar{S} = V_{IH}$)						
t _{BAA}	BUSY Access Time from Address Match	—	20	—	20	ns
t _{BDA}	BUSY Disable Time from Address Not Matched	—	20	—	20	ns
t _{BAC}	BUSY Access Time from Chip Enable LOW	—	20	—	20	ns
t _{BDC}	BUSY Disable Time from Chip Enable HIGH	—	17	—	17	ns
t _{APS}	Arbitration Priority Set-up Time ⁽²⁾	5	—	5	—	ns
t _{BDD}	BUSY Disable to Valid Data ⁽³⁾	—	30	—	30	ns
t _{WH}	Write Hold After BUSY ⁽⁵⁾	15	—	17	—	ns
BUSY TIMING ($M/\bar{S} = V_{IL}$)						
t _{WB}	BUSY Input to Write ⁽⁴⁾	0	—	0	—	ns
t _{WH}	Write Hold After BUSY ⁽⁵⁾	15	—	17	—	ns
PORT-TO-PORT DELAY TIMING						
t _{WDD}	Write Pulse to Data Delay ⁽¹⁾	—	45	—	50	ns
t _{BDD}	Write Data Valid to Read Data Delay ⁽¹⁾	—	35	—	35	ns

5663 tbl 13

NOTES:

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and BUSY ($M/\bar{S} = V_{IH}$)".
2. To ensure that the earlier of the two ports wins.
3. t_{BDD} is a calculated parameter and is the greater of 0, t_{WDD} – t_{WP} (actual) or t_{DDD} – t_{DW} (actual).
4. To ensure that the write cycle is inhibited on Port "B" during contention on Port "A".
5. To ensure that a write cycle is completed on Port "B" after contention on Port "A".
6. 'X' in part numbers indicates power rating (S or L).

Timing Waveform of Read with $\overline{\text{BUSY}}^{(2,4,5)}$ ($M/\bar{S} = V_{IH}$)




5663 drw 11

NOTES:

1. To ensure that the earlier of the two ports wins. t_{APS} is ignored for $M/\bar{S}=V_{IL}$.
2. $\overline{CE}_L = \overline{CE}_R = V_{IL}$.
3. $\overline{OE} = V_{IL}$ for the reading port.
4. If $M/\bar{S}=V_{IL}$ (SLAVE), BUSY is an input. Then for this example $\overline{\text{BUSY}}^{(A)} = V_{IH}$ and $\overline{\text{BUSY}}^{(B)}$ input is shown above.
5. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from Port "A".


Timing Waveform of Write with **BUSY**⁽³⁾




NOTES:

1. t_{WH} must be met for both **BUSY** input (SLAVE) and output (MASTER).
2. **BUSY** is asserted on port "B" blocking **R/W''B''**, until **BUSY''B''** goes HIGH.
3. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from Port "A".

Waveform of **BUSY** Arbitration Controlled by **CE** Timing⁽¹⁾ (**M/S** = **V_{IH}**)



Waveform of **BUSY** Arbitration Cycle Controlled by Address Match Timing⁽¹⁾ (**M/S** = **V_{IH}**)



NOTES:


1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
2. If t_{APS} is not satisfied, the **BUSY** signal will be asserted on one side or another but there is no guarantee on which side **BUSY** will be asserted.

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range


		70T16/5L20 Com'l Only		70T16/5L25 Com'l & Ind		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
INTERRUPT TIMING						
tAS	Address Set-up Time	0	—	0	—	ns
tWR	Write Recovery Time	0	—	0	—	ns
tINS	Interrupt Set Time	—	20	—	20	ns
tINR	Interrupt Reset Time	—	20	—	20	ns

5663 tbl 14

Waveform of Interrupt Timing⁽¹⁾



5663 drw 15



5663 drw 16

NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
2. See Interrupt truth table.
3. Timing depends on which enable signal (\overline{CE} or R/W) is asserted last.
4. Timing depends on which enable signal (\overline{CE} or R/W) is de-asserted first.

Truth Table III — Interrupt Flag⁽¹⁾

Left Port					Right Port					Function
R/W _L	C _E _L	O _E _L	A _{13L} -A _{0L}	I _N T _L	R/W _R	C _E _R	O _E _R	A _{13R} -A _{0R}	I _N T _R	
L	L	X	3FFF ⁽⁴⁾	X	X	X	X	X	L ⁽²⁾	Set Right I _N T _R Flag
X	X	X	X	X	X	L	L	3FFF ⁽⁴⁾	H ⁽³⁾	Reset Right I _N T _R Flag
X	X	X	X	L ⁽³⁾	L	L	X	3FFE ⁽⁴⁾	X	Set Left I _N T _L Flag
X	L	L	3FFE ⁽⁴⁾	H ⁽²⁾	X	X	X	X	X	Reset Left I _N T _L Flag

NOTES:

- Assumes $\overline{\text{BUSY}}_L = \overline{\text{BUSY}}_R = \text{VIH}$.
- If $\overline{\text{BUSY}}_L = \text{VIL}$, then no change.
- If $\overline{\text{BUSY}}_R = \text{VIL}$, then no change.
- A₁₃ is a NC for IDT70T15, therefore Interrupt Addresses are 1FFF and 1FFE.

5663 tbl 15

Truth Table IV — Address BUSY Arbitration

Inputs			Outputs		Function
C _E _L	C _E _R	A _{0L} -A _{13L} ⁽⁴⁾ A _{0R} -A _{13R}	BUSY _L ⁽¹⁾	BUSY _R ⁽¹⁾	
X	X	NO MATCH	H	H	Normal
H	X	MATCH	H	H	Normal
X	H	MATCH	H	H	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

5663 tbl 16

NOTES:

- Pins BUSY_L and BUSY_R are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSY_x outputs on the IDT70T16/5 are push-pull, not open drain outputs. On slaves the BUSY_x input internally inhibits writes.
- "L" if the inputs to the opposite port were stable prior to the address and enable inputs of this port. "H" if the inputs to the opposite port became stable after the address and enable inputs of this port. If tAPS is not met, either BUSY_L or BUSY_R = LOW will result. BUSY_L and BUSY_R outputs can not be LOW simultaneously.
- Writes to the left port are internally ignored when BUSY_L outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSY_R outputs are driving LOW regardless of actual logic level on the pin.
- A₁₃ is a NC for IDT70T15. Address comparison will be for A₀ - A₁₂.

Truth Table V — Example of Semaphore Procurement Sequence^(1,2,3)

Functions	D ₀ - D ₈ Left	D ₀ - D ₈ Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

NOTES:

5663 tbl 17

- This table denotes a sequence of events for only one of the eight semaphores on the IDT70T16/5.
- There are eight semaphore flags written to via I/O₀ and read from all I/Os (I/O₀ - I/O₈). These eight semaphores are addressed by A₀ - A₂.
- C_E = VIH, SEM = VIL to access the semaphores. Refer to the semaphore Read/Write Truth Table.




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70T16/5 RAMs.

Functional Description

The IDT70T16/5 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70T16/5 has an automatic power down feature controlled by \overline{CE} . The \overline{CE} controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected (CE HIGH). When a port is enabled, access to the entire memory array is permitted.

Interrupts

If the user chooses the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (INT_L) is asserted when the right port writes to memory location 3FFE where a write is defined as the $\overline{CE} = R/W = V_{IL}$ per Truth Table III. The left port clears the interrupt by an address location 3FFE access when $\overline{CE}_R = \overline{OE}_R = V_{IL}$, R/W is a "don't care". Likewise, the right port interrupt flag (INT_R) is asserted when the left port writes to memory location 3FFF(1FFE or 1FFF for IDT70T15) and to clear the interrupt flag (INT_R), the right port must access memory location 3FFF. The message (9 bits) at 3FFE or 3FFF(1FFE or 1FFF for IDT70T15) is user-defined since it is in an addressable SRAM location. If the interrupt function is not used, address locations 3FFE and 3FFF (1FFE or 1FFF for IDT70T15) are not used as mail boxes but are still part of the random access memory. Refer to Truth Table III for the interrupt operation.

Busy Logic

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The \overline{BUSY} pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a \overline{BUSY} indication, the write signal is gated internally to prevent the write from proceeding.

The use of \overline{BUSY} logic is not required or desirable for all applications. In some cases it may be useful to logically OR the \overline{BUSY} outputs together and use any \overline{BUSY} indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of \overline{BUSY} logic is not desirable, the \overline{BUSY} logic can be disabled by placing the part in slave mode with the M/S pin. Once in slave mode the \overline{BUSY} pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying

the \overline{BUSY} pins HIGH. If desired, unintended write operations can be prevented to a port by tying the \overline{BUSY} pin for that port LOW.

The \overline{BUSY} outputs on the IDT70T16/5 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the \overline{BUSY} indication for the resulting array requires the use of an external AND gate.

Width Expansion Busy Logic Master/Slave Arrays

When expanding an IDT70T16/5 RAM array in width while using \overline{BUSY} logic, one master part is used to decide which side of the RAM array will receive a \overline{BUSY} indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master use the \overline{BUSY} signal as a write inhibit signal. Thus on the IDT70T16/5 RAM the \overline{BUSY} pin is an output if the part is used as a master (M/S pin = H), and the \overline{BUSY} pin is an input if the part used as a slave (M/S pin = L) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating \overline{BUSY} on one side of the array and another master indicating \overline{BUSY} on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The \overline{BUSY} arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a \overline{BUSY} flag to be output from the master before the actual write pulse can be initiated with the R/W signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

Semaphores

The IDT70T16/5 are extremely fast Dual-Port 16/8Kx9 Static RAMs with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are

identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by \overline{CE} , the Dual-Port RAM enable, and \overline{SEM} , the semaphore enable. The CE and SEM pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table I where \overline{CE} and \overline{SEM} are both HIGH.

Systems which can best use the IDT70T16/5 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70T16/5's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70T16/5 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

How the Semaphore Flags Work

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active LOW. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70T16/5 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a LOW input on the \overline{SEM} pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, \overline{OE} , and R/W) as they would be used in accessing a standard static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A_0 – A_2 . When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin D_0 is used. If a low level

is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Truth Table V). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussion on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select (\overline{SEM}) and output enable (\overline{OE}) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (SEM or \overline{OE}) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Truth Table V). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag LOW and the other side HIGH. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay LOW until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first

side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

Using Semaphores—Some Examples

Perhaps the simplest application of semaphores is their application as resource markers for the IDT70T16/5's Dual-Port RAM. Say the 16K x 9 RAM was to be divided into two 8Kx9 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 8K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 8K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 8K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 8K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.





Figure 4. IDT70T16/5 Semaphore Logic

5663 drw 18

Ordering Information



5663 drw 19

NOTE:

1. Contact your local sales office for industrial temp range for other speeds, packages and powers.

Datasheet Document History

08/15/02:	Initial Public Release
08/23/04:	Removed "Preliminary" status
	Page 5 Updated Capacitance table
	Page 9 Updated Timing Waveform of Write Cycle No. 1, R/W Controlled Timing drawing
01/29/09:	Page 18 Removed "IDT" from orderable part number
04/26/09:	PDN-F-09-01 issued. See IDT.com for PDN specifics
02/10/14::	70T16/5 Datasheet changed to Obsolete Status