

FEATURES:


- Advanced CMOS Technology
- Guaranteed low skew < 200ps (max.)
- Very low propagation delay < 2.5ns (max)
- Very low duty cycle distortion < 270ps (max)
- Very low CMOS power levels
- Operating frequency up to 166MHz
- TTL compatible inputs and outputs
- Two independent output banks with 3-state control
- 1:5 fanout per bank
- "Heartbeat" monitor output
- $V_{CC} = 2.5V \pm 0.2V$
- Available in SSOP and QSOP packages

DESCRIPTION:


The FCT20805 is a 2.5 volt clock driver built using advanced CMOS technology. The device consists of two banks of drivers, each with a 1:5 fanout and its own output enable control. The device has a "heartbeat" monitor for diagnostics and PLL driving. The MON output is identical to all other outputs and complies with the output specifications in this document. The FCT20805 offers low capacitance inputs.

The FCT20805 is designed for high speed clock distribution where signal quality and skew are critical. The FCT20805 also allows single point-to-point transmission line driving in applications such as address distribution, where one signal must be distributed to multiple receivers with low skew and high signal quality.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATIONS



SSOP/ QSOP
TOP VIEW

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
V _{CC}	Input Power Supply Voltage	-0.5 to +4.6	V
V _I	Input Voltage	-0.5 to +5.5	V
V _O	Output Voltage	-0.5 to V _{CC} +0.5	V
T _J	Junction Temperature	150	°C
T _{STG}	Storage Temperature	-65 to +165	°C

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

PIN DESCRIPTION

Pin Names	Description		
OE _A , OE _B	3-State Output Enable Inputs (Active LOW)		
IN _A , IN _B	Clock Inputs		
O _{An} , O _{Bn}	Clock Outputs		
MON	Monitor Output		

FUNCTION TABLE⁽¹⁾

Inputs		Outputs	
O _E _A , O _E _B	IN _A , IN _B	O _{An} , O _{Bn}	MON
L	L	L	L
L	H	H	H
H	L	Z	L
H	H	Z	H

NOTE:

1. H = HIGH
L = LOW
Z = High-Impedance

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	3	4	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	—	6	pF

NOTE:

1. This parameter is measured at characterization but not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified

Industrial: $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$, $V_{CC} = 2.5\text{V} \pm 0.2\text{V}$

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
V_{IH}	Input HIGH Level			1.7	—	5.5	V
V_{IL}	Input LOW Level			-0.5	—	0.7	V
I_{IH}	Input HIGH Current	$V_{CC} = \text{Max.}$	$V_I = 5.5\text{V}$	—	—	± 1	μA
I_{IL}	Input LOW Current	$V_{CC} = \text{Max.}$	$V_I = \text{GND}$	—	—	± 1	
I_{OZH}	High Impedance Output Current (3-State Outputs Pins)	$V_{CC} = \text{Max.}$	$V_O = V_{CC}$	—	—	± 1	
I_{OZL}			$V_O = \text{GND}$	—	—	± 1	
V_{IK}	Clamp Diode Voltage	$V_{CC} = \text{Min.}, I_{IN} = -18\text{mA}$		—	-0.7	-1.2	V
I_{ODH}	Output HIGH Current	$V_{CC} = 2.5\text{V}, V_{IN} = V_{IH} \text{ or } V_{IL}, V_O = 1.25\text{V}^{(3,4)}$		-15	-35	-90	mA
I_{ODL}	Output LOW Current	$V_{CC} = 2.5\text{V}, V_{IN} = V_{IH} \text{ or } V_{IL}, V_O = 1.25\text{V}^{(3,4)}$		25	55	100	mA
I_{OS}	Short Circuit Current	$V_{CC} = \text{Max.}, V_O = \text{GND}^{(3,4)}$		-30	-50	-120	mA
V_{OH}	Output HIGH Voltage	$V_{CC} = \text{Min.}$	$I_{OH} = -8\text{mA}$	1.7 ⁽⁵⁾	—	—	V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -100\mu\text{A}$	$V_{CC} - 0.2$	—	—	
V_{OL}	Output LOW Voltage	$V_{CC} = \text{Min.}$	$I_{OL} = 8\text{mA}$	—	0.2	0.4	V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 100\mu\text{A}$	—	—	0.2	

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $V_{CC} = 2.5\text{V}$, 25°C ambient.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
4. This parameter is guaranteed but not tested.
5. $V_{OH} = V_{CC} - 0.6\text{V}$ at rated current.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
ICCL	Quiescent Power Supply Current	VCC = Max. VIN = GND or VCC		—	0.1	20	µA
ICCH				—	35	250	µA
ICCZ				—	65	100	µA/MHz
ΔICC	Power Supply Current per Input HIGH	VCC = Max. VIN = VCC - 0.6V	—	100	125	—	mA
ICCD	Dynamic Power Supply Current per Output ⁽³⁾	VCC = Max. CL = 15pF All Outputs Toggling	VIN = VCC VIN = GND	—	100	125	
IC	Total Power Supply Current ⁽⁴⁾	VCC = Max. CL = 15pF All Outputs Toggling f _i = 133MHz	VIN = VCC VIN = GND	—	100	125	
		VCC = Max. CL = 15pF All Outputs Toggling f _i = 166MHz	VIN = VCC VIN = GND	—	100	125	
		VCC = Max. CL = 15pF All Outputs Toggling f _i = 133MHz	VIN = VCC VIN = GND	—	115	150	
		VCC = Max. CL = 15pF All Outputs Toggling f _i = 166MHz	VIN = VCC VIN = GND	—	115	150	

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at VCC = 2.5V, +25°C ambient.

3. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.

4. IC = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}

$$IC = IC + \Delta IC DHNT + ICCD (f_oNo)$$

IC = Quiescent Current (ICCL, ICCH and ICCZ)

ΔIC = Power Supply Current for a TTL High Input (VIN = VCC - 0.6V)

DH = Duty Cycle for TTL Inputs High

N_T = Number of TTL Inputs at DH

ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

f_o = Output Frequency

No = Number of Outputs at f_o

SWITCHING CHARACTERISTICS OVER OPERATING RANGE^(3,4)


Symbol	Parameter	Conditions ⁽¹⁾	Min. ⁽²⁾	Max.	Unit
t_{PLH}	Propagation Delay INA to OAn, INB to OBr	$CL = 15\text{pF}$ $f \leq 133\text{MHz}$	1	3	ns
t_{PHL}			—	1.5	ns
t_R	Output Rise Time (0.8V to 2V)		—	1.5	ns
t_F	Output Fall Time (2V to 0.8V)		—	1.5	ns
$t_{SK(O)}$	Same device output pin to pin skew ⁽⁵⁾		—	270	ps
$t_{SK(P)}$	Pulse skew ^(6,9)		—	270	ps
$t_{SK(PP)}$	Part to part skew ⁽⁷⁾		—	550	ps
t_{PZL}	Output Enable Time OEA to OAn, OEB to OBr		—	5.2	ns
t_{PZH}			—	5.2	ns
t_{PLZ}	Output Disable Time OEA to OAn, OEB to OBr		—	5.2	ns
f_{MAX}	Input Frequency		—	133	MHz

Symbol	Parameter	Conditions ^(1,8)	Min. ⁽²⁾	Max.	Unit
t_{PLH}	Propagation Delay INA to OAn, INB to OBr	$CL = 15\text{pF}$ $133\text{MHz} \leq f \leq 166\text{MHz}$	0.5	2.5	ns
t_{PHL}			—	1.25	ns
t_R	Output Rise Time (0.7V to 1.7V)		—	1.25	ns
t_F	Output Fall Time (1.7V to 0.7V)		—	1.25	ns
$t_{SK(O)}$	Same device output pin to pin skew ⁽⁵⁾		—	200	ps
$t_{SK(P)}$	Pulse skew ^(6,9)		—	270	ps
$t_{SK(PP)}$	Part to part skew ⁽⁷⁾		—	550	ps
t_{PZL}	Output Enable Time OEA to OAn, OEB to OBr		—	5.2	ns
t_{PZH}			—	5.2	ns
t_{PLZ}	Output Disable Time OEA to OAn, OEB to OBr		—	5.2	ns
f_{MAX}	Input Frequency		—	166	MHz


NOTES:

1. See test circuits and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. t_{PLH} and t_{PHL} are production tested. All other parameters guaranteed but not production tested.
4. Propagation delay range indicated by Min. and Max. limit is due to V_{CC} , operating temperature and process parameters. These propagation delay limits do not imply skew.
5. Skew measured between all outputs under identical transitions and load conditions.
6. Skew measured is difference between propagation delay times t_{PHL} and t_{PLH} of same outputs under identical load conditions.
7. Part to part skew for all outputs given identical transitions and load conditions at identical V_{CC} levels and temperature.
8. Airflow of 1m/s is recommended for frequencies above 133MHz.
9. This parameter is measured using $f = 1\text{MHz}$.


TEST CIRCUITS AND WAVEFORMS



Enable and Disable Time Circuit



$CL = 15pF$ Test Circuit



$$t_{SK(o)} = |t_{PLH2} - t_{PLH1}| \text{ or } |t_{PHL2} - t_{PHL1}|$$

Output Skew - $t_{SK(o)}$

SWITCH POSITION

Test	Switch
Disable Low Enable Low	4.6V
Disable High Enable High	GND

TEST CONDITIONS

Symbol	Value	Unit
CL	15	pF
RT	Z_{out} of pulse generator	Ω
RL	33	Ω
t_r / t_f	1 (0V to 2.5V or 2.5V to 0V)	ns


DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to Z_{out} of the Pulse Generator.

t_r / t_f = Rise/Fall time of the input stimulus from the Pulse Generator.


TEST CIRCUITS AND WAVEFORMS



Enable and Disable Times


NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH




Part-to-Part Skew - t_{SK(PP)}

Part-to-Part Skew is for the same package and speed grade.




Propagation Delay



Pulse Skew

ORDERING INFORMATION



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.