

Interface IP FPD-Link Receiver for TSMC 22nm ULP

Overview

The Renesas FPD-Link Receiver is useful 5 Data Channel LVDS Receiver and 1:7 SERIAL to PARALLEL Converting of TSMC 22nm ULP process.

Key Features

Block Diagram

- Renesas FPD-Link Receiver can be used for analog receiver of following interface.
 - ANSI/TIA/EIA-644 X
- Technology is TSMC 22nm ULP 1p10M.
- Supply voltage can be applied 0.9V for voltage, 1.8V for IO voltage.
- With an input clock at 85MHz, the maximum data rate of each channel is 595Mbps.
- Clock Monitor function can detect an anomaly status of the input clock(CLK_P/N) and PLL output clock.
 Except for voltage range of Vin.



*Before purchasing or using any Renesas Electronics products listed herein, please refer to the latest product manual and/or data sheet in advance.

Renesas Electronics

PMO-25-030 R06PF0065EJ0102

2025.06

www.renesas.com