Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

RENESAS

M32C/83,85 Group Using Simple I²C Bus Mode on M32C/83,85

REJ05B0145-0100Z REV.1.00 2003.08.22

1.0 Abstract

The M32C/83,85group of microcomputers contains an I^2C bus circuit in their serial I/O circuit (UART). The I^2C bus circuit when used in combination with software makes it possible to control the I^2C bus interface. This application note outlines I^2C bus specifications and describes the I^2C bus functions showing the method and a sample program for using each function to materialize an I^2C bus interface.

2.0 Introduction

This document was prepared to provide reference information on how to control the I²C bus that is incorporated in the M32C/83,85 group of RENESAS CMOS microcomputers. The information in this document only describes the communication operation of the I²C bus, and does not necessarily guarantee its performance in the user application. Therefore, please make sure your application is thoroughly evaluated before putting it into use. For details about the instruction architecture in the M32C/83,85 group of microcomputers, please consult the M32C/80 Series Software Manual along with this document. For the hardware aspects of the M32C/83,85 group of microcomputers, see the user's manual included with the microcomputer you use. For the development support tools, see the user's manual included with each tool you use. The example applications presented in this document assume use of the following type of microcomputer.

·Microcomputer :M32C/83,85group(M3083XXXXP/3085XXXXP)

The readers of this document are assumed to have the basic knowledge of electrical

and logic circuits and microcomputers.

This document consists of three chapters.

The following suggests the chapters or sections to be consulted when specific information is needed.

•To know the structure of the serial I/O in the M32C/83,85 group of microcomputers

See Section 1.1, "Functions Available with the Serial I/O," in Chapter 1, "Functions of the M32C/83,85 UART."

•To know the I^2C bus block diagram and the register structure of the serial I/O in the M32C/83,85 group of microcomputers See Sections 1.2 to 1.4 in Chapter 1, "Functions of the M32C/83,85 UART."

·To understand how to use each function of the simple I^2C bus in the M32C/83,85 group of microcomputers

See Chapter 2, "Each Function of Simple I²C Bus Mode."

·To know the precautions to be taken when using $I^2 C$ bus mode

See Chapter 3, "Precautions on Simple I²C Bus Mode."

·To refer to a sample program for the $\rm I^2C$ bus interface unit using the M32C/83 group of microcomputers See Appendix, "Sample Program."

3.0 Contents

Chapter 1 Functions of the M32C/83,85 UART

Chapter 2 Each Function of Simple I²C Bus Mode

Chapter 3 Precautions on Simple I²C Bus Mode

Appendix

*I2C-BUS is a registered trademark of Philips of the Netherlands. *IEBus is a trademark of NEC Corporation of Japan.

Chapter 1

Functions of the M32C/83,85 UART

- 1.1 Functions Available with the Serial I/O
- 1.2 Simple I²C Bus Mode Block Diagram
- 1.3 Changeable Pin Functions and Interrupt Sources in Simple I²C Bus Mode
- 1.4 Register Settings during Simple I^2C Bus Mode

The serial I/O in the M32C/83,85 group of microcomputers consists of five UART channels, from 0 to 4. Each UART channel has a dedicated transfer clock generating timer and can operate independently of each other. This chapter describes in detail how to set simple I^2C bus mode which is one function of these UART channels.

1.1 Functions Available with the Serial I/O

UART channels 0-4 are functionally the same. The IE-Bus or the I^2C bus interface can be used in any of these channels.

UART channels 0-4 each is used in one of three modes available to choose:

Clock-synchronous serial I/O mode, Clock-asynchronous serial I/O mode or I²C interface mode.

The M32C/83,85 has bus collision detection and other necessary functions to materialize the IEBus interface. For details about these functions, see the M32C/83,85 Data Sheet.

A block diagram of simple I^2C bus mode and various related registers in the M32C/83,85 are explained in this chapter. Various functions necessary to materialize the I^2C bus interface in the M32C/83,85 are detailed in the next chapter.

Configuration of the serial I/O in the M32C/83,85



1.2 Simple I²C Bus Mode Block Diagram

Simple I^2C bus mode is used to materialize the I^2C bus interface. Simple I^2C bus mode is entered into by setting the SMD0-2 register bits to '010B' and the I^2C mode select bit [IICM] to 1. This enables the circuit necessary to materialize the I^2C bus interface. A block diagram of simple I^2C bus mode is shown below.



i = 0–4

This block diagram is for the case where the UiMR register SMD2-0 bits = 010_2 and the UiSMR register IICM bit = 1. IICM: UiSMR register bit IICM2: UiSMR2 register bit

Note1: While the IICM bit = 1, even if the direction bit for any pin is set to 1 (= output), the pin can be read.

1.3 Changeable Pin Functions and Interrupt Sources in Simple I²C Bus Mode The table below shows the function of each pin when simple I²C bus mode is selected.

Pin function	Simple I ² C bus mode	Normal mode
P6_3 pin function	SDA0 (input/output)	TXD0 (output)
Start value of P6_3 output	When serial I/O is disabled, the value set in P6_2.	H level (when CLK polarity select bit=0)
P6_2 pin function	SCL0 (input/output)	RXD0 (input)
Read of the P6_2 pin	The pin is read no matter how the direction register is set.*	The pin is read , when the direction register is 0.
P6_1 pin function	Port6_1	CLK0
P6_7 pin function	SDA1(input/output)	TXD1(output)
Start value of P6_7 output	When serial I/O is disabled, the value set in P6_7.	H level (when CLK polarity select bit=0)
P6_6 pin function	SCL1 (input/output)	RXD1(input)
Read of the P6_6 pin	The pin is read no matter how the direction register is set.*	The pin is read , when the direction register is 0.
P6_5 pin function	Port6_5	CLK1
P7_0 pin function	SDA2(input/output)	TXD2(output)
Start value of P7_0 output	When serial I/O is disabled, the value set in P7_0.	H level (when CLK polarity select bit=0)
P7_1 pin function	SCL2(input/output)	RXD2(input)
Read of the P7_1 pin	The pin is read no matter how the direction register is set.*	The pin is read , when the direction register is 0.
P7_2 pin function	Port7_2	CLK2
P9_2 pin function	SDA3(input/output)	TXD3(output)
Start value of P9_2 output	When serial I/O is disabled, the value set in P9_2.	H level (when CLK polarity select bit=0)
P9_1 pin function	SCL3(input/output)	RXD3(input)
Read of the P9_1 pin	The pin is read no matter how the direction register is set.*	The pin is read , when the direction register is 0.
P9_0 pin function	Port9_0	CLK3
P9_6 pin function	SDA4(input/output)	TXD4(output)
Start value of P9_6 output	When serial I/O is disabled, the value set in P9_6.	H level (when CLK polarity select bit=0)
P9_7 pin function	SCL4(input/output)	RXD4(input)
Read of the P9_7 pin	The pin is read no matter how the direction register is set.*	The pin is read , when the direction register is 0.
P9_5 pin function	Port9_5	CLK4

Precautions on using bit manipulating instructions for ports

If the data register (port latch) for any input/output port is rewritten using a bit manipulating instruction, the value of some unspecified bit may change.

Reason: This is because the bit manipulating instructions are read-modify-write type instructions and read or write to the register in bytes.

Therefore, if such an instruction is executed on some bits in any input/output port data register, the following processing is applied to all bits in that data register.

·Bits set for input:

The pin value is read by the CPU, which after bit manipulation is written to the bit.

·Bits set for output:

The data register bit value is read by the CPU, which after bit manipulation is written back to the bit.

*: Be aware that if a read-modify-write instruction is executed on any port, the SCL or SDA output value may inadvertently be changed.

Interrupt sources (i=0-4)

(1-0 4)	Simula 1 ² 0	have me de (UOM-1)					
Function	Simple I C	Simple I ² C bus mode(IICM=1)					
	[IICM2] =0	[IICM2] =1					
Interrupt sources of interrupt numbers 39,40 and 41(NOTE 1)	Start/Stop condition detection	Start/Stop condition detection	Bus collision detection				
Interrupt sources of interrupt numbers 17,19,33,35 and 37	No acknowledgment detection (NACK)	UARTi transfer	UARTi transfer				
Interrupt sources of interrupt numbers 18,20,34,36 and 38	Acknowledgment detection (ACK)	UARTi receive	UARTi receive				
DMA sources	Acknowledgment detection (ACK)	UARTi receive	UARTi receive				

Note 1: Interrupt sources of interrupt numbers 40 and 41 are assigned to UART0/3 and UART1/4, respectively.

Therefore,UART0 or 3 and UART1 or 4 must be chose one,when you use.

1.4 Register Settings during Simple I²C Bus Mode



Note 1: Use the MOV instruction to write to this register.

UARTi Receive Buffer Register (i=0-4)		Symbol	Address	When reset		
(b15) (b8)		U0RB 036	F ₁₆ , 036E ₁₆	Indeterminate		
b7 b0 b7	b0	U1RB 02E	F ₁₆ , 02EE ₁₆	Indeterminate		
		U2RB 033	F ₁₆ , 033E ₁₆	Indeterminate		
		U3RB 032	F ₁₆ , 032E ₁₆	Indeterminate		
		U4RB 02F	F ₁₆ , 02FE ₁₆	Indeterminate		
	Bit symbol	Bit name		Function	R	W
		Receive data(The bit8 is AC	K or R/W bit)		0	
		No functions are assigned.				
		To write to these bits, write 0. W	/hen read, the values of t	hese bits are indeterminate.		
	ABT	Arbitration lost flag	0:No detection(win)		0	0
		(Note 1)	1:Detection(lost)		·	
	OER	Overrun error flag	0:Overrun error not	occurred	0	
		(Note 2)	1:Overrun error occ	urred	Ŭ	
	FER	Framing error flag	Has no effect during	g simple I ² C bus mode.	0	
I	PER	Parity error flag	Has no effect during	g simple I ² C bus mode.	0	
L	SUM	Error sum flag	Has no effect during	g simple I ² C bus mode.	0	

Note 1: Only writing 0 is accepted.

Note 2: This bit is cleared to 0 by setting the serial I/O mode select bits (address 036816, 02E816, 033816, 032816 or 02F816, bits 2-0) to '000₂' or the receive enable bit to 0.



Note 1: Use the MOV instruction to write to this register.

Note 2: Make sure transmission is inactive when writing to this register.

Address

When reset

UARTi Transmit/receive mode Register 0 (i=0-4)

	0	• •	•				
b7 b6 b5 b4 b3 b2	b1 b0		U0MR	0368 ₁₆	00 ₁₆		
	1 0		U1MR	02E8 ₁₆	00 ₁₆		
			U2MR	0338 ₁₆	00 ₁₆		
			U3MR	0328 ₁₆	00 ₁₆		
			U4MR	02F8 ₁₆	00 ₁₆		
		Dit overskal	Ditara	-			147
		Bit symbol	Bit name	F	unction	R	VV
		SMD0		000:Serial I/O is n	o effect(Port control)	0	0
		SMD1	Serial I/O mode select bit	010:Simple I ² C Bus	Mode	0	0
		SMD2		(Note 1)		0	0
			Internal/external	0:Internal clock			
		GKDIR	clock select bit	1:external clock		0	0
		STPS	Stop bit length select bit	Has no effect during	simple I ² C bus mode.	0	0
		PRY	Odd/even parity select bit	Has no effect during	simple I ² C bus mode.	0	0
		PRYE	Parity enable bit	Has no effect during	simple I ² C bus mode.	0	0
			TxD,RxD input/	0:reversed			
			output polarity	1:No reversed		0	0
			switch bit	(Note 2)			
		CKDIR STPS PRY PRYE IOPOL	clock select bit Stop bit length select bit Odd/even parity select bit Parity enable bit TxD,RxD input/	0:Internal clock 1:external clock Has no effect during Has no effect during Has no effect during 0:reversed 1:No reversed	simple I ² C bus mode.	0 0 0 0	0

Symbol

Note1: To select simple I^2C bus mode, make sure the serial I/O mode select bits are set to '010₂.' Note 2:In simple I^2C bus mode, set this bit to 1.

UARTi Transmit/receive Control Registe	er 0 (i=0-4)	Symbol	Address	When reset		
b7 b6 b5 b4 b3 b2 b1 b0		U0C0	036C ₁₆	08 ₁₆		
		U1C0	02EC ₁₆	08 ₁₆		
		U2C0	033C ₁₆	08 ₁₆		
		U3C0	032C ₁₆	08 ₁₆		
		U4C0	02FC ₁₆	0816		
	Bit symbol	Bit name		Function	R	W
	01.140		00:f1 is selected		0	
	CLK0	Bitta obaile obaileo	01:f8 is selected		0	0
	CLK1	select bit	10:f2n is selected		~	0
	GLNI		11:Must not be set		0	0
	CRS	CST/RTS function select bit	Has no effect during	g simple I ² C bus mode.	0	0
	·· TXEPT	Transmit register empty flag	0:Data present in transmit register			
			(during transmis	ssion)		
		Transmit register empty hag	1:No data present in transmit register			
			(transmission c	ompleted)		
		CTS/RTS disable bit	0:CTS/RTS function enabled			
	CRD		1:CTS/RTS func	tion disabled	0	0
			In simple I ² C bus me	ode, set this bit to 1.		
			0:TXDipinis CMOS	S output		
	NCH	Data output select bit (Note1)	1 : TXDi pin is N-channel open drain output			0
			In simple I ² C bus mo	ode, set this bit to 1.		
			0:Transmit data is outp	out at falling edge of transfer		
			clock and receive data	is input at rising edge		
	CKPOL	CLK polarity select bit	1 :Transmit data is out	put at rising edge of transfer	0	0
			clock and receive data	is input at falling edge		
			In simple I ² C bus mo	ode, set this bit to 0.		
			0:LSB first			
	UFORM	Transfer format select bit	1:MSB first		0	0
			In simple I ² C bus me	ode, set this bit to 1.		

Note 1: The UART2 SDA and SCL pins are N-channel open-drain pins.

Therefore, CMOS output cannot be selected for these pins. When write , set U2C0's bit 5 to 0.

Address

When reset

UARTi Transmit/receive Control Register 1 (i=0-4)

b7	b6	b5	b4	b3	b2	b1	b	0		U0C1	036D ₁₆ 02 ₁₆		
0	0	0		\bullet		•				U1C1	02ED ₁₆ 02 ₁₆		
										U2C1	033D ₁₆ 02 ₁₆		
										U3C1	032D ₁₆ 02 ₁₆		
										U4C1	02FD ₁₆ 02 ₁₆		
									Bit symbol	Bit name	Function	R	W
									TE	Transmit enable bit	0:Transmission disabled	0	0
											1: Transmission enabled	Ŭ	Ŭ
									ТІ	Transmit buffer empty flag	0: Data present in transmit buffer register	0	
									11		1: No data present in transmit buffer registe		
									RE	Receive enable bit	0: Reception disabled	0	0
											1: Reception enabled	Ŭ	Ŭ
									RI	Receive complete flag	0: Data present in receive buffer register	0	
									1.4		1: No data present in receive buffer register	Ŭ	
									UiIRS	UARTi transmit interrupt	0: Transmit buffer empty (TI = 1)	0	0
										cause select bit (Note1)	1: Transmit is completed (TXEPT = 1)	Ŭ	Ŭ
										UARTi continuous receive	0: Continuous receive mode disabled		
		i							UiRRM	mode enable bit	1: Continuous receive mode enabled	0	0
											In simple I ² C bus mode, set this bit to 0.		
											0: No reverse		
	i								UiLCH	Data logic select bit	1: Reverse	0	0
											In simple I^2C bus mode, set this bit to 0.		
										Clock divide synchronizing stop	0: Synchronizing stop		
·									UiERE	bit	1: Synchronous start	0	0
										/error signal output enable bit	In simple I^2C bus mode, set this bit to 0.		

Symbol

Note 1: UiIRS has no effect when IICM = 1 and IICM2 = 0.

UARTi special mode register (i=0-4)

UARTi special mode register (i=	0-4)	Symbol	Address	When reset			
b7 b6 b5 b4 b3 b2 b1 b0		U0SMR	0367 ₁₆	0016			
0 0 0 0 0 1		U1SMR	02E7 ₁₆	0016			
		U2SMR	0337 ₁₆	0016			
		U3SMR	0327 ₁₆	0016			
		U4SMR	02F7 ₁₆	0016			
	Bit symbol	Bit name	Function		R	W	Related section
	IICM	IIC mode select bit(Note1)	0: Normal mode		0	0	1.3
			1: IIC mode		Ũ	Ŭ	1.0
		Arbitration lost detecting flag	0: Update per bit		0	0	2.5
	,	control bit	1: Update per byte		Ŭ	Ŭ	2.0
	BBS	Bus busy flag(Note2)	0: STOP condition detected		0	0	2.2
			1: START condition detected		Ũ	Ŭ	LL
			0: Disabled				
	LSYN	SCLL sync output enable bit	1: Enabled		0	0	
			In simple I ² C bus mode, set this bit	to 0.			
	ABSCS	Bus collision detect sampling clock select bit	set this bit to 0.		0	0	
	ACSE	Auto clear function select bit of transmit enable bit	set this bit to 0.		0	0	
	SSS	Transmit start condition select bit	set this bit to 0.		0	0	
L	SCLKDIV	Clock divide set bit	set this bit to 0.		0	0	

Note 1 : To select simple I^2C bus mode, make sure the serial I/O mode select bits are set to '010₂.'

Note 2: Only writing 0 is accepted.

UARTi special mode register 2	(i=0-4)	Symbol	Address W	/hen reset			
b7 b6 b5 b4 b3 b2 b1 b0		U0SMR2	0366 ₁₆	0016			
0		U1SMR2	02E6 ₁₆	0016			
		U2SMR2	0336 ₁₆	00 ₁₆			
		U3SMR2	0326 ₁₆	0016			
		U4SMR2	02F6 ₁₆	00 ₁₆			
	Bit symbol	Bit name	Function		R	W	Related section
	IICM2	IIC mode select bit 2	See Table1		0	0	
	csc	Clock synchronous bit	0: Disabled 1: Enabled		0	0	2.5
	SWC	SCL wait output bit	0: Disabled 1: Enabled		0	0	2.4
	ALS	SDA output stop bit	0: Disabled 1: Enabled		0	0	2.5
	STAC	UARTi initialize bit	0: Disabled 1: Enabled		0	0	2.6
	SWC2	SCL wait output bit 2	0: UARTi clock 1: 0 output		0	0	2.2
	SDHI	SDA output inhibit bit	0: Disabled 1: Enabled (high impedance)		0	0	2.6
	SU1HIM	External clock synchronizing enable bit	0: Synchronous disabled 1: Synchronous enabled In simple I ² C bus mode, set this bit to		0	0	

Table 1. Functions during Simple I^2C Bus Mode (IICM = 1)

Function	[IICM2] =0	[IICM2] =1
Interrupt sources of interrupt numbers 39,40 and 41(Note 1)	Start/Stop condition detection	Start/Stop condition detection
Interrupt sources of interrupt numbers 17,19,33,35 and 37	No acknowledgment detection (NACK)	UARTi transfer
Interrupt sources of interrupt numbers 18,20,34,36 and 38	Acknowledgment detection (ACK)	UARTi receive
DMA sources	Acknowledgment detection (ACK)	UARTi receive
The timing at which data is transferred from the UARTi receive sift register to the receive buffer register	The last receive clock pulse goes high	The last receive clock pulse goes low
The timing at whitch a UARTi-receive/ Acknowledge-detected interrupt request generated	The last receive clock pulse goes high (Acknowledge detected)	The last receive clock pulse goes low (UARTi receive)

Note 1: Interrupt sources of interrupt numbers 40 and 41 are assigned to UART0/3 and UART1/4, respectively. Therefore,UART0 or 3 and UART1 or 4 must be chose one,when you use.

UARTi special mode register 3	(i=0~4)	Symbol	Address When res	et		
b7 b6 b5 b4 b3 b2 b1 b0		U0SMR3	0365 ₁₆ 00 ₁₆			
0 0 0 0		U1SMR3	02E5 ₁₆ 00 ₁₆			
		U2SMR3	0335 ₁₆ 00 ₁₆			
		U3SMR3	0325 ₁₆ 00 ₁₆			
		U4SMR3	02F5 ₁₆ 00 ₁₆			
	Bit symbol	Bit name	Function	R	W	Related section
			0: SS function disabled			
	SSE	SS port function enable bit	1: SS function enabled	0	0	
			In simple I ² C bus mode, set this bit to 0.			
	СКРН	Clock phase set bit	0: Without clock delay	0	0	0.0
	GKPH	Glock phase set bit	1: With clock delay	0	0	2.6
			0: Select TxDi and RxDi (master mode)			
	DINC	Serial input port set bit	1: Select STxDi and SRxDi (slave mode)	0	0	
			In simple I^2C bus mode, set this bit to 0.			
			0: CLKi is CMOS output			
	NODC	Clock output select bit	1: CLKi is N−channel open drain output	0	0	
			In simple I^2C bus mode, set this bit to 0.			
			0: Without fault error			
	ERR	Fault error flag	1: With fault error	0	0	
			In simple I^2C bus mode, set this bit to 0.			
· · · · · · · · · · · · · · · · · · ·	DL0		000 :Without delay	0	0	
			001 :2-cycle of BRG count source 010 :3-cycle of BRG count source			
		SDAi(TxDi) digital delay time	011 :4-cycle of BRG count source			
	DL1	set bit (Note 1.2)	100 :5-cycle of BRG count source	0	0	2.6
		. ,.	101 :6-cycle of BRG count source 110 :7-cycle of BRG count source			
			111 :8-cycle of BRG count source			
i	DL2			0	0	
					1	

Note 1: These bits provide a digital means of generating a delay in SDAi (TxDi) output when using UARTi as the I^2C bus interface. Otherwise, always be sure to set these bits to '000₂.'

Note 2: If an external clock is selected, the actual delay is greater by about 100 ns than the set value.

UARTi special mode register 4	(i=0~4)	Symbol	Address	When reset			
b7 b6 b5 b4 b3 b2 b1 b0		U0SMR4	0364 ₁₆	0016			
		U1SMR4	02E4 ₁₆	0016			
		U2SMR4	0334 ₁₆	0016			
		U3SMR4	0324 ₁₆	00 ₁₆			
		U4SMR4	02F4 ₁₆	0016			
	Bit symbol	Bit name	Function		R	W	
	DIL SYMDOI		0: Clear		П	vv	Related section
	STAREQ	Start condition generate bit (Note1)	1: Start		0	0	2.2
			0: Clear				
	RSTREQ	Restart condition generate bit(Note1)	1: Start		0	Ο	2.2
			0: Clear				
	STPREQ	Stop condition generate bit (Note1)	1: Start		0	0	2.2
	0700051		0: Ordinal block			~	
	STSPSEL	SCL, SDA output select bit	1: Start/stop condition generate bl	ock	0	0	2.2
	ACKD	ACK data bit	0: ACK 1: NACK		0	0	2.3
	ACKC	ACK data output enable bit	0: SI/O data output 1: ACKD output		0	0	2.3
	SCLH	SCL output stop enable bit	0: Disabled 1: Enabled		0	0	2.6
	SWC9	SCL wait output bit 3	0: SCL ″L″ hold disabled 1: SCL ″L″ hold enabled		0	0	2.6

Note 1: When each condition is generated, the bit is automatically cleared to 0.

Ext	ern	ali	inte	erru	ıpt	req	luest	caus	e select i	register	Symbol	Address When reset	:	
b7	b6	b5	b4	b3	b2	b1	b0				IFSR	031F ₁₆ 00 ₁₆		
										•				
									Bit symbol	Bit nam	e	Function	R	W
									IFSR0	INT0 interrupt pola		0 : One edge	0	0
									II OINO	select bit(Note1,2))	1 : Both edges	Ŭ	Ŭ
									IFSR1	INT1 interrupt pola		0 : One edge	0	0
										select bit(Note1,2))	1 : Both edges	Ŭ	Ŭ
									IFSR2		INT2 interrupt polarity	0 : One edge	0	0
									II OI LE	select bit(Note1,2)		1 : Both edges	Ŭ	Ŭ
									IFSR3	INT3 interrupt polarity		0 : One edge	0	0
										select bit(Note1,2)	1 : Both edges	Ŭ	Ŭ	
			l						IFSR4	INT4 interrupt polarity	0 : One edge	0	0	
										select bit(Note1,2)		1 : Both edges		Ŭ
									IFSR5	INT5 interrupt pola		0 : One edge	0	0
									I OI O	select bit(Note1,2)		1 : Both edges	Ŭ	Ŭ
												0 : UART3 bus collision /start,stop detect/		
	l								IFSR6	UART0/3 interrup	t cause	false error detect	0	0
										select bit		1 : UART0 bus collision /start,stop detect/	Ŭ	Ŭ
												false error detect		
												0 : UART4 bus collision /start,stop detect/		
									IFSR7	UART1/4 interrupt cause	false error detect	0	0	
										select bit		1 : UART1 bus collision /start,stop detect/	Ŭ	Ŭ
												false error detect		

Note 1: These bits are irrelevant to the simple $I^2 \mbox{C}$ bus.

Note 2: If "Level sense" is selected, set this bit to 0.

To select "Both edges," make sure the corresponding INTi Interrupt Control Register's polarity select bit (bit 4) is set to 0 (= falling edge).

Fun b7					b2	-			Symbol PS0	Address When reset 03B0 ₁₆ 00 ₁₆		
								Bit symbol	Bit name	Function	R	W
								PS0_0	Port P60 function select bit (Note1)	0 : I/O port 1 : UART0 output (RTS0)	0	0
						Į.	 	PS0_1	Port P61 function select bit (Note1)	0 : I/O port 1 : UART0 output (CLK0 output)	0	0
							 	PS0_2	Port P62 function select bit	0 : I/O port 1 : Function that was selected in bit2 of PSL0	0	0
				ļ			 	PS0_3	Port P63 function select bit	0 : I/O port 1 : UART0 output (TXD0/SDA0)	0	0
			l				 	PS0_4	Port P64 function select bit (Note1)	0 : I/O port 1 : Function that was selected in bit4 of PSL0	0	0
							 	PS0_5	Port P65 function select bit (Note1)	0 : I/O port 1 : UART1 output (CLK1 output)	0	0
							 	PS0_6	Port P66 function select bit	0 : I/O port 1 : Function that was selected in bit6 of PSL0	0	0
							 	PS0_7	Port P67 function select bit	0 : I/O port 1 : UART1 output (TXD1/SDA1)	0	0

Note 1: These bits are irrelevant to the simple $I^2 C$ bus.

Function select register A1		Symbol	Address When reset		
b7 b6 b5 b4 b3 b2 b1 b0		PS1	03B1 ₁₆ 00 ₁₆		
	Bit symbol	Bit name	Function	R	W
	PS1 0	Port P70 function select bit	0 : I/O port	0	0
	F31_0	Fort F70 function select bit	1 : Function that was selected in bit0 of PSL1		U
	PS1 1	Port P71 function select bit	0 : I/O port	0	0
	P31_1	Port P/T function select bit	1 : Function that was selected in bit1 of PSL1	0	0
	PS1 2	Port P72 function select bit	0 : I/O port	0	0
	F31_2	(Note1)	1 : Function that was selected in bit2 of PSL1	0	U
	PS1 3	Port P73 function select bit	0 : I/O port	0	0
	101_0		1 : Function that was selected in bit3 of PSL1		Ŭ
	PS1 4	Port P74 function select bit	0 : I/O port	0	0
	101_4	(Note1)	1 : Function that was selected in bit4 of PSL1		\cup
	PS1 5	Port P75 function select bit	0 : I/O port	0	0
	101_0	(Note1)	1 : Function that was selected in bit5 of PSL1	Ŭ	\sim
	PS1 6		0 : I/O port	0	0
	1.01_0	(Note1)	1 : Function that was selected in bit6 of PSL1	0	$\overline{}$
		Port P77 function select bit	0 : I/O port		
1	PS1_7	(Note1)	1 : Intelligent I/O group 0 output	0	0
		,	(OUTC01/ISCLK0)		

Note 1: These bits are irrelevant to the simple $I^2 C$ bus.

Function select register A3 (No	ote1)	Symbol PS3	Address When reset 03B5 ₁₆ 00 ₁₆		
	Bit symbol	Bit name	Function	R	W
	PS3_0	Port P90 function select bit (Note2)	0 : I/O port 1 : UART3 output (CLK3)	0	0
	PS3_1	Port P91 function select bit	0 : I/O port 1 : Function that was selected in bit1 of PSL3	0	0
	PS3_2	Port P92 function select bit	0 : I/O port 1 : Function that was selected in bit2 of PSL3	0	0
	PS3_3	Port P93 function select bit (Note2)	0 : I/O port 1 : UART3 output (RTS3)	0	0
	PS3_4	Port P94 function select bit (Note2)	0 : I/O port 1 : UART4 output (RTS4)	0	0
	PS3_5	Port P95 function select bit (Note2)	0 : I/O port 1 : UART4 output (CLK4)	0	0
	PS3_6	Port P96 function select bit	0 : I/O port 1 : UART4 output (TXD4/SDA4)	0	0
	PS3_7	Port P97 function select bit	0 : I/O port 1 : Function that was selected in bit7 of PSL3	0	0

Note 1: To rewrite this register, make sure the PRCR register PRC2 bit is set to 1 (write enabled).

Note 2: These bits are irrelevant to the simple $I^2 C$ bus.

Fu	Function select register B0								Symbol	Address	When reset		
b7	b6	b5	b4	b3	b2	b1	b0		PSL0	03B2 ₁₆	0016		
0		0		0		0	0						
								Bit symbol	Bit name	Function		R	W
									Must shusys be "0"	(0	0	
				Reserve bit Must always be "0".		(0	0					
								PSL0_2	Port P62 peripheral function select bit	0 : UART0 output (SCL0) 1 : UART0 output (STXD0)	(0	0
									Reserve bit	Must always be "0".	(0	0
								PSL0_4	Port P64 peripheral function select bit(Note1)	0 : UART1 output (RTS1) 1 : Intelligent I/O group 2 output (OUTC21/ISCLK2)	(0	0
									Reserve bit	Must always be ″0″.	(0	0
								PSL0_6	Port P66 peripheral function select bit	0 : UART1 output (SCL1) 1 : UART1 output (STXD1)	(0	0
									Reserve bit	Must always be "0".	(0	0

Note 1: This bit is irrelevant to the simple I^2C bus.

Function select register B1		Symbol PSL1	Address When reset 03B3 ₁₆ 00 ₁₆		
	Bit symbol	Bit name	Function	R	W
	PSL1_0	Port P70 peripheral function select bit	0 : Function that was selected in bit0 of PSC 1 : Timer output (TA0OUT)	0	0
	PSL1_1	Port P71 peripheral function select bit	0 : Function that was selected in bit1 of PSC 1 : UART2 output (STXD2)	0	0
	PSL1_2	Port P72 peripheral function select bit(Note1)	0 : Function that was selected in bit2 of PSC 1 : Timer output (TA1OUT)	0	0
	PSL1_3	Port P73 peripheral function select bit(Note1)	0 : Function that was selected in bit3 of PSC 1 : Three-phase PWM output (V)	0	0
	PSL1_4	Port P74 peripheral function select bit(Note1)	0 : Function that was selected in bit4 of PSC 1 : Three-phase PWM output (W)	0	0
	PSL1_5	Port P75 peripheral function select bit(Note1)	0 : Function that was selected in bit5 of PSC 1 : Intelligent I/O group 1 output (OUTC12)	0	0
	PSL1_6	Port P76 peripheral function select bit(Note1)	0 : Function that was selected in bit16of PSC 1 : Timer output (TA3OUT)	0	0
		Reserve bit	Must always be "0".	0	0

Note 1: These bits are irrelevant to the simple I^2C bus.



Note 1: These bits are irrelevant to the simple I^2C bus.

Note 2: DA0, DA1, ANEX0 or ANEX1 can be used even when these bits are set to 0, in which case the power supply current may increase, however.

Function select register C		Symbol PSC	Address When rese 03AF ₁₆ 00X0 0000	-	
	Bit symbol	Bit name	Function	R	W
	PSC_0	Port P70 peripheral function select bit	0 : UART2 output (TXD2/SDA2) 1 : Intelligent I/O group 2 output (OUTC20/ ISTXD2/IEOUT)	0	0
	PSC_1	Port P71 peripheral function select bit	0 : UART2 output (SCL2) 1 : Intelligent I/O group 2 output (OUTC22)	0	0
	PSC_2	Port P72 peripheral function select bit(Note1)	0 : UART2 output (CLK2) 1 : Three-phase PWM output (V)	0	0
	PSC_3	Port P73 peripheral function select bit(Note1)	0 : UART2 output (RTS2) 1 : Intelligent I/O group 1 output (OUTC10/ ISTXD1/BE1OUT)	0	0
	PSC_4	Port P74 peripheral function select bit(Note1)	0 : Timer output (TA2OUT) 1 : Intelligent I/O group 1 output (OUTC11/ ISCLK1)	0	0
		Noting is assigned. When write When read, its content is inde			
	PSC_6	Port P76 peripheral function select bit(Note1)	0 : Intelligent I/O group 0 output (OUTC00/ISTXD0/BE0OUT) 1 : CAN output (CANOUT)	0	0
	PSC_7	Port P77 peripheral function select bit(Note1)	0 : Enabled 1 : Disabled		0

Note 1: These bits are irrelevant to the simple $I^2 \mbox{C}$ bus.

Serial I/O used in simple I ² C bus mode	Method for set function select register
UART0	PS0_2=1 PS0_3=1 PSL0_2=0
UART1	PS0_6=1 PS0_7=1 PSL0_6=0
UART2	PS1_0=1 PS1_1=1 PSL1_0=0 PSL1_1=0 PSC_0=0 PSC_1=0
UART3	PS3_1=1 PS3_2=1 PSL3_1=0 PSL3_2=0
UART4	PS3_6=1 PS3_7=1 PSL3_6=0

Chapter 2

Each Function of Simple I²C Bus Mode

- 2.1 Method for Sending and Receiving Byte Data
- 2.2 Start and Stop Conditions
- 2.3 Acknowledge
- 2.4 Judgment of the Specified Local Address
- 2.5 Arbitrating Contention for Communication
- 2.6 Other Functions

This chapter explains how to use each hardware function of simple I^2C bus mode in order to materialize the I^2C bus interface when using the M32C/83,85 in simple I^2C bus mode.

2.1 Method for Sending and Receiving Byte Data

The following explains how to set the registers to send SCL in simple I^2C bus mode by using the M32C/83,85 as the master, as well as how to set the registers to send and receive one byte of data.

Method for generating SCL (during master)

Before the M32C/83,85 can be used as the master, the speed of the transmit clock (SCL) must be set. To set it, use the registers described below as in the case of ordinary serial I/O transmission. SCL is sent out within 1.5 SCL cycles after writing data to the transmit buffer.



For details about CKPH, see the clock delay function in Section 2.6, "Other Functions."

[Related Registers]

UARTi transmit/receive mode register (i=0-4)

b7 b6 b5 b4 <u>b3</u> b2 b1 b0	U0MR:0368 ₁₆ , U1MR:02E8 ₁₆ , U2MR:0338 ₁₆			
	U3MR:0328 ₁₆ , U4MR:02F8 ₁₆			
L	[SMD]010:Simple I ² C Bus Mode			
	[CKDIR] 0:Selected internal clock(during master. When slave mode, 1:Selected external clock)			
L	[IOPOL]0:No reversed			

UARTi special mode register (i=0-4)



 $\begin{array}{l} U0SMR\!:\!0367_{16}\,,\ U1SMR\!:\!02E7_{16}\,,\ U2SMR\!:\!0337_{16}\\ U3SMR\!:\!0327_{16}\,,\ U4SMR\!:\!02F7_{16} \end{array}$

····· [IICM]1: Simple I²C Bus Mode ····· [ABC] Arbitration-lost is updated 0:per bit or 1:per byte

UARTi transmit/receive control register 0 (i=0-4)									
b7 b6 b5 b4 b3 b2 b1 b0	U0C0:036C ₁₆ , U1C0:02EC ₁₆ , U2C0:033C ₁₆								
	U3C0:032C ₁₆ , U4C0:02FC ₁₆								
	[CLK1] [CLK0] selecte BRG count source								
	0 0 :f1is selected, 0 1 :f8 is selected, 1 0 :f2n is selected, 1 1 :Must not be set								
	[CRD] 1 :CTS/RTS function disabled								
	····· [NCH] 1 : SCL/SDA pin is N-channel open drain output(Note1)								
L	[CKPOL] 0 :Transmit data is output at falling edge of transfer clock and receive data is input at rising edge								
L	···· [UFORM] Transfer format select 0 :LSB first or 1 :MSB first								

Note 1: The UART2 SDA and SCL pins are N-channel open-drain pins.

CMOS output cannot be selected for these pins. When write , To write to bit 5, write 0.

Method for generating SCL (during master)(Continued from the preceding page)

UA	UARTi special mode register 3 (i=0-4)									
b7	b6	b5	b4	b3	b2	b1	b0	U0SMR3:0365 ₁₆ , U1SMR3:02E5 ₁₆ , U2SMR3:0335 ₁₆		
			0	0	0	1	0	U3SMR3:0325 ₁₆ , U4SMR3:02F5 ₁₆		
			-				-	-		
						i		[CKPH] 0:Without clock delay 1:With clock delay		
i								[DL2][DL1][DL0] This bit set digital delay time		
								000:Without delay 001:2-cycle of BRG count source		
								010:3-cycle of BRG count source 011:4-cycle of BRG count source		
								100:5-cycle of BRG count source 101:6-cycle of BRG count source		

For details about CKPH, see the clock delay function in Section 2.6, "Other Functions. For details about DL2, DL1 and DL0, see the digital output delay function in Section 2.6, Other Functions."

UARTi bit rate generator (i=0-4)

b7	b0	U0BRG:0369 ₁₆ , U1BRG:02E9 ₁₆ , U2BF
		U3BRG:0329 ₁₆ , U4BRG:02F9 ₁₆
i		BRGi divides the count source by n+1

U0BRG: 036916, U1BRG: 02E916, U2BRG: 033916 U3BRG: 032916 , U4BRG: 02F916

110:7-cycle of BRG count source 111:8-cycle of BRG count source

[Example settings]

To set the transmission rate to 100 kbps when using a 10 MHz original oscillator frequency

·UiMR = 0000010_2 (In simple I²C mode, with internal clock selected)

 \cdot UiC0 = 10010000₂ (BRG count source chosen to be f1)

• UiBRG =49

[Settings during slave]

To use the M32C/83,85 as a slave, set the UARTi Transmit/receive Mode Register (UiMR) bit 3 [CKDIR] = 1 to select an external clock.

In this case, settings of the BRG count source select bits [CLK0], [CLK1] and those of the UARTi Baud Rate Register (UiBRG) have no effect.

Method for sending byte data

When the M32C/83,85 is operating as a transmitter, 8bits transmit data is sent out from the SDA pin. In this case,the SDA pin of the M32C/83,85 must be released (high-impedance state) in order to receive an acknowledge signal at the 9th transmit clock pulse. This is accomplished by setting the appropriate data in the transmit buffer. Set 9 bits of data in the transmit buffer. In the I^2 C bus, send the data beginning with the MSB. In the M32C/83,85,if the transfer format is set to MSB first and 9 bits long, the data is sent out in order of bit 7 -- bit 6 -- ...- bit 0 -- bit 8. Therefore, the timing at which an acknowledge signal can be received is when the MSB bit is sent out.For the SDA pin to be released at this time, set data "1" in the MSB bit, which causes the SDA output of the M32C/83,85 to be placed in the high-impedance state. This is how to send byte data.

[Related Registers]



Method for receiving byte data

When the M32C/83,85 is operating as a receiver, the SDA pin of the M32C/83,85 must be released (high-impedance stat while receiving 8 bits of data from the SDA pin. Furthermore, at the 9th clock pulse, the SDA pin must be pulled low to generate an acknowledge signal. This operation can be accomplished simply because if judgment of the receiver address specified on the master side has finished, and if it has been confirmed that data is being sent to the local device, an acknowledge signal can be sent by writing the appropriate data to the transmit buffer. Even when receiving data, set 9 bits of data as dummy data in the transmit buffer of the M32C/83,85 as when sending data. To release the SDA pin while sending 8 bits of data, set data "1" in the 8 low-order bits. To generate an acknowledge signal, set data '0' in the last bit to be sent (bit 8). This is how to receive byte data.

[Related Registers]



Transmit and receive interrupts

When the M32C/83,85 is operating as a transmitter, completion of data transmission can be detected by a "UARTi Transmit Interrupt." Similarly, when the M32C/83,85 is operating as a receiver, completion of data reception can be detected by a "UARTi Receive Interrupt." These interrupts are assigned to interrupt numbers 17–20 and interrupt numbers 33–38, respectively. The interrupt sources for these interrupt numbers respectively are chosen to be UARTi transmission and UARTi reception by setting the I²C mode select bit 2 [IICM2] = 1. In this case, the timing at which a transmit interrupt is generated is when the start pulse of the transmit clock goes low if UARTi transmit interrupt source select bit [UIIRS] = 0 or when the first bit of the next data goes low if [UIIRS] = 1 (when CKPH = 1). The timing at which a receive interrupt is generated is when the last receive clock pulse goes low.

(For details, see Table 1, "Functions during Simple I²C Bus Mode (IICM = 1)," for UARTi Special Mode Register 2 in Section 1.4, "Register Settings during Simple I²C Bus Mode.")

Be aware that if the receive buffer is read before the last receive clock pulse goes high

(e.g., during a reception-finished interrupt in simple I²C bus mode), the received data has

its bit positions changed when read out. (See the timing diagram shown in the page that follows.)

[Related Registers]

UARTi special mode register (i=0-4)

b7 b6 b5 b4 b3 b2 b1 <u>b0</u>	U0SMR:0367 ₁₆ , U1SMR:02E7 ₁₆ , U2SMR:0337 ₁₆
0 0 0 0 0 • 1	U3SMR:0327 ₁₆ , U4SMR:02F7 ₁₆
	[IICM]1:Simple I ² C Bus Mode [ABC] Arbitration-lost is updated 0:per bit or 1:per byte
UARTi special mode register 2	(i=0-4)
b7 b6 b5 b4 b3 b2 b1 <u>b0</u>	U0SMR2:0366 ₁₆ ,U1SMR2:02E6 ₁₆ ,U2SMR2:0336 ₁₆
0 1	U3SMR2:0326 ₁₆ , U4SMR2:02F6 ₁₆

				 ···· [I
				 [C
			i	 [S
		· · · · · ·		 ··· [A
		l	•••••	 [S
	L			 ···· [S
	L			 [S
÷				

[IICM2] 1:UARTi transfer/receive interrupt [CSC] 0:Clock synchronous is disabled 1:Clock synchronous is enabled [SWC] 0:SCL wait output is disabled 1:SCL wait output is enabled [ALS] 0:SDA output stop is disabled 1:SDA output stop is enabled [STAC] 0:UARTi initialize is disabled 1:UARTi initialize is enabled [SWC2] 0:UARTi clock 1:SCL output "L" [SDHI] 0:SDA output enable 1:SDA output disable(Hi-Z) In simple I2C bus mode, set this bit to 0.

UARTi special mode register 3 (i=0-4)



U0SMR3:0365₁₆, U1SMR3:02E5₁₆, U2SMR3:0335₁₆ U3SMR3:0325₁₆, U4SMR3:02F5₁₆

[CKPH] 1:With clock delay [DL2][DL1][DL0] This bit set digital delay time 000:Without delay 001:2-cycle of BRG count source 010:3-cycle of BRG count source 011:4-cycle of BRG count source 100:5-cycle of BRG count source 101:6-cycle of BRG count source 110:7-cycle of BRG count source 111:8-cycle of BRG count source

For details about CKPH, see the clock delay function in Section 2.6, "Other Functions.

" For details about DL2, DL1 and DL0, see the digital output delay function in Section 2.6, "Other Functions."

Transmit and receive interrupts (Continued from the preceding page)

UARTi transmit/receive control reg	ister 1 (i=0-4)
_	:036D ₁₆ , U1C1:02ED ₁₆ , U2C1:033D ₁₆
0 0 0 • 1 • 1 U3C1	:032D ₁₆ , U4C1:02FD ₁₆
[TE]	I:Transmit is enabled
[RI] 1	Receive is enabled
[UiIRS	S]this bit select UARTi transmit interrupt cause
0	:Transmit buffer empty 1:Transmit is completed
UiRR	M] 0:UARTi continuous receive mode is disabled
UiLC	H] 0:Data logic is no reversed
Lier [Uier	E] 0:Error signal output is disabled
UARTi Transmit interrupt control re b7 b6 b5 b4 b3 b2 b1 b0	$\begin{array}{l} \text{S0TIC:} 0090_{16} \text{, S1TIC:} 0092_{16} \text{, S2TIC:} 0089_{16} \\ \text{S3TIC:} 008B_{16} \text{, S4TIC:} 008D_{16} \\ \end{array}$
	[IR] 0:When interrupt requested,set this bit to 1.
UARTi receive interrupt control reg	ister (i=0~4)
b7 b6 b5 b4 b3 b2 b1 b0	S0RIC:0072 ₁₆ , S1RIC:0074 ₁₆ , S2RIC:006B ₁₆
	S3RIC:006D ₁₆ , S4RIC:006F ₁₆
	[ILVL] This bit select interrupt priority level $1 \sim 7$: Interrupt priority level is selected When not using interrupts, set these bits to 0 (disable).
1	[IR] 0:When interrupt requested,set this bit to 1.

For interrupts to be generated upon interrupt request, set the I flag to 1.

[Timing Figure]	(When IICM2=1)		
SDA	D6 D5 D4 D3	D2 D1	D0 ACKD
SCL1	2 3 4 5	6 7	8 ACK
UARTi transmit int request generated (When [UiIRS] =0)		UARTi receive inte request generated	rrupt UARTi transmit interrupt request generated (When [CKPH]=1and [UiIRS] =1) Data readout during this interval
		4	this interval
	fer register (i=0~4)		
(b15)	(b8)		$U0RB: 036F_{16}, 036E_{16}, U1RB: 02EF_{16}, 02EE_{16}$
b7	b0 b7		$U2RB: 033F_{16}, 033E_{16}U3RB: 032F_{16}, 032E_{16}$
		3 D2 D1	$U4RB: 02FF_{16}$, $02FE_{16}$
			it will be seen that 8bit receive data is stored in the buffer
			Indeterminate

If data is read from the receive buffer before the last receive clock pulse goes high after the 8'th receive clock pulse (e.g., during a reception-finished interrupt in simple I^2C bus mode), it will be seen that the data is stored in the buffer in order of D0 and D7-D1 as shown above. Then, when the data is read from the buffer after the last receive clock pulse goes high (e.g., during a transmission-finished interrupt in simple I^2C bus mode), the data is read out in order of ACKD and D7-D0.

UARTi receive buffer register (i=0~4) (Afer the last receive clock pulse) (b15) (b8) U0RB: 036F₁₆, 036E₁₆, U1RB: 02EF₁₆, 02EE₁₆ b7 b0 b7 b0 U2RB: 033F₁₆, 033E₁₆ U3RB: 032F₁₆, 032E₁₆ U4RB: 02FF₁₆, 02FE₁₆ U4RB: 02FF₁₆, 02FE₁₆

2.2 Start and Stop Conditions

UARTi generates a start condition when it starts sending or receiving data, or a stop condition when it finishes sending or receiving data.

The M32C/83,85 when used as a slave provides the function in hardware to assert an interrupt to detect the start or stop condition generated by the master. When used as the master, the M32C/83,85 provides the function in hardware to generate and send start and stop conditions. This function is called the "Start/stop Condition Detection Interrupt." Furthermore, the M32C/83,85 provides two other functions in hardware, one to detect the bus usage condition to know whether the bus is busy when it generates a start condition, and one to forcibly output a low-level signal from the SCL pin to disable clock outputs from other devices before it starts communication after sending a start condition.

The former is called the "Bus Busy Detection Function," and the latter is called the "SCL Pin Low Output Function 2."

Detecting the start and stop conditions

The start condition is recognized as a high-to-low transition of SDA when SCL is high, and the stop condition is recognized as a low-to-high transition of SDA when SCL is high. These conditions can be detected using the M32C/83,85's Start/stop Condition Detection Interrupt.

This interrupt is assigned to the software interrupt numbers 39-41.

When I^2C mode is selected (IICM = 1), the interrupt sources of interrupt numbers 39-41 change to

the Start/stop Condition Detection Interrupt. If this interrupt is detected, check

the bus busy flag (BBS) to determine which condition, start or stop, has occurred. Note, however,

that the start/stop condition detection setup time and hold time in the M32C/83,85 do not always conform to I^2C bus standards. (See the Start/stop Condition Setup and Hold Times in Section 3.1, "Electrical Characteristics.")

[Related Registers]

UARTi special mode register (i=0-4)

b7	b6	b5	b4	b3	b2	b1	b0	U0SMR:0367_16 , U1SMR:02E7_16 , U2SMR:0337_16
0	0	0	0	0	•		1	U3SMR:0327 ₁₆ , U4SMR:02F7 ₁₆
							l	[IICM]1:Simple I ² C Bus Mode
						l		[ABC] Arbitration-lost is updated 0:per bit or 1:per byte

UARTi Bus collision detection interrupt control register (i=0~4)



External interrupt request cause select register

b	/ b6	b5	b4	b3	b2	b1	b0	IFSR:031F ₁₆
		i			i			These bits are irrelevant to the simple I^2C bus.
								0: UART3 bus collision, start/stop detection or fault error detection
								1: UARTO bus collision, start/stop detection or fault error detection
					•••••			UART1/4 interrupt request cause select bit
								0: UART4 bus collision, start/stop detection or fault error detection
								1: UART1 bus collision, start/stop detection or fault error detection

For interrupts to be generated upon interrupt request, set the I flag to 1.



Detecting the start and stop conditions (Continued from the preceding page) [Timing Figure]

Sending out the start, stop and restart conditions

When the M32C/83,85 is operating as the master, the start, stop and restart conditions can be generated in hardware. Set the STAREQ bit to 1 (= start), and a start condition is generated. Set the STPREQ bit to 1 (= start), and a stop condition is generated (after waiting until SCL is released if SCL is low). Set the RSTREQ bit to 1 (= start), and a restart condition is generated (after waiting until SCL is released if SCL is low). Set the STSPSEL bit to 1 (= start), and a restart condition generated above.

[Related Registers]

UARTi transmit/receive mode register (i=0-4)

	b6							
0	Х	Х	Х	0	0	1	0	

U0MR:0368₁₆, U1MR:02E8₁₆, U2MR:0338₁₆ U3MR:0328₁₆, U4MR:02F8₁₆

[SMD]010: Simple I²C Bus Mode
[CKDIR] 0: Selected internal clock
[IOPOL]0:No reversed

UARTi transmit/receive control register 0 (i=0-4)



 $\begin{array}{l} U0C0:036C_{16}\;,\;U1C0:02EC_{16}\;,\;\;U2C0:033C_{16}\\ U3C0:032C_{16}\;,\;\;U4C0:02FC_{16} \end{array}$

[CLK1] [CLK0] selecte BRG count source 0 0 :f1is selected, 0 1 :f8 is selected, 1 0 :f2n is selected, 1 1 :Must not be set [CRD] 1 :CTS/RTS function disabled [NCH] 1 :SCL/SDA pin is N-channel open drain output(Note1) [CKPOL] 0 :Transmit data is output at falling edge of transfer clock and receive data is input at rising edge

[UFORM] Transfer format is selected 1 :MSB first

Note 1: The UART2 SDA and SCL pins are N-channel open-drain pins.

CMOS output cannot be selected for these pins. When write , To write to bit 5, write 0.

UARTi bit rate generator (i=0-4)



 $\begin{array}{l} U0BRG: 0369_{16} \ , \ U1BRG: 02E9_{16} \ , \ U2BRG: 0339_{16} \\ U3BRG: 0329_{16} \ , \ U4BRG: 02F9_{16} \end{array}$

BRGi divides the count source by n+1

UARTi special mode register (i=0-4)



 $\begin{array}{l} U0SMR: 0367_{16} \;,\;\; U1SMR: 02E7_{16} \;,\;\; U2SMR: 0337_{16} \\ U3SMR: 0327_{16} \;,\;\; U4SMR: 02F7_{16} \end{array}$

IICM]1: Simple I²C Bus Mode

..... [ABC] Arbitration-lost is updated 0:per bit or 1:per byte

Sending out the start, stop and restart conditions (Continued from the preceding page)



000:Without delay 001:2-cycle of BRG count source 010:3-cycle of BRG count source 011:4-cycle of BRG count source 100:5-cycle of BRG count source 101:6-cycle of BRG count source 110:7-cycle of BRG count source 111:8-cycle of BRG count source

UARTi special mode register 4 (i=0-4)

b7	/ b6	b5	b4	b3	b2	b1	b0	U0SMR4: 0364 ₁₆ , U1SMR4: 02E4 ₁₆ , U2SMR4: 0334 ₁₆
		0		1				U3SMR4:0324 ₁₆ , U4SMR4:02F4 ₁₆
								[STAREQ] 0:Clear 1:Start [RSTAREQ] 0:Clear 1:Start [STPREQ] 0:Clear 1:Start [STSPSEL] 1:Start/stop condition generate block selected
			i					 [ACKD] 0:ACK 1:NACK
								 [ACKC] 0:SI/O data output
	i							 [SCLHI] 0:Disabled 1:Enabled
i.,								 [SWC9] 0:SCL "L"hold disabled 1:SCL "L"hold enabled

Sending out the start, stop and restart conditions (Continued from the preceding page) [Timing Figure]



Bus Busy Detection

Before a start condition can be sent out, it is necessary to confirm that the other device has released control of the bus. In simple I^2C bus mode of the M32C/83,85, the bus usage condition can be detected by checking the bus busy flag (BBS).

The BBS flag is set to 1 when a start condition is detected or cleared to 0 when a stop condition is detected. Therefore, if BBS = 1 when the master attempts to send a start condition,

it must wait until BBS is cleared to 0 before sending a start condition because the bus is being used by the other device.

[Related Registers]

UARTi special mode register (i=0-4)



SCL Pin Low Output Function 2

Although the bit displacement condition shown below can be avoided by using a clock delay function (see Section 2.6, "Other Functions"), the explanation here is given assuming a diverted use of the conventional simple I^2C bus firmware that does not have this new function available. The serial I/O of the M32C/83,85 requires 1.5 transfer clock (SCL) cycles at maximum before the transfer clock (SCL in simple I^2C bus mode) is sent out after writing transmit data to the transmit buffer. Furthermore, because the SCL synchronization function of the M32C/83,85 (see Section 2.5, "Arbitrating Contention for Communication") becomes effective after sending the first SCL pulse, if another device sends the first clock pulse before the clock line (SCL) synchronization function becomes effective (see the upper timing diagram), a bit displacement may occur.

For this reason, the M32C/83,85 has a SCL pin low output function to disable clock outputs from other devices after sending a start condition. If this function is used, the transmitting device can start outputting a low-level signal from the SCL pin at the same time it writes data to the transmit buffer, thus keeping other devices in a wait state (see the lower timing diagram). This function is enabled by setting the wait output bit 2 [SWC2] = 1, and is disabled by clearing this bit to 0.

[Related Registers]

UARTi special mode register 2 (i=0-4)



[Timing Figure]

When not using the SCL pin low output function



When using the SCL pin low output function



* Normally, a bit displacement occurs

2.3 Acknowledge

During data transmission/reception, an acknowledge signal (ACK) is attached every byte. When the M32C/83,85 is operating as a transmitter, the presence of ACK returned from the receiver needs to be detected for each byte transmitted. To this end, the M32C/83,85 has two necessary functions in hardware: Acknowledge Detected Interrupt and Acknowledge Undetected Interrupt.

Also, when the M32C/83,85 is operating as a receiver in one-for-one communication, ACK can easily be generated by setting data '0' in the 9th bit of the transmit data. (For details, see Section 2.1, "Method for Sending and Receiving Byte Data.")

Before the Acknowledge Detected Interrupt and Acknowledge Undetected Interrupt can be used, the I^2C mode select bit 2 (IICM2) must be set to 0. This setting makes the interrupt source of interrupt number 17, 19, 33, 35 or 37 and that of interrupt number 18, 20, 34, 36 or 38 usable as the Acknowledge Undetected Interrupt and Acknowledge Detected Interrupt, respectively. In that case, the timing at which data is transferred from the UARTi receive buffer to the receive buffer register is when the last receive clock pulse goes high.

(For details, see Table 1, "Functions during Simple I^2C Bus Mode (IICM = 1),

for UARTi Special Mode Register 2 in Section 1.4, Register Settings during Simple I²C Bus Mode.")
Acknowledge Detected

If the SDA line on the transmitter side that has been released (i.e., in the high-impedance state) is found low at the rising edge of the 9th transmit clock pulse, the transmitter can recognize that ACK has been returned from the receiver. For the M32C/83,85, the presence of ACK can be detected using

the "Acknowledge Detected Interrupt" function. This interrupt is assigned to the software interrupt number 18, 20, 34, 36 or 38, and the interrupt source of that interrupt number is made the Acknowledge Detected Interrupt only when I^2C mode is selected (IICM = 1) and the I^2C mode select bit 2 (IICM2) is set to 0.

[Related Registers]

UARTi special mode register (i=0-4)



UARTi special mode register 2 (i=0-4)

b7	b6	b5	b4	b3	b2	b1	b0	ι
0							0	ι

U0SMR2:0366₁₆,U1SMR2:02E6₁₆,U2SMR2:0336₁₆ U3SMR2:0326₁₆,U4SMR2:02F6₁₆

[IICM2] 0: Acknowledge detection ∕ undetected interrupt is disabled [CSC] 0: Clock synchronous is disabled 1: Clock synchronous is enabled [SWC] 0: SCL wait output is disabled 1: SCL wait output is enabled [ALS] 0: SDA output stop is disabled 1: SDA output stop is enabled [STAC] 0: UARTi initialize is disabled 1: UARTi initialize is enabled [SWC2] 0: UARTi clock 1: SCL output ″L″ [SDHI] 0: SDA output enable 1: SDA output disable (Hi-Z) In simple I²C bus mode, set this bit to 0.



For the interrupt to be generated upon interrupt request, set the I flag to 1.



Acknowledge Undetected

If the SDA line on the transmitter side that has been released (i.e., in the high-impedance state) is found high at the rising edge of the 9th transmit clock pulse, the transmitter recognizes that ACK has not been returned from the receiver. For the M32C/83,85, the absence of ACK can be detected using the "Acknowledge Undetected Interrupt" function. This interrupt is assigned to the software interrupt numbers 17, 19, 33, 35 and 37, and the interrupt sources of these interrupt numbers are made the Acknowledge Undetected Interrupt only when I^2C mode is selected (IICM = 1) and the I^2C mode select bit 2 (IICM2) is set to 0.

[Related Registers]

UARTi special mode register (i=0-4)



UARTi special mode register 2 (i=0-4)

b7	b6	b5	b4	b3	b2	b1	b0	_	ι
0							0		ι
									··· [··· [·· [·· [

U0SMR2:0366₁₆,U1SMR2:02E6₁₆,U2SMR2:0336₁₆ U3SMR2:0326₁₆,U4SMR2:02F6₁₆

[IICM2] 0: Acknowledge detection ∕ undetected interrupt is disabled [CSC] 0: Clock synchronous is disabled 1: Clock synchronous is enabled [SWC] 0: SCL wait output is disabled 1: SCL wait output is enabled [ALS] 0: SDA output stop is disabled 1: SDA output stop is enabled [STAC] 0: UARTi initialize is disabled 1: UARTi initialize is enabled [SWC2] 0: UARTi clock 1: SCL output "L" [SDHI] 0: SDA output enable 1: SDA output disable (Hi-Z) In simple I²C bus mode, set this bit to 0.



For the interrupt to be generated upon interrupt request, set the I flag to 1.

[Timing Figure]



2.4 Judgment of the Specified Local Address

When the M32C/83,85 is operating as a slave, the address sent from the master is compared with the local address and when they match, the slave sends an acknowledge signal to the master. In simple I^2C bus mode of the M32C/83,85, these address comparison and acknowledge transmission are performed in software. However,

because the SCL pin must be held low to keep the master waiting during that time, two necessary functions are provided in hardware: SCL Pin Low Output Function and ACK/NACK Transmit Function.

ACK/NACK Transmit Function

The M32C/83,85 can send ACK or NACK by setting it in the 9th bit of the transmit data, as well as by controlling the ACK data bit (ACKD) after setting the ACK data output enable bit (ACKC) = 1. When the M32C/83,85 is operating as a slave, the address sent from the master is compared with the local address and when they match, the slave sends an acknowledge signal to the master. In simple I^2C bus mode of the M32C/83,85, these address comparison and acknowledge transmission ar performed in software. In that case, acknowledge transmission is accomplished by setting ACKC to 1 which enables ACK or NACK to be sent out.

[Related Registers]

UARTi special mode register (i=0-4)

_b7	b6	b5	b4	b3	b2	b1	b0	U0SMR:0367 ₁₆ , U1SMR:02E7 ₁₆ , U2SMR:0337 ₁₆
0	0	0	0	0	•		1	U3SMR:0327 ₁₆ , U4SMR:02F7 ₁₆
							l	[IICM]1:Simple I ² C Bus Mode
								[ABC] Arbitration-lost is updated 0:per bit or 1:per byte

UARTi special mode register 2 (i=0-4)

b7	b6	b5	b4	b3	b2	b1	b0	_	I
0							1		ι

(i=0-4) U0SMR2:0366₁₆,U1SMR2:02E6₁₆,U2SMR2:0336₁₆ U3SMR2:0326₁₆,U4SMR2:02F6₁₆

[IICM2] 1:UARTi transfer/receive interrupt [CSC] 0:Clock synchronous is disabled 1:Clock synchronous is enabled [SWC] 0:SCL wait output is disabled 1:SCL wait output is enabled [ALS] 0:SDA output stop is disabled 1:SDA output stop is enabled [STAC] 0:UARTi initialize is disabled 1:UARTi initialize is enabled [SWC2] 0:UARTi clock 1:SCL output "L" [SDHI] 0:SDA output enable 1:SDA output disable(Hi-Z) In simple I²C bus mode, set this bit to 0.

UARTi special mode register 4 (i=0-4)



[Timing Figure]



SCL Pin Low Output Function

In the I²C bus, the specified slave address is sent in the first byte after detecting a start condition (during 7-bit address mode). The slave requires processing to compare the 7 bits of received data in the first byte sent from the master with its local address, as well as to generate (or not to generate) an acknowledge signal synchronously with the 9th clock pulse. The M32C/83,85 has the SCL Pin Low Output Function to accomplish this processing. This function enables the M32C/83,85 to output a low-level signal from the SCL pin synchronously with the negative transition of the 9th SCL pulse after receiving the first 8 bits of data, thereby forcibly keeping the master waiting. Then, when the M32C/83,85 has finished address comparison processing in software, it can generate (or not generate) an acknowledge signal by using the ACK/NACK Transmit Function (explained earlier in this section). (When using the M32C/83,85 in one-for-one communication, address reception and acknowledge transmission can be accomplished following the method explained in Section 2.1, "Method for Sending and Receiving Byte Data.") This function is enabled to work by setting the wait output bit (SWC) to 1, and is disabled by setting SWC to 0. Also, when the SCL pin is pulled low by this function, it can be returned high by setting SWC to 0. When using this function to perform address comparison processing, be aware that the content of the receive buffer register is read out before the last clock pulse goes high, the received data thus read out has its bit positions changed. (See the transmit interrupt/receive interrupt timing diagrams in Section 1.1.)

[Related Registers]

UARTi special mode register 2 (i=0-4)

b7	b6	b5	b4	b3	b2	b1	b0	U0SMR2:036616,U1SMR2:02E616,U2SMR2:033616
0					1		1	U3SMR2:0326 ₁₆ , U4SMR2:02F6 ₁₆
			•					 [IICM2] 1:UARTi transfer/receive interrupt [CSC] 0:Clock synchronous is disabled 1:Clock synchronous is enabled [SWC] 1:SCL wait output is enabled [ALS] 0:SDA output stop is disabled 1:SDA output stop is enabled [STAC] 0:UARTi initialize is disabled 1:UARTi initialize is enabled [SWC2] 0:UARTi clock 1:SCL output "L" [SDHI] 0:SDA output enable 1:SDA output disable (Hi-Z)
i								In simple I^2C bus mode, set this bit to 0.

[Timing Figure]



Example of Local Address Judgment

The slave address is specified in one of two formats available: 7-bit address and 10-bit address.

The following explains how the received slave address is determined and responded to by using the 7-bit address format as an example. The same applies to the 10-bit address format.

In the example below, note that a first byte receive interrupt is generated after receiving a start bit.

Note also that SWC is assumed to have been set to 1 (SCL Pin Low Output Function enabled) before receiving the first byte, and that only part of the interrupt handling routine is shown.

[Flow chart]

* Settings in the main routine (Example)

·SWC = 1 (SCL Pin Low Output Function is enabled)

·IICM2 = 1 (Interrupt source of interrupt number 18, 20, 34, 36 or 38 is used as the receive interrupt,

which is generated on the positive transition of the last clock pulse)

 \cdot S2RIC = 7 (Receive interrupt is enabled)

·I flag = 1 (Interrupts enabled)



2.5 Arbitrating Contention for Communication

When using the I^2C bus in a multi-master environment, it is possible that two or more masters generate a start condition attempting to start data transmission at the same time (giving rise to the need to arbitrate contention). In the I^2C bus system, contention for communication between multiple masters is resolved by arbitration. Simple I^2C bus mode of the M32C/83,85 provides two necessary functions in hardware to recover communication in case of arbitration-lost. These functions are called the "Arbitration-lost Detection Function" and the "SDA Output Disable Function in Case of Arbitration-lost." In addition to recovery from arbitration-lost, simple I^2C bus mode has the "SCL Synchronizing Function" as a means of arbitrating contention for communication.

Arbitration-lost Detection Function (i = 0-4)

Simple I²C bus mode of the M32C/83,85 has an arbitration-lost detection flag [ABT]. This flag is assigned to the UARTi Receive Buffer Register bit 3. If unmatching of the internal data level and the SDA level is detected on the positive transition of SCL, the arbitration-lost detection flag [ABT] is set to 1. The arbitration-lost detection flag control bit [ABC] may be used to choose whether the arbitration-lost detection flag is to be updated every bit (= 0) or updated every byte (= 1). The ABC bit must be fixed to 0 when both I²C mode select bit (IICM) and I²C mode select bit 2 (IICM2) = 1. The SDA output is high and SDA input is low at the time an acknowledge signal is received, causing the arbitration-lost detection flag to be set. Therefore, the arbitration-lost detection flag must be cleared to 0 before transmission can start.

[Related Registers]



SDA Output Disable Function in Case of Arbitration-lost

If the master detects occurrence of an arbitration-lost condition, it must turn the SDA output off at that point in time. Simple I²C bus mode of the M32C/83,85 allows to select the function to automatically turn the SDA output off in hardware when an arbitration-lost condition occurs. This function is enabled by setting the SDA output stop bit [ALS] to 1, and is disabled by setting it to 0. If the SDA output is turned off by this function, it can be turned back on again by clearing the SDA output stop bit [ALS] or the arbitration-lost detection flag [ABT]. Note that while this function is enabled, an arbitration-lost condition is assumed to have occurred when receiving an acknowledge signal and the SDA output is turned off. Therefore, clear the arbitration-lost detection flag [ABT] to 0 before sending the next byte data. Also make sure the arbitration-lost detection flag control bit [ABC] is fixed to 0.

[Related Registers]

UA	٩RT	⊺isp	eci	ial r	noc	de r	egi	ster 2 (i=0-4)
b7	b6	b5	b4	b3	b2	b1	b0	U0SMR2:0366 ₁₆ ,U1SMR2:02E6 ₁₆ ,U2SMR2:0336 ₁₆
0				1				U3SMR2:0326 ₁₆ , U4SMR2:02F6 ₁₆
								 [IICM2] (For details, see Table 1, "Functions during Simple I²C Bus Mode (IICM = 1)," for UARTi Special Mode Register 2 in Section 1.4, "Register Settings during Simple I²C Bus Mode.") [CSC] 0:Clock synchronous is disabled 1:Clock synchronous is enabled [SWC] 0:SCL wait output is disabled 1:SCL wait output is enabled [ALS] 1:SDA output stop is enabled [STAC] 0:UARTi initialize is disabled 1:UARTi initialize is enabled [SWC2] 0:UARTi clock 1:SCL output "L" [SDHI] 0:SDA output enable 1:SDA output disable(Hi-Z) In simple I²C bus mode, set this bit to 0.

[Timing Figure]



SCL Synchronizing Function

If the M32C/83,85 is connected to a device whose processing speed is slow, a situation may occur that some other device pulls the SCL line low to forcibly keep the clock sent from the master waiting. Simple I^2C bus mode of the M32C/83,85 has the function called the "SCL Synchronizing Function" which automatically places the M32C/83,85 into a wait state when its SCL line is pulled low by other devices, and when the SCL line is returned high, places it out of the wait state. This function is enabled to work by setting the clock synchronization bit [CSC] to 1, and is disabled by setting it to 0.

This function can only be used when using the M32C/83,85 as the master (internal clock mode).

[Related Registers]

UARTi special mode register 2 (i=0-4)

b7	b6	b5	b4	b3	b2	b1	bC)	U0SMR2:0366 ₁₆ ,U1SMR2:02E6 ₁₆ ,U2SMR2:0336 ₁₆
0						1			U3SMR2:0326 ₁₆ , U4SMR2:02F6 ₁₆
								_	 [IICM2] (For details, see Table 1, "Functions during Simple I²C Bus Mode (IICM = 1)," for UARTi Special Mode Register 2 in Section 1.4, "Register Settings during Simple I²C Bus Mode.") [CSC] 1: Clock synchronous is enabled [SWC] 0: SCL wait output is disabled 1: SCL wait output is enabled [ALS] 0: SDA output stop is disabled 1: UARTi initialize is enabled [SWC2] 0: UARTi initialize is disabled 1: UARTi initialize is enabled [SWC2] 0: UARTi clock 1: SCL output "L" [SDHI] 0: SDA output enable 1: SDA output disable (Hi-Z)
									In simple I ² C bus mode, set this bit to 0.

[Timing Figure]



2.6 Other Functions

In addition to the functions described in Sections 2.1 to 2.5, the simple I^2C bus mode of the M32C/83,85 has the following function in hardware that facilitates I^2C bus control.

SDA Output Disable Function

When the M32C/83,85 is operating as a slave, if the address specified by the master and the local address are found not matching by address determination in the first byte after receiving a start condition, the M32C/83,85 must turn the SDA output off(placed in the high-impedance state). To turn the SDA output off in such a case, set data '1FFh' in the M32C/83,85's transmit buffer register every 9th SCL pulse (every time a receive interrupt request is generated). Or the M32C/83,85's SDA Output Disable Function may be used to turn the SDA output off. This function is enabled by setting the SDA output disable bit [SDHI] to 1, in which case the M32C/83,85's SDA output can be placed in the high-impedance state without having to set data '1FFh' in the transmit buffer register. This function is disabled by setting the SDA output disable bit [SDHI] to 0, in which case the value set in the transmit buffer is output synchronously with the next SCL input.

[Related Registers]

UA	RT	i sp	eci	alı	mod	de r	regi	ster 2	? (i=0-4)
b7	b6	b5	b4	b3	b2	b1	b0		U0SMR2:0366 ₁₆ ,U1SMR2:02E6 ₁₆ ,U2SMR2:0336 ₁₆
0	1								U3SMR2:0326 ₁₆ , U4SMR2:02F6 ₁₆
									 [IICM2] (For details, see Table 1, "Functions during Simple I²C Bus Mode (IICM = 1)," for UARTi Special Mode Register 2 in Section 1.4, "Register Settings during Simple I²C Bus Mode.") [CSC] 0: Clock synchronous is dsiabled 1: Clock synchronous is enabled [SWC] 0: SCL wait output is disabled 1: SCL wait output is enabled [ALS] 0: SDA output stop is disabled 1: UARTi initialize is enabled [STAC] 0: UARTi initialize is disabled 1: UARTi initialize is enabled [SWC2] 0: UARTi clock 1: SCL output "L" [SDHI] 1: SDA output disable (Hi-Z) " In simple I²C bus mode, set this bit to 0.

UARTi Initialization Function (i = 0-4)

Simple I^2C bus mode of the M32C/83,85 has the function to automatically initialize UARTi synchronously with the timing at which a start condition is detected. This function is used when the M32C/83,85 is operating as a slave. This function is enabled by setting the UARTi initialization bit [STAC] to 1, and is disabled by setting it to 0. When a start bit is detected, UARTi is initialized in the manner described below.

(1) The transmit register is initialized, and the content of the transmit buffer register is transferred to the transmit register. This eliminates the need to set data in the transmit buffer register newly again when receiving data, and UARTi starts sending data synchronously with the next clock pulse supplied. However, because the transmit data here is the same data that was being transmitted last, the SDA output disable bit [SDHI] must be set to 1 in order to disable the transmit data from being output.

(2) The receive register is initialized, and UARTi starts receiving data synchronously with the next clock pulse supplied. No overrun error occurs at this time, because the receive register is initialized before reading data out of the receive buffer register.

(3) The wait output bit [SWC] is set to 1. The SLC pin low output function is thereby enabled, and a low-level signal is output from the SCL pin on the negative transition of the 9th transfer clock pulse.

This function can only be used when an external clock is selected. Note also that if this function is enabled when UARTi starts sending or receiving, the transmit buffer empty flag does not change state.

[Related Registers]

UARTi special mode register 2 (i=0-4)

b	7 b6	6 b5	b4	b3	b2	b1	b0	U0SMR2:0366 ₁₆ ,U1SMR2:02E6 ₁₆ ,U2SMR2:0336 ₁₆
()		1					U3SMR2:0326 ₁₆ , U4SMR2:02F6 ₁₆
								 [IICM2] (For details, see Table 1, "Functions during Simple I²C Bus Mode (IICM = 1)," for UARTi Special Mode Register 2 in Section 1.4, "Register Settings during Simple I²C Bus Mode.") [CSC] 0: Clock synchronous is disabled 1: Clock synchronous is enabled [SWC] 0: SCL wait output is disabled 1: SCL wait output is enabled [ALS] 0: SDA output stop is disabled 1: UARTi initialize is enabled [SWC2] 0: UARTi initialize is disabled 1: UARTi initialize is enabled [SWC2] 0: UARTi clock 1: SCL output "L" [SDHI] 0: SDA output enable 1: SDA output disable (Hi-Z)
:		•••••						In simple I^2C bus mode, set this bit to 0.

SCL Output Stop Function

When using the I²C bus in a multi-master environment, it is possible that while the M32C/83,85 is operating as the master sending or receiving data, other masters will generate a stop condition. In such a case, the M32C/83,85 must release SCL and SDA to terminate communication. The SDA Output Disable Function in Case of Arbitration-lost (see Section 2.5, "Arbitrating Contention for Communication") may be used to release SDA. The SCL Output Stop Function described here may be used to release SCL. This function is enabled by setting SCLHI to 1.

[Related Registers]



[Timing Figure]



Transmit interrupt request is generated when IICM2 = 1

SCL Pin Low Output Function 2

When performing slave transmission in the I²C bus, the master generates (or not generate) an acknowledge signal synchronously with the 9th clock pulse. At this time, the slave checks for acknowledge and if an acknowledge signal is detected, continues to send (by setting the next transmit data). If an acknowledge signal is not detected, the slave terminates transmission. As a function to perform this processing, the M32C/83,85 has SCL Pin Low Output Function 2. This function enables the M32C/83,85 to output a low-level signal from the SCL pin synchronously with the negative transition of the 9th SCL pulse after receiving the first 9 bits of data (ACK/NACK), thereby forcibly keeping the master waiting. Then, when the M32C/83,85 has finished acknowledge determination processing in software, it can continue to send or terminate transmission as necessary.

This function is enabled to work by setting the wait output bit 2 [SWC9] to 1, and is disabled by setting it to 0. If the SCL pin is pulled low (= 0) by this function, it can be returned high by setting SWC9 to 0.

[Related Registers]



Rev.1.00 2003.08.22 Page 48 of 83 RENESAS

Clock Delay Function

When using the M32C/83,85 in the I^2C bus, UARTi (i = 0-4) may be used by making most of a clock delay function. This function makes it possible to output a clock waveform in which SCL is low at the beginning and again low at end, with the result that start and stop conditions are connected smoothly. Furthermore, because a write to the UiRB register occurs on the negative transition of the 8th SCL pulse and the positive transition of the 9th SCL pulse, it is made possible to receive the ACK/NACK bit. What's more, if IICM2 = 1, a transmit interrupt can be generated after receiving the ACK/NACK bit. This function is enabled by setting IICM to 1 and then CKPH to 1.

[Related Registers]

	=0-4) U0SMR:0367 ₁₆ , U1SMR:02E7 ₁₆ , U2SMR:0337 ₁₆ U3SMR:0327 ₁₆ , U4SMR:02F7 ₁₆ • [IICM]1: Simple I ² C Bus Mode • [ABC] Arbitration-lost is updated 0:per bit or 1:per byte • [BBS] 0: Bus is released; 1: Bus is being used. (Only writing 0 is accepted)
UARTi special mode register 3 b7 b6 b5 b4 b3 b2 b1 b0 0 0 0 1 0 0 0 0 1	(i=0-4) U0SMR3:0365 ₁₆ , U1SMR3:02E5 ₁₆ , U2SMR3:0335 ₁₆ U3SMR3:0325 ₁₆ , U4SMR3:02F5 ₁₆ [CKPH] 1:With clock delay [DL2][DL1][DL0] This bit set digital delay time 000:Without delay 001:2-cycle of BRG count source 010:3-cycle of BRG count source 011:4-cycle of BRG count source 100:5-cycle of BRG count source 101:6-cycle of BRG count source 110:7-cycle of BRG count source 111:8-cycle of BRG count source
[Timing Figure] ·CKPH = 0 (no clock delay) IICM = 1 (I2C mode) IICM2 = 1 (UART transmit/rece SCL SDA D7 D6 D5 ·CKPH = 1 (clock delay inserted IICM = 1 (I2C mode) IICM2 = 1 (UART transmit/rece	D4 D3 D2 D1 D0 D8 receive interrupt transmit interrupt) Transfer to the UiRB register
SCL SDA	D4 D3 D2 D1 D0 D8 receive interrupt transmit interrupt Transfer to the UiRB register (twice)

Rev.1.00 2003.08.22 Page 49 of 83 **RENESAS**

UART Output Digital Delay Function

When performing transmission in the I^2C bus, the SDA output data must be changed over while SCL remains low. If SDA changes state while SCL is high, a start or stop condition may be detected erratically.

The M32C/83,85 uses the UART Output Digital Delay Function to ensure that the SDA output data will be changed while SCL is low.

This function is enabled by setting IICM to 1 and then DL0-2 to any value between '1' to '7.'

[Related Registers]

UARTi special mode register (i=0-4)



UARTi special mode register 3 (i=0-4)



U0SMR3 : 0365₁₆ , U1SMR3 : 02E5₁₆ , U2SMR3 : 0335₁₆ U3SMR3 : 0325₁₆ , U4SMR3 : 02F5₁₆ [CKPH] 1:With clock delay

[DL2][DL1][DL0] This bit set digital delay time 000:Without delay 001:2-cycle of BRG count source 010:3-cycle of BRG count source 011:4-cycle of BRG count source 100:5-cycle of BRG count source 101:6-cycle of BRG count source 110:7-cycle of BRG count source 111:8-cycle of BRG count source

UARTi transmit/receive control register 0 (i=0-4)



Note 1: The UART2 SDA and SCL pins are N-channel open-drain pins.

CMOS output cannot be selected for these pins. When write , To write to bit 5, write 0.

[Timing Figure]



SDA output changeover timing when DL2-0 are set to any value between "0" to "7"

Chapter 3

Precautions on Simple I²C Bus Mode

3.1 Electrical Characteristics

This chapter describes the precautions and limitations to be observed when using simple I^2C bus mode of the M32C/83,85 to control the I^2C bus protocol.

3.1 Electrical Characteristics

The electrical characteristics of the M32C/83,85 do not all conform to and partly differ from I^2C bus standards. The I^2C bus standards are listed in the table below.

Parameter	Symbol	Standard	l mode	High-spe	ed mode	Unit
		Min.	Max.	Min.	Max.	
Low Level Input Voltage:	VIL					V
When the input level is constant		-0.5	1.5	-0.5	1.5	
When the input level changes with VDD		-0.5	0.3VDD	-0.5	0.3VDD	
High Level Input Voltage:	VIH					V
When the input level is constant		3.0	*1)	3.0	*1)	
When the input level changes with VDD		0.7VDD	*1)	0.7VDD	*1)	
Schmitt Trigger Input Hysteresis:	Vhys					V
When the input level is constant		n∕a	n∕a	0.2	—	
When the input level changes with VDD		n∕a	n∕a	0.05VDD	—	
Pulse width of spikes suppressed by an input	tsp	n∕a	n∕a	0	50	ns
filter						
Low Level Output Voltage (Open-drain						V
or open-collector):						
When sink current = 3 mA	VOL1	0	0.4	0	0.4	
When sink current = 6 mA	VOL2	n∕a	n∕a	0	0.6	
Output fall time from VIH min. to VIL max. when	tof					ns
buscapacitance = 10 pF to 400 pF (up to 6 mA						
through VOL2parallel resistance):						
When maximum sink current at VOL1 = 3 mA		-	250 ²⁾	20+0.1Cb 2		
When maximum sink current at VOL2 = 6 mA		n∕a	n∕a		250 ³⁾	
Input current at each I/O pin when input voltage	Ii					μa
= 0.4 V to 0.9 VDD max.		-10	10	-10 ³⁾	10 ³⁾	
Capacitance of each I/O pin	Ci	—	10	—	10	рF

n/a = Not available

1) Maximum VIH = VDD max. + 0.5 V

2) Cb = capacitance (in pF) on one bus line. The maximum tF (300 ns) of the SDA and SCL bus lines are

greater than the maximum tOF (250 ns) at the output stage.

Consequently, series protective resistors (Rs) can be connected between the SDA/SCL pins and the

SDA/SCL bus lines without causing the fall time to exceed the maximum rated tF.

3) It is necessary that when VDD supply is cut off, $\ensuremath{\mathrm{I/O}}$ pins will not disturb the SDA and SCL lines.

Start/Stop Condition Setup and Hold Times

The M32C/83,85's start/stop condition detection setup and hold times do not always conform to I^2C bus standards.(During high-speed mode)

The M32C/83,85's start/stop condition detection setup and hold times during this mode are given below.



Note 1: The duration of time here is indicated by the number of main clock input f(Xin) cycles. In high-speed mode I^2C bus standards, both the start condition and stop condition setup and hold times are stipulated to be 600 ns at minimum. On the other hand, the M32C/83,85's setup and hold times are equal to 6 f(Xin) cycles at minimum. Consequently, if the main clock f(Xin) of 10 MHz is used, the setup and hold times of the M32C/83,85's simple I^2C bus is 600 ns at minimum, compliant with the high-speed mode I^2C bus standards. However, if the main clock of less than 10 MHz is used, the M32C/83,85's setup and hold times do not satisfy the high-speed mode I^2C bus standards. High and Low Level Input Voltages

The electrical characteristics of the M32C/83,85 are such that when operating with 2.7 V to 5.5 V, the high and low level input voltages respectively are guaranteed to be

High level input voltage (VIH) = 0.8 Vcc min.

Low level input voltage (VIL) = 0.2 Vcc max.

These values differ from I^2C bus standards, in which VIH and VIL respectively are stipulated to be 3 V and 1.5 V when operating with 5 V, or 0.7 V and 0.3 V when operating with a supply voltage other than that.

Also, the M32C/83,85's output low voltage (VOL) is guaranteed to be 2.0 V max.when Vcc = 5 V and IOL = 5 mA. This also differ from I^2C bus standards, in which VOL is stipulated to be 0.6 V max. (at IOL = 6 mA).

In the standard characteristics of the M32C/83,85, however, the output low voltage (VOL) is approx. 0.6 V when Vcc = 5 V and IOL = 5 mA.

3.2 Limitations on Maximum Transfer Rate by BRG Count Source

The time that the M32C/83,85 requires before it can recognize the SCL level depends on the sampling period. At maximum, this is equivalent to three BRG count source clock cycles. Therefore, the maximum transfer rate of the I^2C bus that can be connected to the simple I^2C bus of the M32C/83,85 is limited by the operating clock frequency of the M32C/83,85 and the clock period of the BRG count source selected by the BRG count source setting bit. Unless the I^2C bus is used at the transfer rate that satisfies the condition given below, a bit displacement may occur.

Maximum transfer rate of I^2C bus (Hz) < BRG count source (Hz) / 3

Example: When the original oscillator frequency is 10 MHz and the selected BRG count source is fc32, Maximum transfer rate of I^2C bus (Hz) < 10 MHz / 32 / 3 = 104 Kbps The maximum transfer rate of the I^2C bus in this case is 104 Kbps.

- 3.3 Limitations on Maximum oscillation frequency for Simple I²C Bus mode
- The maximum oscillation frequency is depend on M32C/83,85 chip's Maximum oscillation frequency. Therefore,The maximum oscillation frequency is 30MHz.

4.0 Reference

Renesas Technology Corporation Semiconductor Home Page http://www.renesas.com

E-mail Support E-mail: support_apl@renesas.com

Data Sheet M32C/83 group REV.1.02 (Use the latest version on the home page: http://www.renesas.com) Appendix

I²C Bus Controller Software Specifications

•This program is provided for only reference purposes, and does not guarantee the communication operation of the I^2C bus in user applications. Furthermore, because the communication operation in a system cannot be evaluated with this software alone,

it is recommended that the communication operation be evaluated in the user's final system.

Table of Contents

- 1. Overview
- 2. Functional Description
 - 2.1 Addresses
 - 2.2 Transfer Rate
 - 2.3 Transfer Data Length
 - 2.4 Multi-Masters
- 3. Hardware Description
- 4. How to Use
 - 4.1 How to Incorporate
 - 4.2 Memory Used
 - 4.3 Functions
- 5. Program List

1. Overview

This software is designed to implement the I^2C bus communication protocol by controlling the simple I^2C bus hardware built into the M32C/83 group of microcomputers.

The I²C bus communication protocol can be complied with when used under the conditions given below. $\langle Operating \ condition \rangle$

Oscillator frequency: 20 MHz (zero wait, not divided)

 $\label{eq:loss_loss} \end{tabular} \end{ta$

For reference about it,see Method for Sending and Receiving Byte Data in Section 2.1, the clock delay function in Section 2.6, Chapter 3 Precautions on Simple I2C Bus Mode

<Specificational limitations>

·Communication between only 7-bit address devices is supported.

•No special addresses (e.g., general call address) can be used.

• Coexistence with other I²C bus compatible protocols such as C-BUS and M3L-BUS is not supported.

• No communication formats in which slaves are switched over by using a restart condition cannot be put onto the bus. (Communication may be adversely affected.)

Because the bus collision interrupt vector is shared, UART0 and UART3 cannot be used in

 I^2C bus mode at the same time. Nor can UART1 and UART4 be used at the same time.

2. Functional Description

2.1 Addresses

<Master device>

Send and receive data to and from slave devices with 7-bit addresses.

<Slave devices>

Have a 7-bit address.

Note: Transmission/reception to and from special addresses (e.g., general call address) is not supported.

2.2 Transfer Rate

The useful transfer rate is 0 to 100 Kbps. Therefore, communication with high-speed mode masters cannot be performed.

2.3 Transfer Data Length

<Master device>

Can send and receive 1 to 256 bytes of data.

<Slave devices>

The data length is passed to iic_index which is the argument to the iic0_slave_end() function. Its range is 1 to 256.

2.4 Multi-Masters

Multiple devices connected to the I^2C bus can send data to other devices.

3. Hardware Description

The M32C/83's UARTi (i = 0-4) and its internal simple I^2C bus hardware only are used to implement the I^2C bus communication protocol. The appropriate pullup resistors that suit the user system need to be selected.



4. How to Use

4.1 How to Incorporate

[ncrt.a30]

(1) Add the line shown below as the last section entry in the near area.

It determines a location in which the 10 bytes of RAM used by the I²C bus software is reserved.

.section iicbus, data, align (2) Add the interrupt vectors shown below. (i= 0-4) Software interrupt numbers 39, 40 and 41 (bus collision detection interrupt) .glb s?s_int .lword s?s_int (? = 0-4) Software interrupt numbers 18, 20, 34, 36 and 38 (UARTi receive interrupt) .glb s?r_int .lword s?r_int (? = 0-4) Software interrupt numbers 19, 33, 35 and 37 (UARTi transmit interrupt) .glb s?t_int .lword s?t_int (? = 0-4)

[Access-inhibited registers]

Do not modify the registers listed below.

(i = 0-4. However, this is limited to the UART that is using the I^2C bus.)

Deviatory across				b	it			
Register name	7	6	5	4	3	2	1	0
UARTi Bus collision detection interrupt control register	×	×	×	×	×	×	×	×
UARTi Transmit control register	×	×	×	×	×	×	×	×
UARTi Receive control register	×	×	×	×	×	×	×	×
UARTi Special mode register	×	×	×	×	×	×	×	×
UARTi Special mode register 2	×	×	×	×	×	×	×	×
UARTi Special mode register 3	×	×	×	×	×	×	×	×
UARTi Special mode register 4	×	×	×	×	×	×	×	×
UARTi Transmit/receive mode register	×	×	×	×	×	×	×	×
UARTi Bit rate generator	×	×	×	×	×	×	×	×
UARTi Transfer buffer register	×	×	×	×	×	×	×	×
UARTi Transmit/receive control register 0	×	×	×	×	×	×	×	×
UARTi Transmit/receive control register 1	×	×	×	×	×	×	×	×
UARTi Receive buffer register	×	×	×	×	×	×	×	×
Port P6 register	× 1	×1	Ο	Ο	×0	×0	Ο	0
Port P6 direction register	× 1	×1	Ο	Ο	×0	×0	Ο	0
Port P7 register	Ο	Ο	Ο	Ο	Ο	Ο	× 2	× 2
Port P7 direction register	0	Ο	Ο	Ο	Ο	Ο	× 2	× 2
Port P9 register	× 4	×4	Ο	Ο	Ο	× 3	× 3	0
Port P9 direction register	×4	×4	Ο	Ο	Ο	× 3	× 3	0
Function select register A0	× 1	× 1	Ο	Ο	×0	×0	Ο	0
Function select register A1	Ο	Ο	Ο	Ο	Ο	Ο	× 2	× 2
Function select register A3	×4	×4	Ο	Ο	Ο	× 3	× 3	0
Function select register B0	× 1	×1	Ο	Ο	×0	×0	Ο	0
Function select register B1	0	O	0	0	0	0	× 2	× 2
Function select register B3	×4	×4	0	0	Ο	× 3	× 3	0
Function select register C	0	O	0	0	0	0	× 2	× 2
External interrupt request cause select register	×B	×A	0	0	Ο	0	0	0

xi: Access is inhibited when using UARTi as the simple I^2C bus. (i = 0-4) xA: Access is inhibited when using UARTj as the simple I^2C bus. (j = 0 or 3) xB: Access is inhibited when using UARTk as the simple I^2C bus. (k = 1 or 4)

4.2 Memory Used RAM size: 10 bytes ROM size: 1,430 bytes

4.3 Functions

Initialization function:

char iic_ini (char SWITCH);

Description: This function initializes the I^2C bus to allow for transmission/reception to be performed on it. When this processing is completed and interrupts are enabled, UARTi starts operating as a slave device. Furthermore, by calling the functions to start master transmission/reception described below, UARTi can operate as a master device.

Arguments	SWITCH	0: I ² C facility disabled
		1: I ² C facility enabled
Returns		0: Failed
		1: Succeeded

Other:

If the I²C facility is disabled, the next functions indicated cannot be used.

Master start function

char iic_master_start (char SLAVE, char RW, char * BUF, char LEN); Description: This function starts master control. Before this function can be used, the I²C bus must be readied for use by iic_ini.

Arguments	SLAVE	0x00-0x7f: Slave device address to be specified
	RW	0: Master transmit operation
		1: Master receive operation
	*BUF	: Pointer to the transmit or receive buffer
	LEN	0x00-0xff: Communication data length
Returns		0: Failed to start master control
		1: Succeeded to start master control

·Master EEPROM random read start function

char iic_master_randomread (char SLAVE, char ROM_ADR, char * BUF, char LEN); Description: This function starts random read on EEPROM. Before this function can be used, the I²C bus must be readied for use by iic_ini.

Arguments		0x00-0x7f: EEPROM address to be specified : Address in EEPROM from which to read
	*BUF	: Pointer to the receive buffer
	LEN	0x00–0xff: Number of received data
Returns		0: Failed to start master control
		1: Succeeded to start master control

 $[I^2C$ Bus Software Functions Created by the User] In the I^2C bus software, the following functions are called that have as arguments the transmit/receive status and the data count thereof. These functions must be supplied to the I^2C bus software by the user.

•Master control-finished function

void iic_master_end (char STATUS);

Description: This function is called by the firmware after master control is completed. The status in which master communication has terminated is notified to the user by the arguments below.

STATUS	High-order 4 bits	0: Master transmission
		1: Master reception
		2: EEPROM random read
	Low-order 4 bits	0: Terminated normally
		1: Lost in first byte bus contention
		2: Lost in bus contention
		3: Terminated in NACK
		4: Start condition error
		5: Stop condition error
		6: Unknown error
	STATUS	-

Returns None

Other: Called from within the interrupt handling of the I²C bus software.

· Slave check function

*char iic_id_chk (char ID, char RW);

Description: This function is called by the firmware after receiving the first byte.

The contents of requests from the master to slaves are notified to the user by the arguments shown below. If a null pointer is returned, slave specification is denied; if a pointer to the communication buffer is returned, slave operation is initiated.

Arguments	ID	0x00-0x7f: Slave device address specified by the master
	RW	0: Reception requested by the master (Slave performs reception)
		1: Transmission requested by the master (Slave performs transmission)
Returns	NULL pointer	: Slave specification denied
	pointer	: Pointer to the transmit or receive buffer

·Slave control-finished function

void iic_slave_end (char STATUS, char IIC_INDEX);

Description: This function is called by the firmware after slave control is completed. The status in which slave communication has terminated is notified to the user by the arguments below.

Arguments	STATUS	High-order 4 bits	0: Slave reception
			1: Slave transmission
		Low-order 4 bits	0: Terminated normally
			1: Lost in bus contention
			2: Terminated in NACK
			3: Start condition error
			4: Stop condition error
			5: Unknown error
	IIC_INDEX	0x00–0xff: Nun	nber of received data
Returns	None		

4.4 Communication Method

4.4.1 Preparation

For I^2C bus communication to be performed, iic_ini must be called at the initial stage of program operation (such as the initial routine) as shown by an example below. When calling iic_ini, pass one argument to it.

The first argument indicates whether the I^2C bus facility is enabled or not.

(System initialize function) char iic_ini(1); //IIC-Bus Initialize asm("fset I"); //Flag I set

4.4.2 Master Communication

To start master communication, call iic_master_start. When calling iic_master_start, pass four arguments to it.

The first argument specifies the address of the other device to which to send. Do not use any functional address to specify this address.

The second argument specifies the type of master communication to be performed, transmission or reception. If the value is 0, transmission is performed; if 1, reception is performed.

The third argument specifies the start address of a location in which data is to be stored. If this location is not freed until after master communication terminates, this location can be anywhere in the RAM area with the near attribute.

The fourth argument specifies the transmit data length. If the value 0 is specified, 256 bytes are transmitted which is the maximum transmit data length available.

Note that iic_master_start has a return value. It returns the value 0 when master communication is started, or the value 1 when master communication is not started.

In the example below, 5 bytes of data is transmitted from iic_ram to the slave device whose address is 55_{16} .

Example:

if (iic_master_start (0x55, 0, char *iic_ram, 5)!=0){

// Processing to check whether master communication has failed
}else{

// Processing to check whether master communication has started $\}$

When master communication has finished, the I^2C bus software calls iic_master_end. This function needs to be created by the user. When the I^2C bus software calls iic_master_end, it passes one argument to the called function. This argument indicates the status in which master communication has terminated. The content of the status is shown in Section 4.3. Next, an example of iic_master_end is shown below.

```
//Prototype
void iic_master_end(char);
//Master control finished function
void iic_master_end(char status){
   if((status&0xf0)==0x10){
                               //Transmit mode
      switch (status&0x0f){
                               //Transmit status processing
         case 0:
            //Terminated normally
            break;
         case 1:
            //Detected NACK signal when transmitted the first byte
            break;
         case 2:
            //Detected NACK signal when transmitted on end after second byte
            break;
         case 3:
            //Lost in bus contention
            break:
         case 4:
            //Start condition error
            break;
         case 5:
            //Stop condition error
            default:break;
      }
   }else if((status&0xf0)==0x20){
                                 //Receive mode
                                  //Receive status processing. Perform this processing
                                  //in the same way as for transmit status processing.
   ł
   }else if((status&0xf0)==0x30){
                                  //EEPROM mode
                                  //EEPROM mode status processing. Perform this processing
  }
                                  //in the same way as for transmit status processing.
}
```

4.4.3 Slave Communication

When receiving one byte of data from the master, the I^2C bus software calls the iic_id_chk function. This function needs to be created by the user.

The I^2C bus software passes the contents of requests made to slaves by the master to the called function by using the arguments shown below.

The first argument indicates the address of the slave device specified by the master. The second argument indicates the content of communication requested by the master. If the function returns a null pointer, it means that slave specification is defined; if a pointer to the communication buffer is returned, it means that slave operation is started.

//Prototupe

```
* char iic_id_chk(char, char);
```

```
//Slave check function
                                         //Transmit buffer
unsigned char sw_buf[256]
                                         //Receive buffer
unsigned char sr_buf[256]
* char iic id chk(char ID, char RW){
   if(ID==0x55){
                                         //when local-unit's address is 0x55
      if(R/W==1){
         return(&sw_buf[0]);
                                         //Slave transmission
      else
         return(&sr_buf[0]);
                                         //Slave reception
      }
   }else{
      return(0)
                                         //Nothing slave control
   }
}
```

When slave communication has finished, the I^2C bus software calls iic_slave_end. This function need to be created by the user. When the I^2C bus software calls iic_slave_end, it passes two arguments to the called function.

The first argument indicates the status of slave communication.

The second argument indicates the number of data received by the slave.

The contents of the status are shown in Section 4.3.

Next, an example of iic_slave_end is shown below.

```
//Prototupe
void iic_slave_end(char,char);
//Slave check function
void iic_slave_end(char status,char iic_index){
   if((status&0xf0)==0x10){
                               //Transmit mode
      switch (status&0x0f){
                               //Transmit status processing
         case 0:
            //Terminated normally
            break;
         case 1:
            //Detected NACK signal when transmitted the first byte
            break;
         case 2:
            //Detected NACK signal when transmitted on end after second byte
            break:
         case 3:
            //Lost in bus contention
            break:
         case 4:
            //Start condition error
            break:
         case 5:
            //Stop condition error
            default:break:
      }
   }else{
                               //Receive mode
                               //Receive status processing
      switch (status&0x0f){
         case 0:
            //Terminated normally(Received data that size of iic_index)
            break;
         case 1:
            //Detected NACK signal when transmitted the first byte
            break;
         case 2:
            //Detected NACK signal when transmitted on end after second byte
            break:
         case 3:
            //Lost in bus contention
            break:
         case 4:
            //Start condition error
            break:
         case 5:
            //Stop condition error
            default:break;
   }
}
```

5. Program List

```
;System: IIC-BUS F/W Ver0. 81 (Sample program)
;Outline description: M32C/83(20 MHz, not divided internally)
;Multi-master/slave communication
;Communication rate: 100 Kbps
;Functional addresses and 10-bit addresses inhibited
;Only C language supported for the interface
;C bus, M3Low, etc. cannot be connected
;None of fail-safe features incorporated
;Date:Sep. /5/2002(Thu)
;Object file name:i2cbus.c
; copyright 2003 Renesas Technology Corporation
 ; Prototype definition
#define uarti 0
                 //Used UARTx when #define uarti x (x=0~4)
#if uarti == 0
unsigned char iic0_ini(unsigned char);
unsigned char iicO_master_start(unsigned char,
      unsigned char,
      unsigned char*,
      unsigned char);
unsigned char iicO_master_randomread(unsigned char,
      unsigned char.
      unsigned char*,
      unsigned char);
void iic0_master_end(unsigned char);
unsigned char* iic0_id_check (unsigned char,
      unsigned char);
void iic0_slave_end(unsigned char,
      unsigned char);
void s0s_int(void);
void s0r_int(void);
void s0t_int(void);
#elif uarti == 1
unsigned char iic1_ini(unsigned char);
unsigned char iic1_master_start(unsigned char,
      unsigned char,
      unsigned char*
      unsigned char);
unsigned char iic1_master_randomread(unsigned char,
      unsigned char.
      unsigned char*.
      unsigned char);
void iic1_master_end(unsigned char);
unsigned char* iic1_id_check (unsigned char,
      unsigned char);
void iic1_slave_end(unsigned char,
      unsigned char);
void s1s int(void);
void s1r int(void);
void s1t_int(void);
```

```
#elif uarti == 2
unsigned char iic2_ini(unsigned char);
unsigned char iic2_master_start(unsigned char,
        unsigned char,
        unsigned char*,
        unsigned char);
unsigned char iic2_master_randomread(unsigned char,
        unsigned char.
        unsigned char*,
        unsigned char);
void iic2_master_end(unsigned char);
unsigned char* iic2_id_check (unsigned char,
        unsigned char);
void iic2_slave_end(unsigned char,
        unsigned char);
void s2s_int(void);
void s2r int(void);
void s2t_int(void);
#elif uarti == 3
unsigned char iic3_ini(unsigned char);
unsigned char iic3_master_start(unsigned char,
        unsigned char,
        unsigned char*.
        unsigned char);
unsigned char iic3_master_randomread(unsigned char,
        unsigned char,
        unsigned char*,
        unsigned char);
void iic3_master_end(unsigned char);
unsigned char* iic3 id check (unsigned char,
        unsigned char);
void iic3_slave_end(unsigned char,
        unsigned char);
void s3s_int(void);
void s3r_int(void);
void s3t_int(void);
#elif uarti == 4
unsigned char iic4_ini(unsigned char);
unsigned char iic4_master_start(unsigned char,
        unsigned char,
        unsigned char*,
        unsigned char);
unsigned char iic4_master_randomread(unsigned char,
        unsigned char,
        unsigned char*,
        unsigned char);
void iic4_master_end(unsigned char);
unsigned char* iic4_id_check (unsigned char,
        unsigned char);
void iic4_slave_end(unsigned char,
        unsigned char);
void s4s_int(void);
void s4r_int(void);
void s4t_int(void);
#endif
static void sta_int(void);
static void stp_int(void);
```

-	***************************************	~ ***** ******/
	rti == 0	
	a ADDRESS uismr4 0364H	
	a ADDRESS uismr3 0365H	
	a ADDRESS uismr2 0366H	
	a ADDRESS uismr 0367H a ADDRESS uimr 0368H	
	a ADDRESS utime 0369H	
	a ADDRESS uith 036aH	
	a ADDRESS uico 036cH	
	a ADDRESS uic1 036dH	
	a ADDRESS uirb 036eH	
	a ADDRESS beniic 0071H	
	a ADDRESS sitic 0090H	
#pragma	a ADDRESS siric 0072H	
	a ADDRESS ps0 03b0H	
	a ADDRESS ps10 03b2H	
	a ADDRESS p6 03c0H	
	a ADDRESS pd6 03c2H	
	a ADDRESS ifsr 031fH	
	uarti == 1 ADDRESS viewr4 02o4H	
	a ADDRESS uismr4 02e4H a ADDRESS uismr3 02e5H	
	a ADDRESS uismr2 02e6H	
	a ADDRESS uismr 02e7H	
	a ADDRESS uimr 02e8H	
	a ADDRESS uibrg 02e9H	
	a ADDRESS uitb O2eaH	
	a ADDRESS uicO O2ecH	
#pragma	a ADDRESS uic1 02edH	
	a ADDRESS uirb 02eeH	
	a ADDRESS beniic 0091H	
	a ADDRESS sitic 0092H	
	a ADDRESS siric 0074H	
	a ADDRESS ps0 03b0H	
	a ADDRESS ps10 03b2H	
	a ADDRESS p6 03c0H a ADDRESS pd6 03c2H	
	a ADDRESS july 03211 a ADDRESS ifsr 031fH	
	uarti == 2	
	a ADDRESS uismr4 0334H	
	a ADDRESS uismr3 0335H	
	a ADDRESS uismr2 0336H	
#pragma	a ADDRESS uismr 0337H	
#pragma	a ADDRESS uimr 0338H	
#pragma	a ADDRESS uibrg 0339H	
	a ADDRESS uitb 033aH	
	a ADDRESS uico 033cH	
	a ADDRESS uic1 033dH	
	a ADDRESS uirb 033eH	
	a ADDRESS beniic 008fH	
	a ADDRESS sitic 0089H a ADDRESS siris 006bH	
	a ADDRESS siric 006bH a ADDRESS ps1 03b1H	
	a ADDRESS ps1 03b3H a ADDRESS ps11 03b3H	
	a ADDRESS psc 03afH	
	a ADDRESS p7 03c1H	

#elif uarti == 3 #pragma ADDRESS uismr4 0324H #pragma ADDRESS uismr3 0325H #pragma ADDRESS uismr2 0326H #pragma ADDRESS uismr 0327H #pragma ADDRESS uimr 0328H #pragma ADDRESS uibrg 0329H #pragma ADDRESS uitb 032aH #pragma ADDRESS uic0 032cH #pragma ADDRESS uic1 032dH #pragma ADDRESS uirb 032eH #pragma ADDRESS bcniic 0071H #pragma ADDRESS sitic 008bH #pragma ADDRESS siric 006dH #pragma ADDRESS ps3 03b5H #pragma ADDRESS psl3 03b7H #pragma ADDRESS p9 03c5H #pragma ADDRESS pd9 03c7H #pragma ADDRESS ifsr 031fH #elif uarti == 4 #pragma ADDRESS uismr4 02f4H #pragma ADDRESS uismr3 02f5H #pragma ADDRESS uismr2 02f6H #pragma ADDRESS uismr 02f7H #pragma ADDRESS uimr 02f8H #pragma ADDRESS uibrg 02f9H #pragma ADDRESS uitb 02faH #pragma ADDRESS uic0 02fcH #pragma ADDRESS uic1 02fdH #pragma ADDRESS uirb 02feH #pragma ADDRESS bcniic 0091H #pragma ADDRESS sitic 008dH #pragma ADDRESS siric 006fH #pragma ADDRESS ps3 03b5H #pragma ADDRESS ps|3 03b7H #pragma ADDRESS p9 03c5H #pragma ADDRESS pd9 03c7H #pragma ADDRESS ifsr 031fH #endif #pragma ADDRESS prcr 000aH union{ struct{ char b0:1; char b1:1; char b2:1; char b3:1; char b4:1; char b5:1; char b6:1; char b7:1; }bit; char byte; }bcniic, sitic, siric, prcr, uimr, uibrg, uic0, uic1, uismr, uismr2, uismr3, uismr4, #if uarti == 0 || uarti == 1 ps0, ps10, p6, pd6, ifsr; #elif uarti == 2 ps1, ps11, psc, p7, pd7; #elif uarti == 3 || uarti == 4 ps3, ps13, p9, pd9, ifsr; #endif

union{ struct { char b0:1; char b1:1; char b2:1; char b3:1; char b4:1; char b5:1; char b6:1; char b7:1; char b8:1; char b9:1; char b10:1; char b11:1: char b12:1; char b13:1; char b14:1; char b15:1; }bit; struct { char bytel:8; char byteh:8; }bvte; int word; }uitb.uirb; #define UiSMR4 uismr4.byte #define UiSMR3 uismr3.byte #define UiSMR2 uismr2.bvte #define UiSMR uismr.bvte #define UiMR uimr.byte #define UiBRG uibrg.byte #define UiTB uitb.word #define UiCO uicO.byte #define UiC1 uic1.byte #define UiRB uirb.word #define SiSIC bcniic.byte #define SiTIC sitic.byte #define SiRIC siric.byte #define stareq uismr4.bit.b0 // Start condition generate bit #define rstareq uismr4.bit.b1 // Restart condition generate bit #define stpreq uismr4.bit.b2 // Stop condition generate bit #define stspsel uismr4.bit.b3 // SCL,SDA output select bit #define ackd uismr4.bit.b4 // ACK data bit // ACK data output enable bit #define ackc uismr4.bit.b5 // SCL output stop enable bit #define sclhi uismr4.bit.b6 #define swc9 uismr4.bit.b7 // SCL wait output bit3(final pulse) #define ckdir uimr.bit.b3 // Internal/external clock select bit #define csc uismr2.bit.b1 // Clock synchronous bit // SCL wait output bit(9th pulse)
// SDA output stop bit #define swc uismr2.bit.b2 #define als uismr2.bit.b3 // UARTi initialize bit #define stc uismr2.bit.b4 // Arbitration lost detecting flag #define abl uirb.bit.b11 #define PRCR prcr.byte // #if uarti == 0 #define ps scl ps0.bit.b2 // Function select A reg. scl bit #define psl_scl psl0.bit.b2 // Function select B reg. scl bit #define ps_sda ps0.bit.b3 // Function select A reg. sda bit // SDA port data bit #define p_sda p6.bit.b3 #define p_scl p6.bit.b2 // SCL port data bit #define pd_sda pd6.bit.b3 // SDA port direction bit #define pd_scl pd6.bit.b2 // SCL port direction bit #define IFSR ifsr.byte //

#elif uarti == 1 #define ps scl ps0.bit.b6 // Function select A reg. scl bit #define psl scl psl0.bit.b6 // Function select B reg. scl bit #define ps_sda ps0.bit.b7 // Function select A reg. sda bit // SDA port data bit #define p_sda p6.bit.b7 #define p_scl p6.bit.b6 // SCL port data bit #define pd_sda pd6.bit.b7 // SDA port direction bit #define pd_scl pd6.bit.b6 // SCL port direction bit #define IFSR ifsr.byte 11 #elif uarti == 2 #define ps_scl ps1.bit.b1 // Function select A reg. scl bit #define psl_scl psl1.bit.b1 // Function select B reg. scl bit #define psc_scl psc.bit.b1 // Function select C reg. scl bit #define ps_sda ps1.bit.b0 // Function select A reg. sda bit #define psl sda psl1.bit.b0 // Function select B reg. sda bit // Function select C reg. sda bit #define psc sda psc.bit.b0 #define p sda p7.bit.b0 // SDA port data bit // SCL port data bit #define p_scl p7.bit.b1 #define pd_sda pd7.bit.b0 // SDA port direction bit #define pd_scl pd7.bit.b1 // SCL port direction bit #elif uarti == 3 #define ps_scl ps3.bit.b1 // Function select A reg. scl bit // Function select B reg. scl bit #define psl scl psl3.bit.b1 // Function select A reg. sda bit #define ps_sda ps3.bit.b2 #define psl_sda psl3.bit.b2 // Function select B reg. sda bit #define p_sda p9.bit.b2 // SDA port data bit #define p_scl p9.bit.b1 // SCL port data bit // SDA port direction bit #define pd sda pd9.bit.b2 #define pd scl pd9.bit.b1 // SCL port direction bit #define IFSR ifsr.byte // #elif uarti == 4 #define ps scl ps3.bit.b7 // Function select A reg. scl bit #define psl_scl psl3.bit.b7 // Function select B reg. scl bit #define ps_sda ps3.bit.b6 // Function select A reg. sda bit #define p_sda p9.bit.b6 // SDA port data bit #define p_scl p9.bit.b7 // SCL port data bit #define pd_sda pd9.bit.b6 // SDA port direction bit #define pd_scl pd9.bit.b7 // SCL port direction bit 11 #define IFSR ifsr.byte #endif ; Memories definition typedef union{ struct{ unsigned char b0:1; unsigned char b1:1; unsigned char b2:1; unsigned char b3:1; unsigned char b4:1; unsigned char b5:1; unsigned char b6:1; unsigned char b7:1; }bit: unsigned char all; }byte_dt;
```
typedef union{
struct{
 unsigned char b0:1;
 unsigned char b1:1;
 unsigned char b2:1;
 unsigned char b3:1;
 unsigned char b4:1;
 unsigned char b5:1;
 unsigned char b6:1;
 unsigned char b7:1;
 unsigned char b8:1;
 unsigned char b9:1;
 unsigned char b10:1;
 unsigned char b11:1;
 unsigned char b12:1;
 unsigned char b13:1;
 unsigned char b14:1;
 unsigned char b15:1;
 }bit;
 struct{
 unsigned char byte0:8;
 unsigned char byte1:8;
}byte;
unsigned int all;
}word_dt;
                                   // IICbus mode
static byte_dt iic_md;
#define iic_mode iic_md.all
                                  // 0:wite 1:read
// 0:slave 1:master
// 0:slave 1:master
// 0:receive 1:send
#define f_rw iic_md.bit.b0
#define f_ms iic_md.bit.b4
#define f_ep iic_md.bit.b5
#define f_sr iic_md.bit.b7
                                  // Master 1st byte
static byte_dt iic_sl;
#define iic_slave iic_sl.all
                                   // O:write 1:read
#define iic_rw iic_sl.bit.b0
                                   // Master length
static unsigned char iic_length;
static unsigned char iic_index;
static unsigned char *iic_pointer;
                                  // pointer
static unsigned char iic eeplen;
                                  //
static unsigned char iic_eepadr;
                                   //
IICbus initialize function
#if uarti == 0
unsigned char iic0_ini(unsigned char ini) {
#elif uarti == 1
unsigned char iic1_ini(unsigned char ini) {
#elif uarti == 2
unsigned char iic2_ini(unsigned char ini) {
#elif uarti == 3
unsigned char iic3_ini (unsigned char ini) {
#elif uarti == 4
unsigned char iic4_ini(unsigned char ini) {
#endif
                   // IICbus mode initialize(START)
 if(ini == 1) {
 UiMR = 0x0a;
                   // 9bit SI/0 mode(ext. clock)
                   // 100KBPS
 UiBRG = 100-1;
                   // MSB first, f1, Nch, CTS disable
 UiCO = 0xb0;
 UiSMR = 0x01;
                   // IICbus mode, Arbitration lost flag Update per byte
 UiSMR2 = 0x11;
                   // transfer/receive interrupt, disalbe Clock sync, UART initialize enable
                   // SDA delay = 4-cycle of BRG count source
 UiSMR3 = 0x62;
 UiSMR4 = 0x30;
                   // ACK data output(SDA="H")
 UiC1 = 0x15;
                   // Transfer/Receive enable
```

<pre>#if uarti == 0 ps_scl = 1; ps_sda = 1; psl_scl = 0; uscl = 0;</pre>	// 0:port62
<pre>IFSR = 0x40; #elif uarti == 1 ps_scl = 1; ps_sda = 1; psl_scl = 0; pd_sda = 0;</pre>	// // 0:port66
pd_sc = 0; FSR = 0x80; #elif uarti == 2	<pre>// SCL-port input //</pre>
<pre>ps_scl = 1; ps_sda = 1; psl_scl = 0; psl_sda = 0; psc_scl = 0; psc_sda = 0; pd_sda = 0;</pre>	<pre>// 0:port71 1:ps171 // 0:port70 1:ps170 // 0:psc71 1:STXD2 // 0:psc70 1:TAOout // 0:SCL2 1:OUTC22 // 0:SDA2/TXD2 1:IEout/ISTXD2/OUTC20 // SDA-port input</pre>
pd_scl = 0; #elif uarti == 3 PRCR = 0x04;	// SCL-port input
ps_scl = 1; PRCR = 0x04; ps_sda = 1; psl_scl = 0;	// 0:port91
psl_sda = 0; PRCR = 0x04; pd_sda = 0;	<pre>// 0:SDA3/TXD3 1:IEout/OUTC20 // SDA-port input</pre>
PRCR = 0x04; pd_scl = 0; IFSR &= 0xbf; #elif uarti == 4	// SCL-port input //
PRCR = 0x04; ps_scl = 1; PRCR = 0x04;	// 0:port97
ps_sda = 1; psl_scl = 0; PRCR = 0x04;	// 0:port96
pd_sda = 0; PRCR = 0x04; pd_scl = 0; IFSR &= 0x7f;	<pre>// SDA-port input // SCL-port input //</pre>
<pre>#endif iic_mode = 0x00; iic_index = 0x00; SiSIC = 0x00;</pre>	
SiTIC = 0x00; SiRIC = 0x01; }	// Receive int. enable
else{ SiSIC = 0x00; SiTIC = 0x00; SiRIC = 0x00;	// Invalidate IICbus(Stop sequence)
UiC1 = 0x10; UiSMR2 = 0x01; }	// Transfer/Receive disable // UART initialize disable
return(1); }	

```
; IICbus master mode starts function
#if uarti == 0
unsigned char iicO_master_start(unsigned char slave,
#elif uarti == 1
unsigned char iic1_master_start(unsigned char slave,
#elif uarti == 2
unsigned char iic2_master_start(unsigned char slave,
#elif uarti == 3
unsigned char iic3_master_start(unsigned char slave,
#elif uarti == 4
unsigned char iic4_master_start(unsigned char slave,
#endif
      unsigned char rw.
      unsigned char *buf,
      unsigned char len) {
 if(uismr.bit.b2 == 1) {
 return(0);
}
else{
 asm("pushc FLG");
asm("fclr |");
 UiSMR = 0x01;
                       // All bit clear without bit0
                       // SCL and SDA is output"H"
 UiSMR4 = 0x70;
 UiMR = 0x00;
                       //
                      11
 UiMR = 0x02;
 UiBRG = 100-1;
                      //
                      // Start con. int. enable
 SiSIC = 0x01;
 UiC1 = 0x10;
                      // Transfer/Receive disable
 UiSMR2 = 0x03;
                      // UART init. disable, Clock sync. enable
 UiSMR4 = 0x71;
                      // Start condition generate
 UiSMR4 = 0x09;
                       // STSP output enable
 iic_slave = slave << 1;</pre>
                      ||
                      //
 iic_length = len;
 iic_pointer = buf;
                      //
 if(rw == 0) {
                       11
                      // Master transfer mode
  iic_mode = 0x10;
  iic_rw = 0;
 }
 else{
                      // Master receive mode
  iic_mode = 0x11;
  iic_rw = 1;
 }
 asm("popc FLG");
 return(1);
}
}
; IIC master EEPROM randam-read function
#if uarti == 0
unsigned char iicO_master_randomread(unsigned char slave,
#elif uarti == 1
unsigned char iic1_master_randomread(unsigned char slave,
#elif uarti == 2
unsigned char iic2_master_randomread(unsigned char slave,
#elif uarti == 3
unsigned char iic3_master_randomread(unsigned char slave,
```

```
#elif uarti == 4
unsigned char iic4_master_randomread(unsigned char slave,
#endif
        unsigned char rom_adr,
        unsigned char *buf,
        unsigned char len) {
 if(uismr.bit.b2 == 1) {
 return(0);
}
else{
 UiSMR = 0x01;
                        // All bit clear without bit0
 UiSMR4 = 0x70;
                        // SCL and SDA is output"H"
 UiMR = 0x00;
                        //
 UiMR = 0x02;
                        //
                        //
 UiBRG = 100-1;
                        // Start int. enable
 SiSIC = 0x01;
 UiC1 = 0x10;
                        // Transfer/Receive disable
 UiSMR2 = 0x03;
                        // UART init. disable, Clock sync. enable
 UiSMR4 = 0x71;
                        // Start condition generate
 UiSMR4 = 0x09;
                        // STSPoutput enable
 iic_slave = slave << 1;</pre>
                        ||
 iic length = 1;
                        //
 iic_eeplen = len;
                        //
                        .
||
 iic_eepadr = rom_adr;
 iic_pointer = buf;
                        //
                        // Master transfer mode
 iic_mode = 0x30;
 iic_rw = 0;
 return(1);
}
}
; IIC start/stop condition interrupt function
#if uarti == 0
#pragma INTERRUPT s0s_int
void s0s_int(void) {
#elif uarti == 1
#pragma INTERRUPT s1s_int
void s1s_int(void) {
#elif uarti == 2
#pragma INTERRUPT s2s_int
void s2s_int(void) {
#elif uarti == 3
#pragma INTERRUPT s3s_int
void s3s_int(void) {
#elif uarti == 4
#pragma INTERRUPT s4s_int
void s4s_int(void) {
#endif
if(uismr.bit.b2 == 1) { // Start condition interrupt
 sta_int();
}
else{
                       // Stop condition interrupt
 stp_int();
}
}
```

```
; IIC start condition function
static void sta_int(void) {
word_dt temp;
UiC1 = 0x10;
                         // Transfer/Receive disable
UiC1 = 0x15;
                         // Transfer/Receive enable
UiMR = 0x02;
                         // STSPSEL = 0 (SI/O output sel)
UiSMR4 = 0x00;
temp.byte.byte0 = iic_slave; // Slave address set
temp.byte.byte1 = 0x01; // NACK data set
                         // Start 1st byte transfer
UiTB = temp.all;
                         // Arbitration lost flag clear
UiRB = 0x00;
UiSMR2 = 0x1f;
                         // UART init. enable, Clock sync. enable
SiSIC = 0x01;
                         // Stop int. enable
SiRIC = 0x01;
                         // /Receive int. enable
iic index = 0x00;
                         11
1
; IIC stop condition function
static void stp_int(void) {
PRCR = 0x04;
ps_scl = 0;
PRCR = 0x04;
ps_sda = 0;
UiMR = 0x00;
                             // port set(Purpose:TXFUL, TBFUL flag must be cleared when
slave
                             // receive)
UiMR = 0x0a;
                             // ext. clock sel
UiSMR2 = 0x11;
                             //
                             // ACK data output"H"
UiSMR4 = 0x30;
UiC1 = 0x15;
                             // transfer/receive enable
PRCR = 0x04;
ps_scl = 1;
PRCR = 0x04;
ps_sda = 1;
SiRIC = 0x01;
                             // receive int. enable
                             // transfer int. disable
SiTIC = 0x00;
                             // start/stop int. disable
SiSIC = 0x00;
                             // slave receive
if(f_ms == 0 && f_sr == 0) {
 --iic_index;
#if uarti == 0
 iicO_slave_end(0x00, iic_index); // slave receive complete
#elif uarti == 1
 iic1_slave_end(0x00, iic_index); // slave receive complete
#elif uarti == 2
 iic2_slave_end(0x00, iic_index); // slave receive complete
#elif uarti == 3
 iic3_slave_end(0x00, iic_index); // slave receive complete
#elif uarti == 4
 iic4_slave_end(0x00, iic_index); // slave receive complete
#endif
                             // slave mode
iic mode = 0x00;
iic_index = 0x00;
                             //
}
```

```
; IIC receive (Falling edge of 9th pulse) interrupt function
#if uarti == 0
#pragma INTERRUPT s0r_int
void s0r_int(void) {
#elif uarti == 1
#pragma INTERRUPT s1r_int
void s1r_int(void) {
#elif uarti == 2
#pragma INTERRUPT s2r_int
void s2r_int(void) {
#elif uarti == 3
#pragma INTERRUPT s3r_int
void s3r_int(void) {
#elif uarti == 4
#pragma INTERRUPT s4r int
void s4r_int(void) {
#endif
word_dt temp;
temp.all = UiRB;
                             // Read receive buffer
 if (iic index == 0x00) {
                            // = 0n the 1st time =
 f_sr = f_ms ^ temp. bit. b8;
                            // Saved transfer/receive flags
                             // = When master=
  if(f_ms == 1) {
  if(abl == 1) {
                            // = When Arbitration lost =
#if uarti == 0
                            // Arbitration lost error found
   iicO_master_end(0x03);
#elif uarti == 1
                            // Arbitration lost error found
   iic1_master_end(0x03);
#elif uarti == 2
   iic2_master_end(0x03);
                            // Arbitration lost error found
#elif uarti == 3
   iic3_master_end(0x03);
                            // Arbitration lost error found
#elif uarti == 4
                             // Arbitration lost error found
   iic4_master_end(0x03);
#endif
   f_ms = 0;
                             // Changed slave mode
   f_sr = ~f_sr;
                             // Reversed transfer/receive mode
   UiMR = 0x0a;
                            // Go to slave function
   goto r1_slave;
  }
  else{
                            // = When Arbitration win =
   SiTIC = 0x01;
                            // Transfer int. enable
                            // Released SCL line
   UiSMR2 = 0x1b;
  }
 }
                            // = When Slave =
 else{
r1_slave:
                            // Masked bit7
  temp.bit.b7 = 0;
   if(f_sr == 1) {
#if uarti == 0
   iic_pointer = iic0_id_check(temp.byte.byte0,1); // Slave transfer request
#elif uarti == 1
   iic_pointer = iic1_id_check(temp.byte.byte0,1); // Slave transfer request
#elif uarti == 2
   iic_pointer = iic2_id_check(temp.byte.byte0, 1); // Slave transfer request
#elif uarti == 3
```

```
#elif uarti == 4
   iic_pointer = iic4_id_check(temp.byte.byte0,1); // Slave transfer request
#endif
  }
  else{
#if uarti == 0
    iic_pointer = iic0_id_check(temp.byte.byte0,0); // Slave receive request
#elif uarti == 1
    iic_pointer = iic1_id_check(temp.byte.byte0,0); // Slave receive request
#elif uarti == 2
    iic_pointer = iic2_id_check(temp.byte.byte0,0); // Slave receive request
#elif uarti == 3
    iic_pointer = iic3_id_check(temp.byte.byte0,0); // Slave receive request
#elif uarti == 4
    iic_pointer = iic4_id_check(temp.byte.byte0,0); // Slave receive request
#endif
   if(iic_pointer != 0) {
                                        // Agreed address
   UiSMR4 = 0xa0;
                                        // ACK-data output enable
                                        // When Falling edge of last pulse,
                                        // "L"hold enable
                                        // Transfer int. enable
   SiTIC = 0x01;
    SiSIC = 0x01;
                                        // Start/stop int. enable
    if(f_sr == 1) {
     temp. byte. byte0 = *iic_pointer;
                                        // send-data set
                                        //\ {\rm NACK-send} set
     temp.byte.byte1 = 0x01;
    UiTB = temp.all;
                                        // Datal transfer start
   }
   else{
    UiTB = 0x00ff;
                            // dummy data (with ACK) transfer start
   }
  }
                            // disagreed address
  else{
   UiSMR4 = 0x30;
                            // NACK-data output enable
                            //
   UiMR = 0x0a;
                            // UART initialize enable
   stc = 1;
   SiRIC = 0x01;
                            //
    iic_mode = 0x00;
    iic_index = 0x00;
  UiSMR2 = 0x11;
                            // ALS clear, CSC clear(for Arbitration lost)
 }
}
else{
                             // = On and after the 2nd time =
                             // = When master=
 if(f_ms == 1) {
                            // = When transfer =
  if(f_sr == 1) {
   if(abl == 1) {
                             // = When Arbitration lost =
#if uarti == 0
    iicO_master_end(0x02); // Arbitration lost error found
#elif uarti == 1
     iic1_master_end(0x02); // Arbitration lost error found
#elif uarti == 2
    iic2_master_end(0x02); // Arbitration lost error found
#elif uarti == 3
     iic3_master_end(0x02); // Arbitration lost error found
#elif uarti == 4
     iic4_master_end(0x02); // Arbitration lost error found
#endif
```

```
UiMR = 0x0a;
                                 // Ext. clock sel
    UiSMR4 = 0x30;
                                 //
                                //
    UiSMR2 = 0x11;
    iic_mode = 0x00;
                                // Slave mode set
    iic_index = 0x00;
                                11
   ł
                                // = When Arbitration win =
   else{
    als = 0;
                                // When Arbitration lost, SDA "HiZ" disable
    SiTIC = 0x01;
                                // Transfer int. enable
   }
  }
                                 // = When receive =
  else{
   abl = 0;
                                // Arbitration lost flag clear
                                // Transfer int. enable
   SiTIC = 0x01;
  }
  swc = 0;
                                // Released SCL line
 }
                                 // = When slave =
 else{
                                // = When transfer =
  if(f_sr == 1) {
   temp. byte. byte0 = *iic_pointer; // send-data set
   temp. byte. byte1 = 0x01;
                              // NACK-data set
   UiTB = temp.all;
                                // Data1 transfer start
  }
                                 // = When receive =
  else{
   UiTB = 0x00ff;
                                 11
  }
  SiTIC = 0x01;
                                 // Transfer int. enable
  swc = 0:
                                ||
||
  swc9 = 1;
 }
}
}
; IIC transfer (Falling edge of last pulse) interrupt function
#if uarti == 0
#pragma INTERRUPT s0t_int
void s0t_int(void) {
#elif uarti == 1
#pragma INTERRUPT s1t_int
void s1t_int(void) {
#elif uarti == 2
#pragma INTERRUPT s2t_int
void s2t_int(void) {
#elif uarti == 3
#pragma INTERRUPT s3t_int
void s3t_int(void) {
#elif uarti == 4
#pragma INTERRUPT s4t_int
void s4t_int(void) {
#endif
word_dt temp;
temp.all = UiRB;
if(iic_index == 0x00) {
                          // = 0n the 1st time =
                          // = When master =
 if(f_ms == 1) {
  if(temp.bit.b8 == 1) {
                          // = When NACK found =
   if(f_ep == 0) {
    if(f_sr == 1) {
```

```
#if uarti == 0
      iicO_master_end(0x03); // When the 1st byte , NACK found finish
#elif uarti == 1
      iic1_master_end(0x03); // When the 1st byte , NACK found finish
#elif uarti == 2
      iic2_master_end(0x03); // When the 1st byte , NACK found finish
#elif uarti == 3
      <code>iic3_master_end(0x03); // When the 1st byte</code> , NACK found finish
#elif uarti == 4
      iic4_master_end(0x03); // When the 1st byte , NACK found finish
#endif
     else{
#if uarti == 0
      iicO_master_end(0x13); // When the 1st byte , NACK found finish
#elif uarti == 1
      iic1 master end(0x13); // When the 1st byte . NACK found finish
#elif uarti == 2
      iic2_master_end(0x13); // When the 1st byte , NACK found finish
#elif uarti == 3
      iic3_master_end(0x13); // When the 1st byte , NACK found finish
#elif uarti == 4
      iic4_master_end(0x13); // When the 1st byte , NACK found finish
#endif
     }
    }
    else{
#if uarti == 0
      iicO_master_end(0x23); // When the 1st byte , NACK found finish
#elif uarti == 1
      iic1_master_end(0x23); // When the 1st byte , NACK found finish
#elif uarti == 2
      <code>iic2_master_end(0x23); // When the 1st byte</code> , <code>NACK found finish</code>
#elif uarti == 3
      iic3_master_end(0x23); // When the 1st byte , NACK found finish
#elif uarti == 4
      iic4_master_end(0x23); // When the 1st byte , NACK found finish
#endif
    }
                             // When Arbitration lost, SDA "HiZ" disable
    als = 0;
    UiSMR4 = 0x04;
                             // Stop condition generate
                             // ST/SP output enable
    UiSMR4 = 0x3c;
    UiSMR2 = 0x01;
                             //
                             // receive int. enable
    SiRIC = 0x01;
   }
                             // = When ACK found =
   else{
    if(f_sr == 0) {
                             // = When receive =
                            // When Arbitration lost, SDA "HiZ" disable
// = When receive at the last byte=
     als = 0;
     if(iic_length == 1) {
                             // Send NACK
      UiTB = 0x01ff;
     }
                             // = When continuous receive =
     else{
                             // Send ACK
     UiTB = 0x00ff;
     }
    }
```

```
// = When transfer =
    else{
     if(f_ep == 0) {
      temp. byte. byte0 = *iic_pointer;
     ł
     else{
      temp. byte. byte0 = iic_eepadr;
     ł
      temp. byte. byte1 = 0x01;
                                   // NACK-data set
      UiTB = temp.all;
      abl = 0;
                                   // Arbitration lost flag clear
                                   // When Arbitration lost, SDA "HiZ" disable
      als = 1;
     swc = 1;
                                   // SCL"L"Hold enable
                                   // Receive int. enable
     SiRIC = 0x01;
     if(f_ep == 0 || f_sr == 0) { // When EEPROM read mode address set, Pointer no touch
                                   // Pointer moved
      ++iic_pointer;
    }
    ++iic_index;
   }
  }
                                   // = When slave =
   else{
    UiMR = 0x0a;
                                   // Ext. clock sel.
                                   // SI/O output enable
// ACKoutput disable
    stspsel = 0;
    ackc = 0;
                                   // SCL"L"Hold3 disable
    swc9 = 0;
                                   // SCL"L"Hold enable
    swc = 1;
                                   // Pointer moved
    ++iic_pointer;
   ++iic_index;
   SiRIC = 0x01;
  }
}
  else{
                                   // = On and after the 2nd time =
                                   // = When master =
   if(f_ms == 1){
    if(iic_length == iic_index) { // = When last data =
                                   // = When receive =
     if(f_sr == 0) {
     --iic_pointer;
     *iic_pointer = temp. byte. byte0;
     ++iic_pointer;
                               // Arbitration lost found(Self-uint send NACK < other-master
     if(abl == 1) {
                               // send ACK)
      ackd = 1;
                               // Other-master still transmitting, So transmit finish and stop
                               // condition no generate
      ackc = 1;
      UiMR = 0x0a;
                               // Ext. clock sel
      if(f_ep == 0) {
#if uarti == 0
       iicO_master_end(0x10); // Master normally finish
#elif uarti == 1
       iic1_master_end(0x10); // Master normally finish
#elif uarti == 2
       iic2_master_end(0x10); // Master normally finish
#elif uarti == 3
       iic3_master_end(0x10); // Master normally finish
#elif uarti == 4
       iic4_master_end(0x10); // Master normally finish
#endif
      }
      else{
```

```
#if uarti == 0
       iicO_master_end(0x20); // Master normally finish
#elif uarti == 1
       iic1_master_end(0x20); // Master normally finish
#elif uarti == 2
       iic2_master_end(0x20); // Master normally finish
#elif uarti == 3
       iic3_master_end(0x20); // Master normally finish
#elif uarti == 4
       iic4_master_end(0x20); // Master normally finish
#endif
      iic_mode = 0x00;
      iic_index = 0x00;
     else{
      UiSMR4 = 0x04;
      UiSMR4 = 0x3c;
                              // Stop condition generate
      if(f_ep == 0) {
#if uarti == 0
       iicO_master_end(0x10); // Master normally finish
#elif uarti == 1
       iic1_master_end(0x10); // Master normally finish
#elif uarti == 2
       iic2_master_end(0x10); // Master normally finish
#elif uarti == 3
       iic3_master_end(0x10); // Master normally finish
#elif uarti == 4
       iic4_master_end(0x10); // Master normally finish
#endif
      else{
#if uarti == 0
       iicO_master_end(0x20); // Master normally finish
#elif uarti == 1
       iic1_master_end(0x20); // Master normally finish
#elif uarti == 2
       iic2_master_end(0x20); // Master normally finish
#elif uarti == 3
       iic3_master_end(0x20); // Master normally finish
#elif uarti == 4
       iic4_master_end(0x20); // Master normally finish
#endif
      }
    }
   else{
    if(f_ep == 0) {
#if uarti == 0
      iicO_master_end(0x00); //
#elif uarti == 1
                              //
      iic1_master_end(0x00);
#elif uarti == 2
      iic2_master_end(0x00);
                              - / /
#elif uarti == 3
      iic3_master_end(0x00);
                              - / /
#elif uarti == 4
      iic4_master_end(0x00); //
#endif
```

```
UiSMR4 = 0x04;
                             // Stop condition generate
     UiSMR4 = 0x3c;
     }
     else{
      iic_mode = 0x31;
      iic_length = iic_eeplen;
      iic_rw = 1;
     UiSMR4 = 0x02;
                             // Restart condition generate
     UiSMR4 = 0x3a;
    }
   UiSMR2 = 0x03;
                             //
   SiRIC = 0x01;
                             // receive int. enable
    SiTIC = 0x00;
                             // transfer int. disable
  }
                             // = When continue =
  else{
    if(f_sr == 0) {
                             // = When receive =
    *iic_pointer = temp.byte.byte0;
    ++iic_pointer;
    ++iic_pointer;
                             // Pointer moved
     ++iic_index;
     if(iic_length == iic_index) {
     UiTB = 0x01ff;
                          // Send NACK
    }
    else{
     UiTB = 0x00ff;
                             // Send ACK
    }
    swc = 1;
    SiRIC = 0x01;
                             // receive int. enable
    }
                             // = When transfer =
    else{
     if (temp. bit. b8 == 1) { // = When NACK found =
#if uarti == 0
      iicO_master_end(0x03); // When N byte , NACK found finish
#elif uarti == 1
      iic1_master_end(0x03); // When N byte , NACK found finish
#elif uarti == 2
      iic2_master_end(0x03); // When N byte , NACK found finish
#elif uarti == 3
      iic3_master_end(0x03); // When N byte , NACK found finish
#elif uarti == 4
     iic4_master_end(0x03); // When N byte , NACK found finish
#endif
     als = 0;
     UiSMR4 = 0x04;
                              // Stop condition generate
     UiSMR4 = 0x3c;
                              //
     UiSMR2 = 0x01;
     SiRIC = 0x01;
                             // receive int. enable
    }
```

```
// = When ACK found =
     else{
      temp. byte. byte0 = *iic_pointer;
      temp. byte. byte1 = 0x01; // NACK-data set
      UiTB = temp.all;
                               // Arbitration lost flag clear
      abl = 0;
                               // When Arbitration lost, SDA "HiZ" disable
      als = 1;
      swc = 1;
      SiRIC = 0x01;
                                // receive int. enable
                                // Pointer moved
      ++iic_pointer;
      ++iic_index;
   }
   }
  }
  else{
                              // = When slave =
   UiMR = 0x0a;
   if(f sr == 1)
                              // = When transfer =
    if(temp.bit.b8 == 1) {
                              // = When NACK found =
                              // Output NACK-data
     ackd = 1;
     ackc = 1;
                              // NACK-data output enable
     swc9 = 0;
                              // SCL"L"Hold3 disable
                              // stop int. disable
     SiSIC = 0x00;
     SiRIC = 0x01;
                              // Receive int. enable
#if uarti == 0
     iicO_slave_end(0x10, iic_index); // Slave transfer complete
#elif uarti == 1
    iic1_slave_end(0x10, iic_index); // Slave transfer complete
#elif uarti == 2
     iic2_slave_end(0x10, iic_index); // Slave transfer complete
#elif uarti == 3
     iic3_slave_end(0x10, iic_index); // Slave transfer complete
#elif uarti == 4
     iic4_slave_end(0x10, iic_index); // Slave transfer complete
#endif
     iic_index = 0x00; //
     iic_mode = 0x00;
                        // Slave mode set
    }
    else{
                        // = When ACK =
     swc9 = 0;
                        // SCL"L"HOLD3 disable
                        // SCL"L"HOLD enable
     swc = 1;
                        // Pointer moved
     ++iic_pointer;
     ++iic_index;
     SiRIC = 0x01;
   }
   }
                        // = When receive =
   else{
    --iic_pointer;
   *iic_pointer = temp.byte.byte0;
    ++iic_pointer;
   UiTB = 0x00ff;
                        // Send ACK
    swc9 = 0;
                        // SCL"L"HOLD3 disable
                        // SCL"L"HOLD enable
    swc = 1;
                        // Pointer moved
   ++iic_pointer;
    ++iic_index;
    SiRIC = 0x01;
   }
 }
}
}
```

Keep safety first in your circuit designs!

 Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
 Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
- Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams, charts, programs and algorithms
 represents information on products at the time of publication of these materials, and are subject to change by
 Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore
 recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology
 Corporation product distributor for the latest product information before purchasing a product listed herein.
 The information described here may contain technical inaccuracies or typographical errors. Renesas Technology
 Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or
 errors. Please also pay attention to information published by Renesas Technology Corporation by various
 means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).
- When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.