

# IGBT

## Tj estimation method

---

### About this document

This document will discuss the method used for IGBT Tj estimation calculation method.

### Target Device

IGBT

### Contents

1. Introduction.....	2
2. Power Loss Calculation .....	2
2.1 Operation Loss .....	2
2.2 Switching Loss.....	2
3. Tj Estimation Method .....	3
3.1 Estimation of Tj using datasheet .....	3
3.2 Estimation of Tj using waveform analysis .....	4
3.3 Key Point of Thermal Calculation .....	5
4. Result .....	7
5. Conclusion.....	9
Revision History.....	10

## 1. Introduction

IGBT power modules have evolved as reliable and useful electronic parts due to the increasing relevance of power inverters in power infrastructure, reliability enhancement, and long-life operation. Excessive temperature stresses caused by excessive power losses frequently cause high-power-density IGBT modules to fail. It has been observed that the failure rate of IGBT modules rises as the junction temperature increases. Effective temperature control and thermal management are key strategies to reduce this failure rate. As a result, module temperature monitoring techniques are critical in designing and selecting IGBT modules for high-power-density applications to guarantee that temperature stresses in the various module components remain within the rated values.

## 2. Power Loss Calculation

This section describes the procedure for calculating the channel temperature T<sub>ch</sub> from the operating waveform and the device case temperature T<sub>c</sub>. The channel temperature T<sub>ch</sub> calculated here is an estimated value.

### 2.1 Operation Loss

When driving an inductive load with an IGBT, the loss is largely divided into conduction loss and switching loss. The loss occurring when the IGBT is fully turned on is referred to as conduction loss, and the loss occurring while switching from ON to OFF or OFF to ON is called switching loss. Since loss is determined by integration of voltage and current as shown in the following expression, loss occurs due to the influence of collector-emitter saturation voltage V<sub>CE(sat)</sub> even in conduction. V<sub>CE(sat)</sub> must be low, as the loss leads to heat generation in the device. Switching loss is explained in detail in the next section.

Loss (P) = voltage (V) × current (I)

Turn-on loss: P(turn ON) = V<sub>CE(sat)</sub> × I<sub>C</sub>




Figure 2-1 Operating Loss: inductive load drive example

### 2.2 Switching Loss

As IGBT loss is difficult to calculate using switching time, reference data is included in the data sheet to help system designers calculate switching loss. The switching loss characteristics for IGBT are shown in individual product datasheet. E<sub>on</sub> and E<sub>off</sub> are highly dependent on collector current, gate resistance, and operating temperature.

- E<sub>on</sub> (Turn-on energy loss)  
The amount of loss generated at turn-on under the inductive load conditions, including the recovery loss at reverse recovery of the diode. E<sub>on</sub> is measured from when the gate voltage is applied and the collector current starts to flow, until the IGBT completely shifts to the ON state.
- E<sub>off</sub> (Turn-off energy loss)  
The amount of loss generated at turn-off under the inductive load conditions, including the tail current. E<sub>off</sub> is measured from when the gate current is cut off and the collector-emitter voltage starts to rise, until the IGBT completely shifts to the OFF state

### 3. Tj Estimation Method

#### 3.1 Estimation of Tj using datasheet

Figure 3-1 shows the transient thermal resistance characteristics (from datasheet) of the IGBT and built-in diode of RBN40H65T1FPQ-A0.

This is a characteristic for calculating junction temperature Tj. The pulse width (PW) on the horizontal axis is the operation time, describing the 1 shot single pulse and the conditions of repeated operation. For example, PW = 1ms and D = 0.2 (duty cycle = 20%) means that the repetition frequency is 200Hz because the repetition period is T = 5ms.

Assuming PW=1ms and D = 0.2, using dissipation power Pd=60W, the increase in IGBT junction temperature ΔTj can be calculated as follows:

$$\Delta T_j = P_d \times \theta_j - c(t) = 60 \times 0.4 = 24 \text{ }^\circ\text{C}$$

$$T_j = P_d \times \theta_j - c(t) + T_c$$

$$= 24 + 25 = 49 \text{ }^\circ\text{C}$$




Figure 3-1 Transient Thermal Impedance vs. Pulse Width

### 3.2 Estimation of Tj using waveform analysis

For this estimation RBN40H65T1FPQ-A0 is used as an example. However, we can estimate this curve based on the conditions we specify (e.g., rectangular wave with 50% duty cycle). It's important to note that the actual waveform depends on the specific application, circuit, and other factors. Additionally, the  $I_c - f_{sw}$  is derived from the Tj rating. Therefore, estimating the junction temperature (Tj) from the waveform is preferable to relying solely on the  $I_c - f_{sw}$  curve. We can estimate the peak Tj using the method outlined in the next sections. Please review whether this approach is helpful for your consideration. This method involves some approximations and serves as a rough estimation for the first stage of design. It is highly recommended to evaluate our products with an actual circuit board. After performing the evaluation, we can estimate the Tj using the actual waveform measured on the board, if needed.




Figure 3-2 Estimation from the IC Waveform

To make the estimation easier, approximate the current wave to rectangle form <sup>\*1</sup>.

- ✓ Make the Power Loss Wave form.

$$P_{satx} = I_x \times V_{ce(sat)}(150^\circ C, I_x) \times 1.33 \quad *2$$

$$P_{off} = E_{off}(150^\circ C, I_2) \div t_f$$

- ✓ Calculate average loss of whole waveform.

$$\text{Saturation Loss; } P_{sat\_total}(W) = f_{sw} \times (\sum P_{satx} \times t_x) \times 0.7 \quad *3$$

$$\text{Switching Loss; } P_{off\_total}(W) = f_{sw} \times E_{off} \times 0.7 \quad *3$$

$$\text{Total Average Loss ; } P_{total}(W) = P_{sat\_total} + P_{off\_total}$$

Estimate Tj peak

$$Tj_{peak} = T_c \quad *4 + P_{off} \times Z_{th}(t_f) + P_{sat2} \times (Z_{th}(t_f + t_2) - Z_{th}(t_f))$$

$$+ P_{sat1} \times (Z_{th}(t_f + t_2 + t_1) - Z_{th}(t_f + t_2))$$

$$+ P_{sat0} \times (Z_{th}(t_f + t_2 + t_1 + t_0) - Z_{th}(t_f + t_2 + t_1))$$

$$+ P_{total} \times (Z_{th}(\infty) - Z_{th}(t_f + t_2 + t_1 + t_0))$$

- Notes: 1. FRD current is not considered because our product has IGBT and FRD's chip separately. FRD has very low power loss and is not needed to estimate FRD Tj.  
 2. This coefficient (1.33) came from Vce (sat) value (25°C); Max. (2.0V)/Typ. (1.5V).  
 3. This coefficient (0.7) means RMS of sine wave to estimate average loss from peak value.  
 4. We use 125°C for Tc in this time but Tc is not equal with Temperature of Collector Pin, Tc depends on thermal design and higher than collector pin usually.  
 5. We use datasheet value for Vce(sat), Eoff, tr and Zth. Especially Eoff is fully influenced by actual circuit parameters (driver, parasitic inductance/capacitance etc.).

### 3.3 Key Point of Thermal Calculation

Any combination of power blocks can be calculated using the formula from the previous section.

$$\Delta T_j = \theta_{j-c}(t_0) \times P_0 + \{\theta_{j-c}(t_1) - \theta_{j-c}(t_0)\} \times P_1 + \{\theta_{j-c}(t_2) - \theta_{j-c}(t_1)\} \times P_2 + \{\theta_{j-c}(t_3) - \theta_{j-c}(t_2)\} \times P_3 + \{\theta_{j-c}(\infty) - \theta_{j-c}(t_3)\} \times P_4$$

The calculation will be more complex if there are few blocks involved, because every thermal impedance value needs to be read from the datasheet for all number of blocks as shown in Figure 3-3 and Figure 3-4.




Figure 3-3 Combination of power block




Figure 3-4 Thermal impedance value estimation

To make it simple as possible, the waveform on the upper left,

$$\Delta T_j = (\theta_{j-c}(PW+\Delta PW) - \theta_{j-c}(PW)) \times P$$

If  $PW \gg \Delta PW$  (time derivative),

$$\theta_{j-c}(PW+\Delta PW) \cong \theta_{j-c}(PW) + \theta'_{j-c}(PW) \times \Delta PW$$

Then the result is:

$$\Delta T_j \cong \theta'_{j-c}(PW) \times \Delta PW \times P$$

The same method can be done to the waveform on the bottom left,

$$\Delta T_j \cong \theta'_{j-c}(PW) \times (\Delta PW/2) \times (2 \times P)$$

Then the result is:

$$= \theta'_{j-c}(PW) \times \Delta PW \times P$$




Figure 3-5 Simple estimation of individual waveform

The results achieved for both waveforms are the same individually. Therefore overall, a few blocks of waveform can be illustrated as average value as shown in Figure 3-6




Figure 3-6 Average power loss (Pave)

As a result, the combination of a few blocks with average power loss waveform on the point which far away from the temperature to be measured is acceptable.

As example in Figure 3-7 below shows the rough block of the point which is far away. Eventually, the rough block is the average power of one cycle.

It becomes an error when roughing the near block. From how long and to how rough, it can be decided to depend on calculation work and required accuracy.




Figure 3-7 Block of point which far away from measured point

#### 4. Result

T<sub>j</sub> estimation using waveforms was done by requested few conditions (Scenario1 ~ Senario4) and results of calculation can be referred to below Table 4-1.

In this result, T<sub>j</sub> of RBN40H65T1FPQ-A0 will be under rating of 175°C.

Table 4-1 Thermal Estimation Result

	Symbol	Scenario1	Scenario2	Scenario3	Scenario4	Unit
Conduction Loss	Psat0	13.30	27.13	20.83	18.15	W
	Psat1	68.10	49.88	24.26	28.25	W
	Psat2	5.32	21.95	14.52	25.08	W
Switching Loss	tf	0.1	0.08	0.085	0.075	us
	Eoff	0.21	0.4	0.32	0.45	mJ
	Poff	2100	5000	3764.7	6000	W
Frequency	Tsw	20	18.18	15.4	16.67	us
	fsw	50	55.01	64.94	59.99	kHz
Total Loss	Ptotal	18.83	25.00	19.66	25.01	W
Temperature Rise	ΔT	22.40	35.25	27.46	37.62	°C
Case Temperature	T <sub>c</sub>	125	125	125	125	°C
Result	T <sub>j</sub>	<b>147.40</b>	<b>160.25</b>	<b>152.46</b>	<b>162.62</b>	°C

The detailed approximation for each scenario of thermal estimation is shown below.




Figure 4-1 Scenario1 of 1600W




Figure 4-2 Scenario2 of 1200W




Figure 4-3 Scenario3 of 700W




Figure 4-4 Scenario4 of 400W

## 5. Conclusion

With the proposal of the above simplified method application engineers can perform Tj estimation as alternative way comparing to other complex calculations. This is rough estimation by using several assumptions. Renesas would recommend to customers to refer it as a reference and evaluate under the actual system environment.

**Revision History**

Rev.	Date	Description	
		Page	Summary
1.00	Dec.26.2024	-	First edition

## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

## Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:  
[www.renesas.com/contact/](http://www.renesas.com/contact/).