

Digital Phase-Lock-Loop (DPLL) Evaluation
SLG47011V

Abstract

This application note describes how to implement a general Digital Phase-Loop-Lock (DPLL) using the Renesas SLG47011V.

A DPLL, as shown in Figure 1, is used to synchronize and generate stable and adjustable clock signals. A frequency divider ($F_divider$) is used to scale up the input frequency f_in , which is then sent to a Phase-Detector which compares the phase of the output signal f_out / M with the phase of the input reference frequency f_ref . A Digital Filter then filters the phase error ($\Delta Phase$) to a digitally controlled oscillator (DCO) which generates the corresponding frequency f_out .

The SLG47011 is comprised of the adequate and specific digital macrocells needed to synthesize a DPLL according to this model. Each specific function in this basic DPLL structure is implemented by the macrocells available in the SLG47011 to implement the DPLL's functionality.




Figure 1. Basic Digital PLL Structure Diagram.

Contents

Abstract.....	1
1. Terms and Definitions	3
2. References.....	3
3. Introduction	4
4. Design	4
5. Design Verification	11
6. Conclusion	19
7. Revision History.....	20

1. Terms and Definitions

CNT/DLY	Counter and Delay
DPLL	Digital Phase-Loop-Lock
DCO	Digital-Controlled Oscillator
LUT	Look Up Table
MCC	Memory Counter Control
NCO	Numerical Clock Oscillator
LUT	Look Up Table
I2C	Inter-Integrated Circuit
PGA	Programmable Gain Amplifier
I2C	Inter-Integrated Circuit
SOC	State of Charge

2. References

For related documents and software, please visit:

[AnalogPAK | Renesas](#)

Download our free Go Configure Software hub [1] to open the [2] design files and view the proposed circuit design. Use the AnalogPAK development tools [3] to freeze the design into your own customized IC in a matter of minutes.

[1] [Go Configure Software Hub | Renesas](#)

[2] [AN-CM-428 Digital Phase-Lock-Loop \(DPLL\) Evaluation.app](#), ANalogPAK Design File, Renesas Electronics

[3] [SLG47011 - AnalogPAK Programmable Mixed-Signal IC | Renesas](#), AnalogPAK Development tools, Renesas Electronics

[4] [Application notes library](#), Renesas Electronics

Authors:

Paul Yeh, Sr. Application Engineer, Renesas Electronics

Yurii Shchebel, AE Assistant Manager, Renesas Electronics

3. Introduction

The SLG47011V is comprised of a diverse collection of digital and analog macrocells for analog front end (AFE) applications. In particular, the SLG47011's 14-bit SAR ADC and 4-channel PGA (see Figure 2) are used to perform AFE signal capturing. The PGA is capable of operating in several configurations (such as single-ended mode and differential mode) and the reference voltages used by the PGA and ADC can be configured independently as needed. The ADC supports resolutions ranging from 8 bits to 14 bits. Moreover, the SLG47011 offers four Buffer blocks in which averaging and over-sampling functions can be used to process ADC data. These digital macrocells can achieve the extended functionality needed for a DPLL used in AFE applications.




Figure 2. SLG47011 Block Diagram

4. Design

Figure 3 shows the final DPLL AnalogPAK design, which is comprised of several blocks providing the required functions listed:

1. Input (Divided) Frequency: A SHR macrocell is used to reduce input frequency F_{IN} .
2. Phase Detector: This is a simple phase detector consisting of a few basic macrocells.
3. MCC Clock Source (F_{MCC}) to Toggle a U/P Counter: This block is used for setting the required loop bandwidth.
4. Damping-Compensator to the U/P Counter: The block is used to decrease the damping to the U/P Counter.
5. U/P Counter: The counter acts as an accumulator to track the duration of UP and Down signals.
6. NCO (Numerical): For DCO synthesis, the Memory Table provides the specific numerical processing that gives the corresponding data equivalent to the frequency value. The next stage is a counter (CNT9) to generate the frequency F_{OUT} .
7. Feedback Divided Frequency: A SHR macrocell is used to reduce output frequency.
8. Boost Response: Used to monitor both the input and output frequency for boosting of the response of the U/P counter.
9. NCO Data Monitor: In this case, the Mathcore and DAC are integrated to present the Memory Table data directly.

Digital Phase-Lock-Loop (DPLL) Evaluation




Figure 3. DPLL GP Design.

In this design, we use the input frequency condition range:

Minimum F_{IN} frequency = 300 kHz

Maximum F_{OUT} frequency = 1.5 MHz

To generate a different output frequency, we can change the "N/M" divider ratio between the Divided Frequency blocks. The register length of both of the Input & Feedback Divided Frequency DFFs can be assigned with the required ratio. Figure 4 shows the configuration.

In this design, the M and N values are set to '8' in both divided frequency DFF macrocells.

- Divided Frequency DFF , M
- Divided Frequency DFF , N




Figure 4. Dual SHR Configuration of the Frequency Divider Ratio.

The **Phase Detector** is the simplest logic circuit in the design. Figure 5 shows the configuration used. It outputs the phase difference between the input and the feedback frequency signal. The PLL adjusts the output frequency by the phase variation.




Figure 5. Configuration of the Phase Detector.

Figure 6 shows the U/P counter configuration of the Memory Control Counter macrocell. The U/P counter tracks the phase variation to PLL. The upper limit of the Memory Control Counter macrocell is equivalent to the data size of the Memory Table. The counter overflow should be configured with the “Stop at boundaries” selection.




Figure 6. Configuration of the U/P Counter (Memory Control Counter macrocell).

Theoretically, the control loop bandwidth should be less than 1/10th of the minimum frequency < 30 kHz.

The frequency source (F_{MCC}) of the MCC macrocell is given by the loop bandwidth formula:

$$Loop_Bandwidth = \frac{F_{MCC}}{Min(\{DIV_{IN}, DIV_{Feedback}\})} \quad \text{(Equation 1)}$$

where DIV_{IN} and $DIV_{Feedback}$ represent the parameter of the frequency divider.

The calculated F_{MCC} (ideal value) can then be obtained which is < 240 kHz.

Using the appropriate configuration and Equation 2, the F_{MCC} in this design is given as 83 kHz.

$$F_{MCC} = \frac{OSC_{40MHz}}{OSC_{DIV} \times CNT_{DATA}} \quad \text{(Equation 2)}$$

where $OSC_{DIV} = 24$ and $CNT_{DATA} = 19$ (from the CNT6 macorcell)




Figure 7. Configuration of the MCC Clock Source.

The Memory Table macrocell data in the NCO block needs to be assigned with specific data by the Numerical Mapping process. In this design, Figure 8 shows the Numerical Mapping NCO frequency curve plot.




Figure 8. Memory Table Numerical Mapping NCO Frequency.

Digital Phase-Lock-Loop (DPLL) Evaluation

The following python script can be used to generate the required CSV file to fill the content of the Memory Table. In the Memory Table's data design, the corresponding allowed frequency ranges from 250 kHz to 10 MHz.

```
import csv
import numpy as np
import matplotlib.pyplot as plt

# Define the given points
data_Min, data_Max= 2, 80 # 40MHz/2/2=20MHz 40MHz/80/2=250KHz
#MEM_sigment=
MEM_segMIN=35 #MIN
MEM_segMAX=50 #MAX
def allocate_segment(Kx, K_min=8, K_max=55, seg_min=30, seg_max=60):
    if Kx==None:
        print("return array~")
        seg= np.zeros(K_max-K_min+1)
        i=0
        for K in range(K_min, K_max+1):
            seg[i]=allocate_segment(Kx=K, K_min=K_min, K_max=K_max, seg_min=seg_min, seg_max=seg_max)
            i+=1
        return seg
    else:
        # clamp k within [K_min:K_max]
        K = max(min(Kx, K_max), K_min)
        # Linear interpolation
        seg = int((seg_min + (seg_max - seg_min) * (K - K_min) / (K_max - K_min)))
        return seg

MEM_segment=allocate_segment(Kx=None, K_min=data_Min, K_max=data_Max, seg_min=MEM_segMIN, seg_max=MEM_segMAX)

x1=int(np.sum(MEM_segment))
x2=0
#Linear interpolation
NewFile_name=("DPLL_MEM_Numerical Mapping_y1-{0}_y2-{1}_LISStep_{2}.csv".format(data_Min, data_Max, x1))
# Generate a table of x and y values
x_values = np.arange(int(np.sum(MEM_segment)))
y_values = np.ones(int(np.sum(MEM_segment)))
i=0
for y in range(data_Max, data_Min-1, -1):
    ST_index=int(np.sum(MEM_segment[:i]))
    SP_index=int(np.sum(MEM_segment[:i+1]))
    y_values[ST_index:SP_index]=y * np.ones(int(MEM_segment[i]))
    i+=1
# Save to a CSV file
csv_filename = (NewFile_name)
with open(csv_filename, mode='w', newline='') as csvfile:
    csv_writer = csv.writer(csvfile)
    csv_writer.writerow(["y (hex)"]) # Header row
    for y in y_values:
        csv_writer.writerow([f"0x{int(y):03X}"])
```

```
print(f"Table saved to {csv_filename}")
# Plot the x-y relationship
plt.figure(figsize=(10, 6))
plt.plot(x_values, y_values, label="MEM data(CSV)", color='blue', marker='o', markersize=4, linewidth=1)
plt.title("Numerical Mapping to Memory Table")
plt.xlabel('x (NCO/MEM_Reg#)')
plt.ylabel('y (NCO/MEM_Data)')
plt.grid(True)
plt.legend()
plt.tight_layout()
plt.show()
```

Python Script: Numerical Mapping_MEM_gen_r01.py

The Memory Table configuration is shown in Figure 9. The Data Editor in the Go Configure software can load the entire numerical data set from the generated csv file.




Figure 9. Memory Table configuration

After completing the data loading process, the configuration of the other macrocells in the NCO block are shown in Figure 10. The counter converts the memory data to the corresponding doubling of the frequency signal. Finally, the DFF block obtains the required output frequency F_{OUT} .




Figure 10. Dual SHR Configuration for Frequency Divider Ratio.

The Boost Response block ensures that the initial activity occurs with a fast response. The P-DLY macrocell provides the detection of the rising edge to distinguish the initial activity status. The CNT macrocell provides the boosting response to the U/P counter in the DPLL loop. The configuration for the elements in this block are shown in Figure 11.




Figure 11. Boost Response block configuration.

Digital Phase-Lock-Loop (DPLL) Evaluation

The NCO data monitor is used to monitor the variation of NCO data directly. The DAC outputs the corresponding analog signal to indicate NCO data.





Figure 12. NCO Data Monitor block configuration.

5. Design Verification

Transition Response measurement:

- C1 probe: F_IN (PIN7) is the Input Frequency: F_min (300 kHz) is changed to F_max (1500 kHz)
- C2 probe: F_Out (PIN13) reflects the output frequency
- C3 probe: NCO_MON (PIN12) is the NCO Data Monitor
- D0 GPO: The internal multiplexer for Fast Response. Low status toggles fast MCC clock


The transition response is around 2 ms.



Transition Response measurement:

- C1 probe: F_IN (PIN7) is the Input Frequency: F_max (1500 kHz) is changed to F_min (300 kHz)
- C2 probe: F_Out (PIN13) reflects the output frequency
- C3 probe: NCO_MON (PIN12) is the NCO Data Monitor
- D0 GPO: The internal multiplexer for Fast Response. Low status toggles fast MCC clock

The transition response is around 2 ms.




Jitter measurement without reducing bandwidth:

The input frequency F_IN is given 300 kHz, 500 kHz, and 700 kHz, separately.

Without reducing bandwidth, the counter data of the internal counter CNT6 is still 19.

The Eye diagram of the output frequency (Probe C2 probe) can be obtained.

1. The F_OUT Jitter_RMS = 160 ns @ F_IN = 300 kHz: The output SNR = 31 dB
2. The F_OUT Jitter_RMS = 122 ns @ F_IN = 500 kHz: The output SNR = 19 dB
3. The F_OUT Jitter_RMS = 90 ns @ F_IN = 700 kHz: The output SNR = 15 dB



Digital Phase-Lock-Loop (DPLL) Evaluation




Jitter measurement without reducing bandwidth:

The input frequency F_IN is given 1 MHz, 1.25 MHz, and 1.5 MHz, separately.

Without reducing bandwidth, the counter data of the internal counter CNT6 is still 19.

The Eye diagram of the output frequency (Probe C2 probe) can be obtained.

1. The F_OUT Jitter_RMS = 77 ns @ F_IN = 1 MHz: The output SNR = 10.5 dB
2. The F_OUT Jitter_RMS = 53 ns @ F_IN = 1.25 MHz: The output SNR = 10.6 dB
3. The F_OUT Jitter_RMS = 95 ns @ F_IN = 1.5 MHz: The output SNR = 6.4 dB



Digital Phase-Lock-Loop (DPLL) Evaluation




Jitter measurement while reducing bandwidth:

The input frequency F_IN is given 1 MHz, 1.25 MHz and 1.5 MHz, separately.

The counter data of the internal counter CNT6 is changed from 19 to 259. SNR can be improved significantly.

The Eye diagram of the output frequency (Probe C2 probe) can be obtained.

1. The F_OUT Jitter_RMS = 25.4 ns @ F_IN = 1 MHz: The output SNR = 30.6 dB
2. The F_OUT Jitter_RMS = 22.6 ns @ F_IN = 1.25 MHz: The output SNR = 24 dB
3. The F_OUT Jitter_RMS = 16.9 ns @ F_IN = 1.5 MHz: The output SNR = 25.8 dB




Digital Phase-Lock-Loop (DPLL) Evaluation

FFT measurement, @F_IN = 300 kHz

- C1 probe: F_IN (PIN7) is given input frequency 300 kHz
- C2 probe: F_Out (PIN13) reflects the output frequency
- Spectrum Analysis (FFT) result shows the comparison.


The spread spectrum of F_OUT is observed from 290 kHz to 308 kHz.



FFT measurement, @F_IN = 500 kHz

- C1 probe: F_IN (PIN7) is given input frequency 500 kHz
- C2 probe: F_Out (PIN13) reflects the output frequency
- Spectrum Analysis (FFT) result shows the comparison.

The spread spectrum of F_OUT is observed from 488 kHz to 512 kHz.




Digital Phase-Lock-Loop (DPLL) Evaluation

FFT measurement, @F_IN= 1 MHz

- C1 probe: F_IN (PIN7) is given input frequency 1 MHz
- C2 probe: F_Out (PIN13) reflects the output frequency
- Spectrum Analysis (FFT) Result shows the comparison.


The spread spectrum of F_OUT is observed from 953 kHz to 1050 kHz.



FFT measurement, @F_IN = 1.25 MHz:

- C1 probe: F_IN (PIN7) is given input frequency 1.25 MHz
- C2 probe: F_Out (PIN13) reflects the output frequency
- Spectrum Analysis (FFT) Result shows the comparison.

The spread spectrum of F_OUT is observed from 1178 kHz to 1336 kHz.




Digital Phase-Lock-Loop (DPLL) Evaluation

FFT measurement: @F_IN = 400 kHz; Integer-Ratio (N/M = 8/6) PLL, Disable Fast-Response Block

- C1 probe: F_IN (PIN7) is given input frequency 400 kHz, Input Frequency divider $M = 6$
- C2 probe: F_OUT (PIN13) reflects the output frequency, Feedback Frequency divider $N = 8$
- Spectrum Analysis (FFT) Result shows the Integer-Ratio ($N/M = 8/6$) effect.


The spread spectrum of F_OUT is observed from 512 kHz to 540 kHz.



FFT measurement: @F_IN = 500 kHz; Integer-Ratio (N/M = 8/4) PLL, Disable Fast-Response Block

- C1 probe: F_IN (PIN7) is given input frequency 400 kHz, Input Frequency divider $M = 4$
- C2 probe: F_OUT (PIN13) reflects the output frequency, Feedback Frequency divider $N = 8$
- Spectrum Analysis (FFT) Result shows the Integer-Ratio ($N/M = 8/4$) effect.

The spread spectrum of F_OUT is observed from 955 kHz to 1059 kHz.



6. Conclusion

The Renesas SLG47011V can be used to fulfill the requirements needed to implement a low bandwidth Digital PLL using its available internal digital macrocells. The results validate the flexibility of the design implementation.

However, there are several specific items or designs that require future considerations.

- Basic Jitter elimination: The results shows that jitter is significant with narrow variation of the NCO data. Therefore, using a higher internal oscillator ($\gg 40$ MHz) can improve on the high jitter and low SNR.
- Boost Transition: The SLG47011V lacks an internal PI control macrocell which can improve overall response time and stability.
- Dual-Loop DPLL structure: It is possible that the control concept can be changed to allow the design to better reduce low-frequency reference jitter.
- Fractional-Ratio PLL: The current design only fulfills an Integer-Ratio PLL function. To support Fractional-Ratio control an accumulator and more macrocells are required.

7. Revision History

Revision	Date	Description
1.00	Feb 24, 2026	Initial version