

PIR (Passive Infrared) 2-Channel Sensor SLG47011

Abstract

This application note describes the design for a Passive Infrared (PIR) Sensor application. The PIR component is categorized as an analog electronic sensor that measures infrared (IR) light radiating from objects in its field of view. Analog PIR sensors are commonly used in security systems and automatic lighting applications. Specifically, the rise in popularity of smart homes and Internet of Things (IoT) devices are a major driver for the digital PIR market's expansion. Digital PIR sensor systems (as opposed to analog) perform with higher accuracy, with adjustable sensitivity and timer control for motion detection. In this case, the SLG47011 is used to digitize the analog signal from a PIR senor to indicate the status of detected motion. This application note details this design which includes the use of PGA, ADC, Buffer, DCMP, DLY/CNT, and LUT blocks.

Contents

Abs	tract	1
Terr	ns and Definitions	1
Refe	erences	2
1.	Introduction	2
2.	Design Principle	3
3.	Internal Block Configuration in the GreenPAK Designer	4
4.	Design Simulation	7
5.	Design Verification Using a Hardware Prototype	7
6.	Conclusion	9
7.	Revision History1	0

Terms and Definitions

ADC	Analog to Digital Converter
AFE	Analog Front-End
DCMP	Multichannel Digital Comparator
DLY/CNT	Delay/Counter
DFF	D Flip Flop
I2C	Inter-Integrated Circuit
LUT	Look Up Table
PIR	Passive Infrared
PGA	Programmable Gain Amplifier



References

For related documents and software, please visit:

AnalogPAK™ | Renesas

Download our free Go Configure Software Hub [1] to open the design file [2] and view the proposed circuit design. Use the AnalogPAK development tools to freeze the design into your own customized IC in a matter of minutes. Renesas Electronics provides a complete library of application notes [4] featuring design examples, as well as explanations of features and blocks within the Renesas IC.

- [1] Go Configure Software Hub, Software Download and User Guide, Renesas Electronics
- [2] AN-CM-403 PIR (Passive Infrared) 2-Channel Sensor.aap, AnalogPAK Design File, Renesas Electronics
- [3] AnalogPAK Development Tools, AnalogPAK Development Tools Webpage, Renesas Electronics
- [4] Application Notes, GreenPAK Application Notes Webpage, Renesas Electronics
- [5] PIR Click | Mikroe
- [6] <u>zilog.com/docs/zmotion/PS0402.pdf</u>

1. Introduction

The SLG47011 provides diverse digital and analog marcocells for AFE applications. Figure 1 shows SLG47011 block diagram. One 14-bit SAR ADC and one 4-channel PGA will be used to capture the Analog Front-End signal. The PGA can operate in different configurations such as single-end mode and differential mode. Additionally, the Vref to the PGA and ADC can be configured with different sources and values. The ADC can support different resolutions ranging from 8 to 14 bits. Moreover, the SLG47011 offers 4 Buffer blocks in which average and over-sampling functions can be used to process the ADC data.

The multichannel DCMP marcocell is a configurable comparator for the independent ADC channels. Internal threshold and hysteresis for each individual ADC channel can be assigned with different sources or values as well. These features allow the AFE application to output multiple analog signals and to be implemented in various configurations.



Figure 1. SLG47011 Block Diagram

2. Design Principle

Particularly in the security alarm industry, PIR sensors are utilized to detect the infrared radiation emitted by humans or animals. Infrared light emitting from any object can force PIR signal variation. This variation reflects how close the object is to the PIR sensor itself.

Figure 2 shows the system diagram for a dual PIR sensor application. Each PIR sensor interacts with two external low pass filters to synthesize a band-pass filter. The PGA is configured as an instrumentation amplifier with differential inputs for detecting the PIR signal. PIN 7 and PIN 11 are configured as a differential sensing-input pair to detect motion from PIR signal #1; PIN 8 and PIN 12 are configured as separate differential sensing-input pair to detect motion from PIR signal #2. PIN 15 and PIN 16 provide motion status detection as Motion_S1 and Motion_S2 respectively.



Figure 2. System Diagram

Figure 3 depicts the operation of this PIR application. The SLG47011 will capture a PIR signal and indicate the corresponding motion detection status. The internal Multichannel DCMP operates as window-comparator to set the voltage window. The delay macrocell which is used to provide blanking time, can be adjusted by its corresponding register.



Figure 3. Operation Timing Diagram

3. Internal Block Configuration in the GreenPAK Designer

The GreenPAK Design is presented in Figure 4.



Figure 4. Block Diagram for PIR Design

The PGA is configured to act as an instrumentation amplifier in differential mode. To get the PIR signal effectively and to reduce signal error, the external low-pass RC filter pair is used as a bandpass filter. This allows the instrumentation amplifier to obtain the band-pass signal from the individual PIR signal. We can calculate the RC component parameters based on the following equation for cutoff frequencies fc1 and fc2.

$$fc = \frac{1}{2\pi \cdot R \cdot C}$$

- fc1 = 3.380 Hz; R2 = 470 k Ω ; R5 = 470 k Ω ; C3 = C5 = 100 nF
- fc2 = 0.154 Hz; R3 = 470 k Ω ; R6 = 470 k Ω ; C4 = C6 = 2.2 μ F



Figure 5. Filter frequency Response

Figure 6 shows the configuration windows for the PGA, ADC, and two Data Buffers. The PGA needs to operate with high input impedance to detect the PIR signal. The PGA gain is set to x64 to widen PIR variation. The ADC macrocell provides 14 bits of resolution and a lower sampling rate of 15.625 ksps in this design to monitor the PIR signal. Data Buffer0 and Data Buffer1 are configured to collect individual ADC channel data.

Properties	×	Properties	×			Properties		×
	PGA		ADC			Da	ta Buffer0	
Out+ to PIN 13 (GPI09)	Disable 👻	Clock selection:	0SC1 -			Mode:	Storage	*
Out- to PIN 14 (GPI010)	Disable 👻	Vref selection:	1.62V internal Vref 👻			Length:	1 word	-
PGA/ADC manual mode enable:	Disable 👻	AVDD divider:	(1/8)AVDD -			Initial data:	0000h	-
Manual channel selection:	Channel 0 👻	Resolution:	14-bit 💌			Input source:	ADC	•
С	hannels	Sample per channel:	1 -			Load source:	ADC ready 0	*
0 1 2	3	Channel 0 system calibration:	Disable 💌			Load en sync:	No sync	•
Input mode:	Differential input 💌	Channel 2 system calibration:	Disable 👻			OUT source:	Data	-
Mode:	(3) Instrumental ar 💌	Clock divider:	/32 divider 👻			Buffer ready:	1	-
Gain:	64x 💌	Sampling rate (single channel):	15.625 ksps Formula					
IN+ source:	PIN 8 (GPI04) -	Delay between channels:	100					
IN- source:	PIN 12 (GPI08) 🔹	Delay between channels	1 •			Da	ata Buffer1	
	Apply	predivider:	·				[et	_
	Apply	Delay:	160 us			Mode:	Storage	*
Properties	×	Data aligment:	LSB 👻			Length:	1 word	*
	PGA	C	hannels		Ohannala	Initial data:	0000h	*
Out+ to PIN 13 (GPI09)	Disable 💌		3	0 1 2	3 Channels	Input source:	ADC	-
Out- to PIN 14 (GPI010)	Disable 👻				-	Load source:	ADC ready 1	*
PGA/ADC manual mode enable:	Disable 👻	Input mode:	Differential input 👻	Input mode:	Differential input 🔻	Load en sync:	No sync	-
Manual channel	Channel 0 👻	Mode:	(3) Instrumental ar 💌	Mode:	(3) Instrumental ar 🔻			_
selection:	hannels	Gain:	64x 🔻	Gain:	64x 👻	OUT source:	Data	*
	3	IN+ source:	PIN 7 (GPI03) 🔹	IN+ source:	PIN 8 (GPI04) -	Buffer ready:	1	•
		IN- source:	PIN 11 (GPI07) -	IN- source:	PIN 12 (GPI08) -			
Input mode:	Differential input 🔹							
Mode:	(3) Instrumental ar 💌		Apply		Apply			
Gain:	64x 👻							
IN+ source:	PIN 7 (GPI03) 🔹							
IN- source:	PIN 11 (GPI07) 🔹							
65	D Apply							

Figure 6. Configuration properties for PGA, ADC, Data Buffer1, and Data Buffer0

RENESAS

Since the PGA is configured as a differential instrumentation amplifier, ADC data will need to reflect a input difference. For example, CH1_P > CH1_N results in ADC data > 8192; otherwise, ADC data < 8192. The Multichannel DCMP macrocell operates as a 2-channel window-comparator to detect PIR motion. Each channel's window-comparator is comprised of two 14-bit (16383) digital comparators in parallel. Once the input difference (ΔV) of the PGA is greater than 10 mV, the DCMP will indicate the active motion status. The threshold of each individual digital comparator can be obtained by equation below:

	S	tati	c Thresho	ld = 8192	± 1.6383 · [±]	$\frac{\Delta V \cdot Gain_PGA}{1.62V}$	(bits)	
Multich	annel DCMP							
Mode:	Continuous mode	-						
Data ready initial state:	Low	*						
Sync enable:	Async	-						
Hysteresis mode:	Regular mode	-						
Clock selection:	OSC1 clk (20/40 M	-						
Enable source:	Matrix output	-						
Static threshold #0:	9000	\$						
Static threshold #1:	7350	\$						
Static threshold	9000	\$						
Static threshold #3:	7350	\$						
a	hannels		Ch	annels	a	hannels	Ch	annels
0 1 2	3		0 1 2 3		0 1 2	3	0 1 2 3	
Channel enabled:	Enable	*	Channel enabled:	Enable *	Channel enabled:	Enable *	Channel enabled:	Enable *
Compare selection:	Greater than	*	Compare selection:	Greater than *	Compare selection:	Greater than 👻	Compare selection:	Greater than 👻
IN+ source:	Buffer0 data	*	IN+ source:	Buffer0 data 🔹		Buffer1 data 🔹	IN+ source:	Buffer1 data *
IN- source:	Static threshold #	. •	IN- source:	Static threshold # *	IN- source:	Static threshold #; 🔻	IN- source:	Static threshold #: *
Hysteresis value:	0	\$	Hysteresis value:	0	Hysteresis value:	0	Hysteresis value:	0

Figure 7. Configuration properties for the Multichannel DCMP

Since characteristic tolerances exist both in the components and in the chip itself, the related DCMP threshold needs to be adjustable. Table 1 and Table 2 show the DCMP and CNT/DLY registers used to set these thresholds

Table 1: DCMP static threshold Register

Address Byte	Register Bit	Block	Function
0x17C	<3047:3040>	DCMP_ST_THLD_0_MSB	Determine upper limit to Window comperator 0
0x17D	<3055:3048>	DCMP_ST_THLD_0_LSB	Determine upper limit to Window-comparator 0
0x17E	<3063:3056>	DCMP_ST_THLD_1_MSB	Determine lower limit to Window comperator 0
0x17F	<3071:3064>	DCMP_ST_THLD_1_LSB	Determine lower limit to Window-comparator 0
0x180	<3079:3072>	DCMP_ST_THLD_2_MSB	Determine upper limit to Window comparator 1
0x181	<3087:3080>	DCMP_ST_THLD_2_LSB	Determine upper limit to Window-comparator 1
0x182	<3095:3088>	DCMP_ST_THLD_3_MSB	Determine lower limit to Window comperator 1
0x183	<3103:3196>	DCMP_ST_THLD_3_LSB	Determine lower limit to Window-comparator 1

Table 2: CNT2/DLY2 and CNT3/DLY3 counter data Control Registers

Address Byte	Register Bit	Block	Function
0xEC	<1891:1888>	CNT2 / DLY2 clock source selection	//Based on design, don't change it
UXEC	<11895:1892>	CNT2 / DLY2 MSB of CNT Data	Adjust the constituity of DID motion status Mation S1
0xED	<1903:1896>	CNT2 / DLY2 LSB of CNT Data	Adjust the sensitivity of PIR motion status, Motion_S1
0XF3	<1947:1944>	CNT3 / DLY3 clock source selection	//Based on design, don't change it
075	<1951:1948>	CNT3 / DLY3 MSB of CNT Data	Adjust the constituty of DID motion status Mation 52
0XF4	<1957:1952>	CNT3 / DLY3 clock source selection	Adjust the sensitivity of PIR motion status, Motion_S2



4. Design Simulation

The design simulation of the SLG47011 operating as a motion detector is shown in Figure 8.

The simulation assumes that the SLG47011 has just detected voltage variation on PIR#1.

The Buffer0 data is also changed according to the PIR#1 signal. The DCMP recognizes this as an object approaching PIR#1.



Figure 8. Simulation Result

5. Design Verification Using a Hardware Prototype

To detect a human approaching, we two PIR Click boards are used for validation. Each PIR click board is equipped with external band pass filters as a synthesised bandpass filter. When a human approaches an individual PIR sensor, the SLG47011 will detect PIR signal variation and reflect the motion status in real-time.



Figure 9. System Implementation

Channel 1 (yellow/top line) – PIN# 11 (CH1_N) → signal is filtered with low pass fc2 = 0.154 Hz Channel 2 (light blue/2nd line) – PIN# 7 (CH1_P) → signal is filtered with low pass fc1 = 3.380 Hz Math 1 (orange /bottom line) – Subtraction calculation: PIN# 7 - PIN# 11 D0 – PIN# 15 (Motion_S0) → output motion signal



Figure 10. Measurement: Human approaching PIR sensor (Distance is 50 cm)

PIR sensor ZRE200GE [5] was also used for validation. This PIR sensor is designed to deliver high performance and excellent EMI immunity. The tester is far away (2 meters) from the PIR sensor. Once the tester starts to move, the PIR sensor reflects this change in pyroelectricity. The SLG47011 captures the PIR signal and provides the motion status.





Figure 11. PIR signal measurement at 2 meters

Next, the tester is moved to a distance of 4 meters from the PIR sensor. Once the tester starts to move, the PIR sensor reflect the change in pyroelectricity. The SLG47011 captures the PIR signal and provides the motion status.



Channel 1 (yellow/top line) –PIR signal D0 - PIN# 15 (Motion_S0) \rightarrow output motion signal.

Figure 10. PIR signal measurement at 4 meters

6. Conclusion

The validation result verifies that the SLG47011 works well in PIR detection applications. The PIR analog signal needs an external bandpass filter to reduce noise. The internal window comparator can successfully differentiate the signal change.

7. Revision History

Revision	Date	Description
1.00	November 5, 2024	Initial release

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.