RENESAS

SLG51000, SLG51001 and SLG51002 Power Sequencer

Content

1.	Refe	rences	1
2.	Intro	duction	2
3.	Desc	ription	2
4.	Турі	cal Power-up/down Trigger Configurations	3
5.	Pow	er Sequencer in SLG51000, SLG51001 and SLG51002: Building Blocks & Timings	4
6.	Турі	cal Scenarios	7
	6.1	Six Rail Power Sequencer Triggered by GPIO	7
	6.2	Up/down Slot Sensitivity Setting Example	8
	6.3	Multiple Resources Configuration Example	10
	6.4	Power Slots Controlled by GPIOs, "Disable" Power Slot	13
	6.5	Power Up/Down, Power Slots Controlled by I ² C	15
	6.6	Crash Sequence Event Example	17
7.	Con	clusion	19
8.	Revi	sion History	20

1. References

For related documents and software, please visit:

Power GreenPAK | Renesas

Download our free GreenPAK Designer software [1] to open the .gp files [2] and view the proposed circuit design. Use the GreenPAK development tools [3] to freeze the design into your own customized IC in a matter of minutes. Find out more in a complete library of application notes [4] featuring design examples as well as explanations of features and blocks within the GreenPAK IC.

- [1] GreenPAK Designer Software, Software Download and User Guide
- [2] <u>SLG51000, SLG51001 and SLG51002 Power Sequencer.gp</u>, GreenPAK Design File
- [3] GreenPAK Development Tools, GreenPAK Development Tools Webpage
- [4] GreenPAK Application Notes, GreenPAK Application Notes Webpage
- [5] SLG51000 Datasheet
- [6] SLG51001 Datasheet
- [7] <u>SLG51002 Datasheet</u>

2. Introduction

The SLG51000, SLG51001 and SLG51002 supply controller provides a flexible power sequencer that controls the power-up and power-down timings for the six resource enable outputs feeding the matrix interconnect.

3. Description

The timing sequence is divided into six slots, or discrete periods of time between events. There are two dedicated configurable sequences, up and down. A sequence is initiated with the trigger-up and trigger-down control signals from the matrix interconnect. The matrix interconnect provides independent power-up and power-down enable signals for each power sequencer slot, applied during power up and power down sequences respectively. It is a configurable switch that allows its output ports to be sourced from its input ports. Figure 1 represents all inputs and outputs, trigger-up and trigger-down blocks, slots and resources of matrix interconnect which can be used to control the Power sequencer in the program interface of Go Configure Software Hub (GreenPAK designer) for SLG51000, SLG51001 and SLG51002 ICs.



Figure 1: Power sequencer pin functions

Two dedicated configurable sequences (up and down) are initiated with the Trigger up and Trigger down (see Figure 2) control signals from the matrix interconnect. The Trigger up and Trigger down inputs are only acted upon in the Idle and Seq up states, respectively. Triggering of a power-up sequence from Idle is prevented if a Trigger down is simultaneously requested. If a Trigger down occurs during the power-up sequence (at slots 0 through 5),

the sequencer will keep powering up until it reaches the Seq up state. In the Seq up state, the trigger-down signal is then re-evaluated. In the event triggered in the Seq up state, the power sequencer crashes down to the Idle state through states PS5 to PS0. The power sequencer also provides a crash sequence which is triggered either from the main FSM error conditions or from the power sequencer's trigger-crash input from the matrix interconnect. The trigger-crash input is OTP configurable as an active-high or active-low input to the power sequencer. The crash sequence operates in the same way as a power-down sequence with the exception that only the minimum (delay) slot timer is used to control slot advancing. The power-down enable inputs from the matrix interconnect are ignored during crash sequences.



Figure 2: Power sequencer state transitions

4. Typical Power-up/down Trigger Configurations

The Power Sequencer may be triggered by Low- or High-level signals and their combinations. The table below demonstrates the Power Sequencer trigger sensitivity configuring. Flexible configurations provide possibility to use many scenarios in accordance with different requirements of source signal to trigger-up or trigger-down the Power sequencer.

Table 1: Trigger configurations



Default	Idle Trigger up sense: High Seq up Trigger down sense:	Default power-up triggered by High level from source, power- down triggered by Low.
Inverted	Idle Trigger up sense: Low Seq up Trigger down sense: High	Inverted power-up triggered by Low level from source, power-down triggered by High.
Both high	Idle Trigger up sense: High ▼ Seq up Trigger down sense: High ▼	Power-up and power-down triggered by High level from different sources.
Both low	Idle Trigger up sense: Low Seq up Trigger down sense: Low	Power-up and power-down triggered by Low level from source. Power-up starts when High is set on Seq up. It is only possible to switch state from High to Low on Seq up block for power up/down.

5. Power Sequencer in SLG51000, SLG51001 and SLG51002: Building Blocks & Timings

There are two dedicated configurable sequences, up and down. Their implementation depends on the following building blocks:

a) **Resource** output EN feeding the matrix interconnect can be independently OTP programmed to define the slot in which a transition (enable/disable) will occur within each of the power sequences.

The resources are enabled in power sequencer slot states equal to, or greater than, the programmed slot number for both power-up and power-down sequences. The resources are disabled at slot states below the programmed value.

In the Idle state, resource enable outputs to the matrix interconnect are set to 0.

For power-up slots, the resource enable signals to the matrix interconnect are set as configured at the beginning of the slot. For power-down slots, the action is processed at the end of the slot.

b) **Slot** of the power sequencer supports OTP configurable minimum and maximum duration limits that are independent for each slot in each of the power sequences.

Enable sensitivity	Input signal	Time duration limit
High	Logic 1	Min time
High	Logic 0	Max time
Low	Logic 1	Max time
Low	Logic 0	Min time

Table 2: Selection of slot time duration limit

Figure 3 shows an example applying the min time duration limit both for the power up and power down sequence.



Figure 3a: State control timing diagrams of power sequencer triggered by GPIO - Power up sequence





Figure 3b: State control timing diagrams of power sequencer triggered by GPIO - Power down sequence

Note: Min time duration limits support a range of 0 to 32.64ms with a resolution of 128µs.

Max time duration limits support options of 10, 30, 50ms or disable. When Max time is set to Disable, advancing to the next slot happens when the input from the matrix interconnect goes to its active level.

- c) Idle allows initiation of power-up sequence with the trigger-up control signal from the matrix interconnect.
- d) **Seq Up** initiates power-down sequence by applying trigger-down control signal from the matrix interconnect.
- e) **Timer Expired** is the power sequencer component that outputs signals/flags if any of six discrete periods of time (slots) between events reaches the minimum or maximum set slot duration limits.
- f) Crash Sequence is triggered either from the main FSM error conditions or from the power sequencer's trigger-crash input from the matrix interconnect. The crash sequence operates in the same way as a power-down sequence with the exception that only the minimum slot timer is used to control slot advancing. The power-down enable inputs from the matrix interconnect are ignored during crash sequences.

If a crash sequence is triggered in the Seq up state, the power sequencer crashes down to the Idle state through states PS5 to PS0.

If a crash sequence is triggered during a power-up sequence (PS0 to PS5), the power sequencer begins the crash sequence by directly entering the PS5 state before crashing down to the Idle state through states PS4 to PS0. No extra resources are enabled as a result of jumping directly to the PS5 state from a lower power-up sequence state.

If a crash sequence is triggered during a power-down sequence (PS5 to PS0), the power sequencer crashes down to the Idle state from its current state.

6. Typical Scenarios

6.1 Six Rail Power Sequencer Triggered by GPIO

In this scenario, LDO1 to LDO6 need to be powered-up/down one-by-one via GPIO1 in accordance with triggerup/down and slots sensitivity configurations on Figure 4. On the timing diagrams (Figure 5, Figure 6), PS stands for the Power sequencer slot and represents the expected delay time that is individually configured for each sequence.

Properties		8					
	Idle			Power sequencer	_		
Trigger up sense	High	•	Look 1 Logic 1 Slot 0	Notion Slotting Resource 0		LD01	1000
	Seq up		Look 1	Sibti Recourse 1	•		
Trigger down sense:	Low	•	Logic 1 Slot 1 Si	Sloti Resource 1			
	Slot 0		Logic 1 Slot 2 Si	otz Slotz Resource 2		LD03	10015
Up enable sensitivity:	High	•				LD04	
Down enable sensitivity:	High	•	Logic 1 Slot 3 Si	bt3 Sibt3 Resource 3			_
	Slot 1		Look 1 Sot 4	SbM Resource 4		LDO5	
Up enable sensitivity:	High	•			•		
Down enable sensitivity:	High	•	Look 1 Logic 1 Slot 5 Si	ots Slots Resource 5	•		
	Slot 2						
Up enable sensitivity:	High	- GPD1		Idle			
Down enable sensitivity:	High	•	•	Seq up 🔷			
	Slot 3		⊷	Crash sequence			
Up enable sensitivity:	High	•		Timer expired			
Down enable sensitivity:	High	▼ Logic 1					
	Slot 4						
Up enable sensitivity:	High	- 8					
Down enable sensitivity:	High	•					
	Slot 5						
Up enable sensitivity:	High	•					
Down enable sensitivity:	High	•					

Figure 4: Six rail Power Sequencer triggered by GPIO



Figure 5: Expected power up timing diagram of power sequencer triggered by GPIO



Figure 6: Expected power down timing diagram of power sequencer triggered by GPIO





6.2 Up/down Slot Sensitivity Setting Example

Power slots have min (range from 0 to 32.64ms with a resolution of 128µs) or max (10, 30, 50ms or Disable) sequencing times. It is possible to configure sensitivity settings and change delay times by matching or mismatching the input trigger event with sensitivity settings on slots. Use static slot configurations with a hard matrix interconnect to "Logic 1" or "Logic 0" for permanent configuration or use the I²C block or GPIO for flexibility in selecting min or max delay times during chip operation.

	Slot 0													
Up enable		*]				Power se	equencer				_			
sensitivity:	Low			Jones I.		Shtt	Shift		∟			LD01	•	
Down enable sensitivity:	Low	•		Logic 1	Slot 0	SOU	Sibiti	Resource 0		•VIN1/2				
	Slot 1			Logic 1	Slot 1	Sibtl	Sibti Sibti	Resource 1	.	0VIN1/2				
Up enable sensitivity:	High	*		Logic 1		Sint2	Sibt2 Sibt2							
Down enable sensitivity:	Low			Logic 1	Slot 2	502	Slot2	Resource 2						VOUT4
	Slot 2			Lock 1	Slot 3	Slot3	Sibt3 Sibt3	Resource 3		•••••				
Up enable sensitivity:	Low	*		Lock 1	Slot 4	SIM	SibM	Resource 4	Ĺ.			LDOS		
Down enable sensitivity:	High	*		Logic 1	30.4			Kesdarce 4			_			
	Slot 3	_		Logic 1	Slot 5	SibtS	SIDES	Resource 5			•			
Up enable sensitivity:	High	•	e GP101			Id								
Down enable sensitivity:	High	*					_							
	Slot 4						_							
Up enable sensitivity:	Low	*					_							
Down enable sensitivity:	Low	¥	Logic 1			Timer e								
	Slot 5													
Up enable sensitivity:	High	•	8											
Down enable sensitivity:	High	*												

Figure 8: Power Sequencer triggered by GPIO with different up/down sensitivity settings



Figure 9: Expected power up timing diagram of power sequencer triggered by GPIO with different up/down sensitivity settings



Figure 10: Expected power down timing diagram of power sequencer triggered by GPIO with different up/down sensitivity settings



Figure 11 : Desired timing diagram of power sequencer triggered by GPIO with different up/down sensitivity settings

6.3 Multiple Resources Configuration Example

Some special cases require a startup with specific combinations of rail. The Power Sequencer can use flexible programmed sequencing with multiple rail startup configurations, skipped slots for longer delay time and different configured rails on Power up and Power down. Figure 12 shows an example of this.

perties		R										
	Idle						Powers	sequencer				
igger up sense:	High	•					-					
	Seq up				Logic 1 Logic 1	Slot 0	Slott	Slot0 Slot1	Resource 0	•		
gger down nse:	Low	*			-	_					VIN1/2	
	Slot 0				Logic 1 Logic 1	Slot 1	Slot1	Slott SlotD	Resource 1			
p enable nsitivity:	High	*			Looic 1			Slatt			VINB	
own enable nsitivity:	High	÷			Logic 1	Slot 2	Slat2	Slot1 Slot3	Resource 2			
	Slot 1				Logic 1	Slot 3	- Slot3	Slot5 Slot2	Resource 3	L.	VIN4	
o enable nsitivity:	High	٣			Logic 1	500.3	300	Slot2	Resource 3			
own enable nsitivity:	High	*			Logic 1	Slot 4	Slot4	Slot4	Resource 4	L.	VIN5	
	Slot 2	_			Logic 1	2014		Slot5	Resource 4			
o enable nsitivity:	High				Logic 1	Slot 5	Slot5	Slot3	Resource 5	.	VING	
own enable nsitivity:	High	٣			and the second sec			300				
	Slot 3			-0			_	idle				
o enable nsitivity:	High	٣										
own enable nsitivity:	High						Se	q up				
	Slot 4						Gash	sequence				
enable nsitivity:	High											
own enable nsitivity:	High		Logic 1				Timer	expired				
	Slot 5	_						6				
enable nsitivity:	High	*	i i i i i i i i i i i i i i i i i i i									

Figure 12: Multiple start up design

Event	In	Out	Selected LDOs
	Slot 0	Resource 0	LDO1
-	Slot 1	Resource 1,	LDO2, LDO3
	Slot 2	Resource 2	_
IDLE (Power up)	Slot 3	Resource 5	LDO6
_	Slot 4	Resource 4	LDO5
-	Slot 5	Resource 3	LDO4
	Slot 5	Resource 4, Resource 5	LDO5, LDO6
	Slot 4	-	-
SEQ UP (Power down)	Slot 3	Resource 2	LDO3
	Slot 2	Resource 3	LDO4
	Slot 1	Resource 0	LDO1
	Slot 0	Resource 1	LDO2

*Note: when you are setting up multiple start up, look at the State control timing diagram in the Go Configure Software Hub to check output resources enabled in accordance with slots.



Figure 13: Power up timing diagram triggered by GPIO with multiple up/down start up



Figure 14: Power down timing diagram triggered by GPIO with multiple up/down start up



Figure 15: Desired timing diagram of power sequencer triggered by GPIO with multiple up/down settings

6.4 Power Slots Controlled by GPIOs, "Disable" Power Slot

The GPIOs can be used to control duration time. This provides a flexible power sequencer that controls the powerup/down timings. Figure 16 shows the selected sequence time is divided between external events from GPIOs per two slots on each, from GPIO2 to GPIO4.

The "Disable" option provides the possibility to wait or check external signals on a slot's input and continue the sequence according to the programmed scenario.



Figure 16: Power slots min/max time controlled by GPIOs



Figure 17: Power up timing diagram with "Disable" on PS4 and min/max time controlled by GPIOs



Figure 18: Power down timing diagram with min/max time controlled by GPIOs



Figure 19: Desired timing diagram of power sequencer with min/max time controlled by GPIOs

6.5 Power Up/Down, Power Slots Controlled by I²C

Another way to use the Power Sequencer is to control it via the I²C block. This allows one to control the PMIC's sequencing scenarios with an external MCU. Figure 20 shows a simple example with power up, power down and the slot's min or max time duration selected by I²C commands.



Figure 20: Power slots min/max time, Power up/down controlled by I²C

SLG51000, SLG51001 and SLG51002 Power Sequencer







Figure 22: Timing diagram of Power down and min/max slot time controlled by I²C



Figure 23: Desired timing diagram of Power down and min/max slot time controlled by I²C

6.6 Crash Sequence Event Example

The block provides an emergency interrupt of sequences with external (GPIO, I²C) or internal (Temp sensor, LDO_VOUT_OK, ILIM, LUT configured settings) signal trigger events, and operates only the minimum slot timer to control slot advancing even if the maximum time is configured. The power-down enable inputs from the matrix interconnect are ignored during crash sequences.



Figure 24: Power up/down and Crash Sequencer controlled by GPIO

SLG51000, SLG51001 and SLG51002 Power Sequencer



Figure 25: Timing diagram of Power up



Figure 26: Timing diagram of Power down



Figure 27: Desired timing diagram of power sequencer with crash sequence triggered by GPIOs

7. Conclusion

The SLG51000, SLG51001 and SLG51002 Power Sequencer allows for a variety of configurations. It can provide very flexible usage with customized power up and power down sequences. Sequencing can be controlled by a hardwired connection through GPIOs or using an external MCU with an I²C block by sending control commands.

8. Revision History

Revision	Date	Description
1.00	Nov 7, 2022	Initial release.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.