

Abstract

This application note will review the basic principles surrounding Unclamped Inductive Switching (UIS). It will examine what it is, the typical UIS ratings reflected on datasheets and how designers can properly use them. The main purpose of this application note then, is to supply designers with useful tools and information needed to appropriately deal with UIS related issues in their circuits.

Table of Contents

The Need for Power MOSFET Avalanche Ruggedness	2
Avalanche Ruggedness Test Method	2
Datasheet Avalanche Ratings	3
Single Pulse Avalanche Ratings	3
EAS vs Starting Junction Temperature	4
Energy in Avalanche, Repetitive Pulse (EAR)	4
Conclusion	5

List of Figures

FIGURE 1.	Drain-to-Source Overvoltage Transient During Turn-Off	2
FIGURE 2.	UIS Test Circuit	2
FIGURE 3.	UIS Waveforms	2
FIGURE 4.	Modified UIS Test Circuit	3
FIGURE 5.	Modified UIS Test Circuit Waveforms	3
FIGURE 6.	Measured EAS vs I_{AS}	3
FIGURE 7.	Avalanche Current vs Time	4
FIGURE 8.	Transient Thermal Response Curve	4
FIGURE 9.	Power Pulse Conversion	5

The Need for Power MOSFET Avalanche Ruggedness

Power MOSFETs inherently have extremely fast switching speeds. As a result, designers often use them in high speed switching circuits which take advantage of this capability.

Using MOSFETs in high speed switching circuits can lead to device stress not normally encountered in slower switching circuits. In fact, switching speeds may be so fast that at device turn-off, small parasitic inductance in the circuit can lead to significant overvoltage transients (Figure 1). This is due to the fact that when current through an inductor is abruptly turned off, the inductor's magnetic field will induce a counter Electromagnetic Force (EMF) resisting the change. If the resulting voltage transient is large enough, the MOSFET may be forced into drain-to-source avalanche, $V_{(BR)DSS}$.




FIGURE 1. DRAIN-TO-SOURCE OVERVOLTAGE TRANSIENT DURING TURN-OFF

The peak overvoltage transient during turn-off can be determined by Equation 1.

$$V_{SPK} = L \cdot di/dt + V_{DD} \quad (\text{EQ. 1})$$

Where:

V_{SPK} = Peak overvoltage transient voltage

L = Load inductance

di/dt = Rate of change of current at turn-off

V_{DD} = Supply voltage

According to Equation 1, the faster the switching speed and/or the higher the load current the more likely a device is to experience an overvoltage transient. Currents and switching speeds may be so high in some circuits that even low parasitic inductance may be enough to force devices into avalanche and possible device destruction.

Due to their inherently fast switching speeds, it is clear that power MOSFETs need to be designed and manufactured to insure that they have adequate avalanche ruggedness for today's high performance circuits.

Avalanche Ruggedness Test Method

The avalanche ruggedness of a device can be measured using a test circuit that performs an Unclamped Inductive Switching (UIS) function like the one shown in Figure 2. This type of circuit mimics the actual application where unclamped inductive loads are present. A device is considered rugged if it survives the test at the specified test conditions. Intersil "KGF" MOSFETs are 100% avalanche tested.




FIGURE 2. UIS TEST CIRCUIT

The operation of this test circuit is as follows:

1. At time zero, the input gate drive is turned on.
2. The MOSFET then switches on and I_D current rises to the desired test current at the rate defined by Equation 2.
$$di/dt = \frac{V_{DD}}{L} \quad (\text{EQ. 2})$$
3. Once the desired test current is reached, the gate drive is switched off, which abruptly turns off the MOSFET. Since the inductive load current cannot change instantaneously, the EMF of the inductor drives the MOSFET into drain-to-source avalanche (Figure 3).




FIGURE 3. UIS WAVEFORMS

The critical equations resulting from this UIS test circuit are shown in Equations 3 through 6:

$$V_{(BR)eff} = 1.3L \cdot \text{Rated } V_{(BR)DSS} \quad (\text{EQ. 3})$$

$$t(av) = \frac{(I_O \cdot L)}{(V_{(BR)eff} - V_{DD})} \quad (\text{EQ. 4})$$

$$EAS = 1/2 \cdot I_O \cdot V_{(BR)eff} \cdot t(av) \quad (\text{EQ. 5})$$

or

$$EAS = 1/2 \cdot L \cdot I_O^2 \cdot \frac{V_{(BR)eff}}{(V_{(BR)eff} - V_{DD})} \quad (\text{EQ. 6})$$

Where:

$V_{(BR)eff}$ = Effective drain-to-source breakdown voltage at peak discharge current. Note that $V_{(BR)eff}$ is much higher than the device's $V_{(BR)DSS}$ rating found on datasheets. This is because:

1. Device manufacturers guard-band their specifications.
2. The UIS avalanche current is much higher than that specified for $V_{(BR)DSS}$ and $V_{(BR)DSS}$ increases with current.

3. The device heats up during UIS and $V_{(BR)DSS}$ increases with temperature. A value of $1.3 \cdot V_{(BR)DSS}$ has been found to be a good rule of thumb for $V_{(BR)eff}$.

$t(av)$ = Time in avalanche

EAS = Energy in avalanche, single pulse

I_O = Peak current being discharged

L = Load inductance

V_{DD} = Supply voltage

Another commonly used test circuit for UIS is shown in [Figure 4](#). Its advantage over the previously described test circuit is that it switches out the V_{DD} supply during avalanche by use of a High Speed Switch (HSW).




FIGURE 4. MODIFIED UIS TEST CIRCUIT

By switching out the supply voltage during device avalanche, two significant advantages are made available. First, the user can increase the V_{DD} supply beyond the MOSFET's maximum rated V_{DS} . This speeds up the inductor's initial charge ramp time leading to overall faster test times as well as less device on-state time and therefore less self heating of the device prior to avalanche. Secondly, the UIS test circuit calculations are simplified to the following in [Equations 7](#) and [8](#):

$$t(av) = \frac{(I_O \cdot L)}{(V_{(BR)eff})} \quad (EQ. 7)$$

$$EAS = 1/2 \cdot L \cdot I_O^2 \quad (EQ. 8)$$

Both test circuits shown in [Figures 3](#) and [4](#) are industry recognized test circuits for UIS. They conform to both JEDEC standard No. 24-5 and MIL-STD750D method 3470.2.

Due to the advantages noted, Intersil uses the test circuit shown in [Figure 4](#). However, actual application circuits used by designers do not usually switch out the V_{DD} supply during avalanche. Thus, the proper circuit equations to be used by designers are generally those resulting from the test circuit shown in [Figure 3](#).




FIGURE 5. MODIFIED UIS TEST CIRCUIT WAVEFORMS

Datasheet Avalanche Ratings

MOSFET manufacturers generally provide some form of UIS avalanche ratings on their datasheets to inform the customer of a device's capability to withstand inductively induced overvoltage spikes. The UIS specifications supplied by Intersil and covered in this application note are as follows:

- Energy in Avalanche, Single pulse (EAS)
- Current in Avalanche, Single pulse (IAS)
- EAS vs starting junction temperature
- Energy in Avalanche, Repetitive pulse (EAR)

Single Pulse Avalanche Ratings

UIS ratings for MOSFETs originated in the mid 1980's and have since taken the form of specifying the amount of energy or Joules a device can safely handle in avalanche resulting from an inductive load. The EAS (Energy in Avalanche, Single pulse) rating was developed and is now displayed on most manufacturers power MOSFET datasheets.

Many manufacturers specify EAS at the continuous current rating of the device. Since measured EAS capability of a MOSFET is inversely proportional to the avalanche current ([Figure 6](#)), the reasoning is that the continuous current rating of a device is considered the worst case condition. This would, in fact, be the case if designers always use the device at or below this value. The problem with this type of rating however, is it may not be adequate for many of today's circuits.

In high performance circuits, designers routinely push devices to extreme conditions of both current and switching speed. For example, in order to achieve high currents in certain applications, designers will parallel MOSFET devices. The total switched current in this type of arrangement may be many times the continuous current rating of any one single device being paralleled. Having said that, it should be noted that MOSFETs connected in parallel do not equally share current when they are avalanched. This is different than when operating them in a conduction state. In avalanche, the device with the lowest breakdown voltage or with the faster switching time will go into avalanche first and sink most if not all of the total switched current. The resulting stress in avalanche for that particular device is therefore much higher than it would have experienced if it had been avalanched at the lower value of a continuous current rating.




FIGURE 6. MEASURED EAS vs I_{AS}

To provide customers with a usable high current avalanche specification, Intersil includes a high current IAS (Current In Avalanche, Single pulse) rating on datasheets in the Absolute Maximum Ratings table. The I_{AS} value stated on the datasheet is much higher than the continuous current rating. It is the absolute highest current the device can safely handle in avalanche.

To aid the designer in determining a device's EAS or I_{AS} capability over a range of avalanche conditions, Intersil also includes an Avalanche Safe Operating Area (ASOA) curve on datasheets. This allows designers to know under a wide range of currents and inductances whether or not the device is exceeding its avalanche capability (Figure 7). The curve is constructed so as to insure that the device will never exceed its actual EAS capability nor push the device beyond its known reliable and safe mode of operation. The safe area of operation is the area under the curve.




FIGURE 7. AVALANCHE CURRENT vs TIME

There are several ways a designer can use the ASOA curve.

1. The designer can directly measure the current and time in avalanche and compare it to the ASOA curve shown on the datasheet.
2. Based on known load inductance, V_{DD} supply voltage and the current being switched, the designer can use Equation 2 on page 2 and solve for time in avalanche (dt). Then simply compare the IAS and t_{av} values to the ASOA curve provided on the device's datasheet to insure safe operation.
3. The designer can use I_{AS} and t_{av} points from the ASOA curve line to calculate EAS vs I_{AS} capability using Equation 5.

EAS vs Starting Junction Temperature

Another critical component to a complete UIS rating is the devices starting junction temperature. Actual EAS capability is inversely proportional to a devices starting junction temperature. Measured UIS device failure has been shown to generally occur when the devices silicon has reached its intrinsic temperature, typically around $+380^{\circ}\text{C}$. During a UIS failure, some location on the silicon has reached this intrinsic temperature and a short occurs at that location, which destroys the device. Since the power generated by UIS pulse raises the devices junction temperature, any starting junction temperature above $+25^{\circ}\text{C}$ will reduce its EAS capability.

Even though actual UIS failure occurs at a silicon temperature of roughly $+380^{\circ}\text{C}$, the devices junction temperature should always be kept at or below its rated T_{JMAX} as shown on the device's datasheet. This insures good long term reliability. To help the designer insure this, Equation 9 is provided. This equation allows a designer to derate a devices EAS capability from starting junction temperatures of $+25^{\circ}\text{C}$ up to the devices rated T_{JMAX} .

$$EAS(T_{JSTART}) = EAS(+25^{\circ}\text{C}) \cdot \left[\frac{(T_{JMAX} - T_{JSTART})}{(T_{JMAX} - 25^{\circ}\text{C})} \right]^2 \quad (\text{EQ. 9})$$

Using this equation, you will find that the devices EAS capability is derated to zero when the starting junction temperature reaches T_{JMAX} . This is done to insure good reliability over time. Operating the device at higher junction temperatures may reduce the long term reliability of the device.

Energy in Avalanche, Repetitive Pulse (EAR)

Some power switching circuits are designed such that they avalanche the MOSFET repetitively. Therefore, device manufacturers need to be able to provide designers with a way to know if they are exceeding device capability and reliability in such cases or not. The industry term established for this capability is called Energy in Avalanche Repetitive pulse (EAR).

The EAR capability of a MOSFET is basically a transient thermal parameter and can be calculated using the devices own transient thermal response curve.




FIGURE 8. TRANSIENT THERMAL RESPONSE CURVE

A Transient Thermal Response curve like the one shown in Figure 8 is derived using rectangular power pulses. A UIS power pulse however, is not a rectangular power pulse, it is triangular (see Figure 9). Therefore, this difference must be dealt with in order to properly use a transient thermal response curve for EAR calculations.




FIGURE 9. POWER PULSE CONVERSION

The well established method to convert a triangular power pulse into a rectangular one is as follows:

$$P(\text{rect}) = 0.7 \cdot P_{PK} \quad (\text{EQ. 10})$$

$$pw(\text{rect}) = pw \cdot 0.71 \quad (\text{EQ. 11})$$

Where:

$P(\text{rect})$ = Equivalent rectangular power

$pw(\text{rect})$ = Equivalent rectangular pulse width

P_{PK} = Peak triangular power

pw = Triangular pulse width

The key to such a conversion is that the energy of the pulse in both the triangular and equivalent rectangular pulse is roughly the same.

With this understanding in mind, an EAR can be determined for the MOSFET at any pulse width and duty cycle such that the device does not exceed its T_{JMAX} as shown on the datasheet. Equation 12 is used to make this determination:

$$EAR = \left[\frac{(T_{JMAX} - T_X)}{(r(t)_{\text{eff}} \cdot R_{\theta JX})} \right] \cdot pw(\text{rect}) \quad (\text{EQ. 12})$$

Where:

T_X = Reference temperature (i.e., ambient or ball)

$r(t)_{\text{eff}}$ = Normalized transient thermal resistance at an equivalent rectangular pulse width of $pw \cdot 0.71$

$R_{\theta JX}$ = thermal resistance junction to reference point (i.e., ambient or ball).

For example, under the following conditions what is the devices EAR capability?

Max T_J = +150°C

Ambient Temperature = +25°C

$R_{\theta JA}$ = +45°C/W

pw = 200μs

DT = 20%

The $r(t)_{\text{eff}}$ would be the $r(t)$ for a $pw(\text{rect})$ of 142μs ($200\mu s \cdot 0.71$) with a duty cycle of 20%. Using the Transient Thermal Response curve shown in Figure 8 for this example, $r(t)_{\text{eff}} = 0.2$.

Therefore, the devices EAR capability under these conditions is:

$$EAR = [(150^\circ\text{C} - 25^\circ\text{C}) / (0.2 \cdot 45^\circ\text{C/W})] \cdot 142\mu s = 19.72\text{mJ}$$

If by using Equations 5 or 6 you find that the devices single pulse avalanche energy exceeds the calculated EAR capability, then the devices junction temperature during repetitive pulsing of this pulse will exceed T_{JMAX} as shown on the datasheet and therefore device reliability cannot be guaranteed.

Conclusion

This application note has covered basic UIS principles and examined typical UIS ratings reflected on Intersil datasheets. The necessary equations along with examples have been provided in order to show designers how to properly deal with UIS related issues in their circuits and to maintain good device reliability.

The following conditions must be satisfied in order to insure Intersil devices are operated within their safe area for UIS.

1. The devices IAS rating must never be exceeded.
2. The MOSFET must never operate outside the bounds of the ASOA curve.
3. The devices rated T_{JMAX} must never be exceeded.

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
 4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
 6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
 11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)



SALES OFFICES

Renesas Electronics Corporation

<http://www.renesas.com>

Refer to "<http://www.renesas.com/>" for the latest and detailed information.

Renesas Electronics America Inc.
1001 Murphy Ranch Road, Milpitas, CA 95035, U.S.A.
Tel: +1-408-432-8888, Fax: +1-408-434-5351

Renesas Electronics Canada Limited
9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3
Tel: +1-905-237-2004

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-651-700, Fax: +44-1628-651-804

Renesas Electronics Europe GmbH
Arcadiastrasse 10, 40472 Düsseldorf, Germany
Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
Room 1709 Quantum Plaza, No.27 ZhichunLu, Haidian District, Beijing, 100191 P. R. China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, 200333 P. R. China
Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited
Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2265-6688, Fax: +852-2886-9022

Renesas Electronics Taiwan Co., Ltd.
13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan
Tel: +886-2-8175-9600, Fax: +886-2-8175-9670

Renesas Electronics Singapore Pte. Ltd.
80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949
Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd.
Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics India Pvt. Ltd.
No.777C, 100 Feet Road, HAL 2nd Stage, Indiranagar, Bangalore 560 038, India
Tel: +91-80-67208700, Fax: +91-80-67208777

Renesas Electronics Korea Co., Ltd.
17F, KAMCO Yangjae Tower, 262, Gangnam-daero, Gangnam-gu, Seoul, 06265 Korea
Tel: +82-2-558-3737, Fax: +82-2-558-5338