

ISL70227SRH

36V Radiation Hardened Dual Precision Operational Amplifier

FN7925 Rev 2.00 July 18, 2014

The ISL70227SRH is a high precision dual operational amplifier featuring very low noise, low offset voltage, low input bias current and low temperature drift. These features, plus its radiation tolerance, make the ISL70227SRH the ideal choice for applications requiring both high DC accuracy and AC performance. The combination of precision, low noise and small footprint provides the user with outstanding value and flexibility relative to similar competitive parts.

Applications for these amplifiers include precision and analytical instrumentation, active filters, precision power supply controls, and industrial controls.

The ISL70227SRH is available in a 10 Ld hermetic ceramic flatpack and operates over the extended temperature range of $-55\,^{\circ}$ C to $+125\,^{\circ}$ C.

Applications

- · Precision Instruments
- · Industrial Controls
- · Active Filter Blocks
- · Data Acquisition
- · Power Supply Control


Features

Wide supply range	4.5V to 36V max
Very low voltage noise	2.5nV/√Hz, typ
Gain-bandwidth product	10MHz
Superb offset drift	1µV/°C, max
Operating temperature range	55°C to +125°
• Low input voltage offset	10µV, typ
• Input bias current	1nA, typ

- · Unity gain stable
- · No phase reversal
- · Radiation tolerance
- SEL immune (SOI process)

Related Literature

- AN1669, "ISL70227SRH Evaluation Board User's Guide"
- AN1756, "Single Events Effects Testing of the ISL70227SRH, Dual 36V Rad Hard Precision Operational Amplifiers"



Sallen-Key Low Pass Filter (1MHz)
FIGURE 1. TYPICAL APPLICATION



FIGURE 2. OFFSET VOLTAGE vs RADIATION

Ordering Information


ORDERING NUMBER	PART MARKING	TEMP RANGE (°C)	PACKAGE (Pb-Free)	PKG. DWG.#
ISL70227SRHMF (Note 1)	ISL70227 SRHMF	-55 to +125	10 Ld FLATPACK	K10.A
ISL70227SRHF/PROTO (Note 1)	ISL70227 SRHF/PROTO	-55 to +125	10 Ld FLATPACK	K10.A
ISL70227SRHMX		-55 to +125	DIE	
ISL70227SRHX/SAMPLE		-55 to +125	DIE	
ISL70227MHEVAL1Z	Evaluation Board	•	·	

NOTES:

1. These Intersil Pb-free Hermetic packaged products employ 100% Au plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations.


Pin Configuration







Pin Descriptions

PIN NUMBER	PIN NAME	EQUIVALENT CIRCUIT	DESCRIPTION			
3	+IN_A	Circuit 1	Amplifier A Non-inverting Input			
5	V-	Circuit 3	Negative Power Supply			
7	+IN_B	Circuit 1	Amplifier B Non-inverting Input			
8	-IN_B	Circuit 1	Amplifier B Inverting Input			
9	OUT B	Circuit 2	Amplifier B Output			
10	V+	Circuit 3	Positive Power Supply			
1	OUT A	Circuit 2	Amplifier A Output			
2	-IN_A	Circuit 1	Amplifier A Inverting Input			
4, 6	NC	-	Not Connected – This pin is not electrically connected internally.			





CIRCUIT 2



Absolute Maximum Ratings

Maximum Supply Voltage
Maximum Differential Input Current
Maximum Differential Input Voltage0.5V
Min/Max Input Voltage V 0.5V to V+ + 0.5V
Max/Min Input Current for
Input Voltage >V+ or <v td="" ±20ma<=""></v>
Output Short-Circuit Duration
(1 Output at a Time) Indefinite
ESD Tolerance
Human Body Model (Tested per JESD22-A114F)2kV
Machine Model (Tested per EIA/JESD22-A115-A)300V
Charged Device Model (Tested per JESD22-C101D)
Di-electrically Isolated PR40 Process Latch-up free

Thermal Information

Thermal Resistance (Typical)	$\theta_{JA}(^{\circ}C/W)$	θ_{JC} (°C/W)
10 Ld Ceramic Flatpack (Notes 2, 3)	130	20
Storage Temperature Range	6	5°C to +150°C

Recommended Operating Conditions

Ambient Operating Temperature Range	55°C to +125°C
Maximum Operating Junction Temperature	+150°C
Supply Voltage	5V (±2.5V) to 30V (±15V)

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES

- 2. θ_{JA} is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
- 3. For θ_{JC} , the "case temp" location is the center of the exposed metal pad on the package underside.

Electrical Specifications $V_S \pm 15V$, $V_{CM} = 0$, $V_O = 0V$, $R_L = 0$ pen, $T_A = +25$ °C, unless otherwise noted. Boldface limits apply across the operating temperature range, -55°C to +125°C, and over the radiation tolerance limit with exposure at a high dose rate.

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 4)	TYP	MAX (Note 4)	UNIT
V _{os}	Offset Voltage		-75	-10	75	μV
			-100	-	100	μV
TCV _{OS}	Offset Voltage Drift		-1	0.1	1	μV/°C
Ios	Input Offset Current		-10	1	10	nA
			-12	-	12	nA
I _B	Input Bias Current		-10	1	10	nA
			-12	-	12	nA
V _{CM}	Input Voltage Range	Guaranteed by CMRR	-13	-	13	٧
			-12	-	12	٧
CMRR	Common-Mode Rejection Ratio	V _{CM} = -13V to +13V	115	120	-	dB
		V _{CM} = -12V to +12V	115	-	-	dB
PSRR	Power Supply Rejection Ratio	V _S = ±2.25V to ±5V	110	117	-	dB
		$V_S = \pm 3V \text{ to } \pm 15V$	110	-	-	dB
A _{VOL}	Open-Loop Gain	$V_0 = -13V$ to $+13V$ $R_L = 10k\Omega$ to ground	1000	1500	-	V/mV
V _{OH}	Output Voltage High	$R_L = 10k\Omega$ to ground	13.5	13.65	-	٧
			13.2	-	-	٧
		$R_L = 2k\Omega$ to ground	13.4	13.5	-	٧
			13.1	-	-	٧
V _{OL}	Output Voltage Low	$R_L = 10k\Omega$ to ground	-	-13.65	-13.5	٧
			-	-	-13.2	٧
		$R_L = 2k\Omega$ to ground	-	-13.5	-13.4	٧
			-	-	-13.1	٧



Electrical Specifications $V_S \pm 15V$, $V_{CM} = 0$, $V_O = 0V$, $R_L = Open$, $T_A = +25\,^{\circ}$ C, unless otherwise noted. Boldface limits apply across the operating temperature range, -55 °C to +125 °C, and over the radiation tolerance limit with exposure at a high dose rate. (Continued)

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 4)	TYP	MAX (Note 4) 2.8	UNIT mA
I _S	Supply Current/Amplifier		-	2.2		
			-	-	3.7	mA
I _{SC}	Short-Circuit	$R_L = 0\Omega$ to ground	-	±45	-	mA
V _{SUPPLY}	Supply Voltage Range	Guaranteed by PSRR	±2.25	-	±15	V
C SPECIFICATI	ONS			1	1	
GBW	Gain Bandwidth Product		-	10	-	MHz
e _{np-p}	Voltage Noise	0.1Hz to 10Hz	-	85	-	nV _{P-P}
e _n	Voltage Noise Density	f = 10Hz	-	3	-	nV/√Hz
e _n	Voltage Noise Density	f = 100Hz	-	2.8	-	nV/√Hz
e _n	Voltage Noise Density	f = 1kHz	-	2.5	-	nV/√Hz
e _n	Voltage Noise Density	f = 10kHz	-	2.5	-	nV/√Hz
in	Current Noise Density	f = 10kHz	-	0.4	-	pA/√Hz
THD + N	Total Harmonic Distortion + Noise $1kHz$, $G = 1$, $V_0 = 3.5V_{RMS}$, - 0.000 $R_L = 2k\Omega$		0.00022	-	%	
RANSIENT RES	SPONSE			1	1	
SR	Slew Rate	$A_V = 10, R_L = 2k\Omega, V_0 = 4V_{P-P}$	-	±3.6	-	V/µs
t _r , t _f , Small Signal	Rise Time 10% to 90% of V _{OUT}	$A_V = -1$, $V_{OUT} = 100 \text{mV}_{P-P}$, $R_f = R_g = 2k\Omega$, $R_L = 2k\Omega$ to V_{CM}	-	36	-	ns
	Fall Time 90% to 10% of V _{OUT}	$A_V = -1$, $V_{OUT} = 100 \text{mV}_{P-P}$, $R_f = R_g = 2k\Omega$, $R_L = 2k\Omega$ to V_{CM}	-	38	-	ns
t _s	Settling Time to 0.1% 10V Step; 10% to V _{OUT}	$A_V = -1$, $V_{OUT} = 10V_{P-P}$, $R_g = R_f = 10k$, $R_L = 2k\Omega$ to V_{CM}	-	3.4	-	μs
	Settling Time to 0.01% 10V Step; 10% to V _{OUT}	$A_{V} = -1, V_{OUT} = 10V_{P-P},$ $R_{L} = 2k\Omega \text{ to } V_{CM}$	-	3.8	-	μs
t _{OL}	Output Overload Recovery Time	$A_V = 100$, $V_{IN} = 0.2V$, $R_L = 2k\Omega$ to V_{CM}	-	1.7	-	μs

Electrical Specifications $V_S \pm 5V$, $V_{CM} = 0$, $V_O = 0V$, $T_A = +25$ °C, unless otherwise noted. Boldface limits apply across the operating temperature range, -55°C to +125°C.

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 4)	ТҮР	MAX (Note 4)	UNIT
V _{os}	Offset Voltage		-	-10	-	μV
TCV _{OS}	Offset Voltage Drift		-	.1	-	μV/°C
I _{os}	Input Offset Current		-	1	-	nA
I _B	Input Bias Current		-	1	-	nA
CMRR	Common-Mode Rejection Ratio	$V_{CM} = -3V \text{ to } +3V$	-	120	-	dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2.25 V \text{ to } \pm 5 V$	-	125	-	dB
A _{VOL}	Open-Loop Gain	$V_0 = -3V \text{ to } +3V$ $R_L = 10k\Omega \text{ to ground}$	-	1500	-	V/mV
V _{OH}	Output Voltage High	$R_L = 10k\Omega$ to ground	-	3.65	-	٧
		$R_L = 2k\Omega$ to ground	-	3.5	-	



Electrical Specifications $V_S \pm 5V$, $V_{CM} = 0$, $V_O = 0V$, $T_A = +25$ °C, unless otherwise noted. Boldface limits apply across the operating temperature range, -55°C to +125°C. (Continued)

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 4)	TYP	MAX (Note 4)	UNIT
V _{OL}	Output Voltage Low	$R_L = 10k\Omega$ to ground	-	-3.65	-	٧
		$R_L = 2k\Omega$ to ground	-	-3.5	-	
I _S	Supply Current/Amplifier		-	2.2	-	mA
I _{SC}	Short-Circuit		-	±45	-	mA
AC SPECIFICAT	IONS					
GBW	Gain Bandwidth Product		-	10	-	MHz
THD + N	Total Harmonic Distortion + Noise	1kHz, G = 1, Vo = $2.5V_{RMS}$, R _L = $2k\Omega$	-	0.0034	-	%
RANSIENT RE	SPONSE		1	1	1	
SR	Slew Rate	$A_V = 10$, $R_L = 2k\Omega$	-	±3.6	-	V/µs
t _r , t _f , Small Signal	Rise Time 10% to 90% of V _{OUT}	$A_V = -1, V_{OUT} = 100 \text{mV}_{P-P},$ $R_f = R_g = 2k\Omega, R_L = 2k\Omega \text{ to } V_{CM}$	-	36	-	ns
	Fall Time 90% to 10% of V _{OUT}	$A_{V} = -1, V_{OUT} = 100 \text{mV}_{P-P},$ $R_{f} = R_{g} = 2k\Omega, R_{L} = 2k\Omega \text{ to } V_{CM}$	-	38	-	ns
t _s	Settling Time to 0.1%	$A_V = -1, V_{OUT} = 4V_{P-P},$ $R_f = R_g = 2k\Omega, R_L = 2k\Omega \text{ to } V_{CM}$	-	1.6	-	μs
	Settling Time to 0.01%	$A_{V} = -1, V_{OUT} = 4V_{P-P},$ $R_{f} = R_{g} = 2k\Omega, R_{L} = 2k\Omega \text{ to } V_{CM}$	-	4.2	-	μs

NOTE:

Post Radiation Characteristics $V_S \pm 15V$, $V_{CM} = 0V$, $V_0 = 0V$, V_0

PARAMETER	DESCRIPTION	CONDITIONS	50k RAD	75k RAD	100k RAD	UNIT
V _{os}	Offset Voltage		34	30	30	μV
I _{os}	Input Offset Current		-1	-1	-2	nA
I _B	Input Bias Current		-1	-2	-3	nA
CMRR	Common-Mode Rejection Ration	V _{CM} = -13V to +13V	155	155	155	dB
PSRR	Power Supply Rejection Ratio	V _S = ±2.25V to ±15V	116	116	116	dB
A _{VOL}	Open-Loop Gain	$V_0 = -13V$ to +13V R _L = 10k Ω to ground	3500	3500	3500	V/mV
I _S	Supply Current/Amplifier		2.2	2.2	2.2	mA



^{4.} Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.

Post Radiation Characteristics $V_S \pm 15V$, $V_{CM} = 0V$, $V_O = 0V$, $V_O = 0V$, $V_C = 0V$, V_C




FIGURE 3. OFFSET VOLTAGE vs RADIATION




FIGURE 4. POSITIVE INPUT BIAS CURRENT vs RADIATION




FIGURE 5. NEGATIVE INPUT BIAS CURRENT vs RADIATION



FIGURE 6. OFFSET CURRENT vs RADIATION




FIGURE 7. TOTAL SUPPLY CURRENT vs RADIATION



Typical Performance Curves $v_S = \pm 15V$, $V_{CM} = 0V$, $R_L = 0$ pen, unless otherwise specified.




FIGURE 8. INPUT NOISE VOLTAGE 0.1Hz TO 10Hz




FIGURE 9. INPUT NOISE VOLTAGE SPECTRAL DENSITY




FIGURE 10. INPUT NOISE CURRENT SPECTRAL DENSITY




FIGURE 11. PSRR vs FREQUENCY, $V_S = \pm 5V$, $\pm 15V$




FIGURE 12. CMRR vs FREQUENCY, $V_S = \pm 2.25, \pm 5V, \pm 15V$




FIGURE 13. V_{OS} vs TEMPERATURE



Typical Performance Curves $v_S = \pm 15$ V, $v_{CM} = 0$ V, $R_L = 0$ pen, unless otherwise specified. (Continued)




FIGURE 14. I_{B+} vs TEMPERATURE




FIGURE 15. IB. vs TEMPERATURE




FIGURE 16. I_{OS} vs TEMPERATURE




FIGURE 17. SUPPLY CURRENT vs TEMPERATURE




FIGURE 18. V_{OH} vs TEMPERATURE, $V_S = \pm 15V$




FIGURE 19. V_{OL} vs TEMPERATURE, $V_S = \pm 15V$






FIGURE 20. V_{OH} vs OUTPUT CURRENT




FIGURE 21. OPEN-LOOP GAIN, PHASE vs FREQUENCY, R_L = 10k Ω , C_I = 10pF




FIGURE 22. V_{OL} vs OUTPUT CURRENT




FIGURE 23. OPEN-LOOP GAIN, PHASE vs FREQUENCY, R_L = 10k Ω , C_I = 100pF




FIGURE 24. FREQUENCY RESPONSE vs CLOSED LOOP GAIN




FIGURE 25. GAIN vs FREQUENCY vs TEMPERATURE






FIGURE 26. FREQUENCY RESPONSE vs FEEDBACK RESISTANCE $R_{\rm f}/R_{\rm g}$




FIGURE 27. GAIN vs FREQUENCY vs RL




FIGURE 28. GAIN vs FREQUENCY vs C₁




FIGURE 29. GAIN vs FREQUENCY vs SUPPLY VOLTAGE




FIGURE 30. LARGE SIGNAL 10V STEP RESPONSE, $V_S = \pm 15V$




FIGURE 31. LARGE SIGNAL 10V STEP RESPONSE, $V_S = \pm 15V$ vs TEMPERATURE



Typical Performance Curves $v_S = \pm 15 \text{V}, V_{CM} = 0 \text{V}, R_L = 0 \text{pen}, \text{ unless otherwise specified.}$ (Continued)




FIGURE 32. LARGE SIGNAL TRANSIENT RESPONSE vs R_L , $V_S = \pm 5V, \pm 15V$




FIGURE 33. SMALL SIGNAL TRANSIENT RESPONSE, $V_S = \pm 5V, \pm 15V$




FIGURE 34. POSITIVE OUTPUT OVERLOAD RESPONSE TIME, $V_S = \pm 15 \text{V} \label{eq:VS}$




FIGURE 35. NEGATIVE OUTPUT OVERLOAD RESPONSE TIME, $V_S = \pm 15V$




FIGURE 36. % OVERSHOOT vs LOAD CAPACITANCE, $V_S = \pm 15V$



Applications Information

Functional Description

The ISL70227SRH is a dual, low noise 10MHz BW precision op amp fabricated in a new precision 40V complementary bipolar DI process. A super-beta NPN input stage with input bias current cancellation provides low input bias current (1nA typical), low input offset voltage (10µV typ), low input noise voltage (3nV/ $\sqrt{\text{Hz}}$), and low 1/f noise corner frequency (5Hz). These amplifiers also feature high open-loop gain (1500V/mV) for excellent CMRR (120dB) and THD+N performance (0.0002% at 3.5V_{RMS}, 1kHz into 2k Ω). A complimentary bipolar output stage enables high capacitive load drive without external compensation.

Operating Voltage Range

The devices are designed to operate over the 4.5V ($\pm 2.25V$) to 36V ($\pm 18V$) range and are fully characterized at 30V ($\pm 15V$). Parameter variation with operating voltage is shown in the "<u>Typical Performance Curves</u>" beginning on <u>page 7</u>.

Input ESD Diode Protection

The input terminals (IN+ and IN-) have internal ESD protection diodes to the positive and negative supply rails, and an additional anti-parallel diode pair across the inputs (see Figures 37 and 38).




FIGURE 37. INPUT ESD DIODE CURRENT LIMITING - UNITY GAIN

For unity gain applications (see <u>Figure 37</u>) where the output is connected directly to the non-inverting input a current limiting resistor (R_{IN}) will be needed under the following conditions to protect the anti-parallel differential input protection diodes.

- The amplifier input is supplied from a low impedance source.
- The input voltage rate-of-rise (dV/dt) exceeds the maximum slew rate of the amplifier (±3.6V/µs).

If the output lags far enough behind the input, the anti-parallel input diodes can conduct. For example, if an input pulse ramps from 0V to \pm 10V in 1 μ s, then the output of the ISL70227SRH will reach only \pm 3.6V (slew rate = 3.6V/ μ s) while the input is at 10V, The input differential voltage of 6.4V will force input ESD diodes to conduct, dumping the input current directly into the output stage and the load. The resulting current flow can cause permanent damage to the ESD diodes. The ESD diodes are rated to 20mA, and in the previous example, setting R_{IN} to 1k resistor (see Figure 37) would limit the current to <6.4mA, and provide additional protection up to \pm 20V at the input.

In applications where one or both amplifier input terminals are at risk of exposure to high voltage, current limiting resistors may be needed at each input terminal (see <u>Figure 38</u> R_{IN}+, R_{IN}-) to limit current through the power supply ESD diodes to 20mA.




FIGURE 38. INPUT ESD DIODE CURRENT LIMITING - DIFFERENTIAL INPUT

Output Current Limiting

The output current is internally limited to approximately ±45mA at +25°C and can withstand a short circuit to either rail as long as the power dissipation limits are not exceeded. This applies to only 1 amplifier at a time. Continuous operation under these conditions may degrade long term reliability.

Output Phase Reversal

Output phase reversal is a change of polarity in the amplifier transfer function when the input voltage exceeds the supply voltage. The ISL70227SRH are immune to output phase reversal, even when the input voltage is 1V beyond the supplies.

Power Dissipation

It is possible to exceed the +150°C maximum junction temperatures under certain load and power supply conditions. It is therefore important to calculate the maximum junction temperature (T_{JMAX}) for all applications to determine if power supply voltages, load conditions, or package type need to be modified to remain in the safe operating area. These parameters are related using Equation 1:

$$T_{JMAX} = T_{MAX} + \theta_{JA} x PD_{MAXTOTAL}$$
 (EQ. 1)

where:

- P_{DMAXTOTAL} is the sum of the maximum power dissipation of each amplifier in the package (PD_{MAX})
- PD_{MAX} for each amplifier can be calculated using Equation 2:

$$PD_{MAX} = V_{S} \times I_{qMAX} + (V_{S} - V_{OUTMAX}) \times \frac{V_{OUTMAX}}{R_{I}}$$
 (EQ. 2)

where:

- T_{MAX} = Maximum ambient temperature
- θ_{IA} = Thermal resistance of the package
- PD_{MAX} = Maximum power dissipation of 1 amplifier
- V_S = Total supply voltage
- I_{qMAX} = Maximum quiescent supply current of 1 amplifier
- V_{OUTMAX} = Maximum output voltage swing of the application
- R_L = Load resistance



Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.

DATE	REVISION	CHANGE
July 18, 2014	FN7925.2	Updated "Radiation tolerance" on page 1 from: "High Dose Rate100krad(Si) Low Dose Rate100krad(Si) SEL/SEB LETTH86MeV/mg/cm2" to: "High Dose Rate100krad(Si) SEB LETTH (VS = ±18V)86.4MeV/mg/cm2 SEL Immune (SOI Process)" Removed MSL note in the Ordering Information table on page 2 as it is not applicable to Hermetic packages Replaced Figures 18 and 19.
		Updated About Intersil verbiage from Products verbiage.
September 20, 2011	FN7925.1	Added "Related Literature" on page 1. Made correction to Ordering Information - Eval board name changed from "ISL70227SRHEVAL1Z" TO "ISL70227MHEVAL1Z"
September 7, 2011	FN7925.0	Initial Release.

About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at www.intersil.com.

You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.

Reliability reports are also available from our website at www.intersil.com/support

© Copyright Intersil Americas LLC 2011-2014. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html


Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html


Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com



Ceramic Metal Seal Flatpack Packages (Flatpack)





NOTES:

- Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark. Alternately, a tab (dimension k) may be used to identify pin one.
- 2. If a pin one identification mark is used in addition to a tab, the limits of dimension k do not apply.
- This dimension allows for off-center lid, meniscus, and glass overrun.
- 4. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness. The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
- 5. N is the maximum number of terminal positions.
- 6. Measure dimension S1 at all four corners.
- For bottom-brazed lead packages, no organic or polymeric materials shall be molded to the bottom of the package to cover the leads.
- Dimension Q shall be measured at the point of exit (beyond the meniscus) of the lead from the body. Dimension Q minimum shall be reduced by 0.0015 inch (0.038mm) maximum when solder dip lead finish is applied.
- 9. Dimensioning and tolerancing per ANSI Y14.5M 1982.
- 10. Controlling dimension: INCH.

K10.A MIL-STD-1835 CDFP3-F10 (F-4A, CONFIGURATION B) 10 LEAD CERAMIC METAL SEAL FLATPACK PACKAGE

TO LEAD GENAMING MILITAL SEAL I EATPAGN FAGNAGE					
	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.045	0.115	1.14	2.92	-
b	0.015	0.022	0.38	0.56	-
b1	0.015	0.019	0.38	0.48	-
С	0.004	0.009	0.10	0.23	-
c1	0.004	0.006	0.10	0.15	-
D	-	0.290	-	7.37	3
Е	0.240	0.260	6.10	6.60	-
E1	-	0.280	-	7.11	3
E2	0.125	-	3.18	-	-
E3	0.030	-	0.76	-	7
е	0.050 BSC		1.27 BSC		-
k	0.008	0.015	0.20	0.38	2
L	0.250	0.370	6.35	9.40	-
Q	0.026	0.045	0.66	1.14	8
S1	0.005	-	0.13	-	6
М	-	0.0015	-	0.04	-
N	10		10		-

Rev. 0 3/07