

SLG47910

How to use the External Loopback Clock

Abstract

This application shows how to connect the FPGA Board to run using an external clock source through GPIO. This application note comes complete with design files which can be found in the References section.

Contents

1. Terms and Definitions	1
2. References.....	1
3. Introduction.....	2
4. Ingredients.....	2
5. Verilog Code.....	3
6. Floorplan: CLB Utilization.....	4
7. Design Steps	4
8. Conclusion	7
9. Revision History	8

1. Terms and Definitions

FPGA	Field Programmable Gate Array
FPGA Editor	Main FPGA design and simulation window
Go Configure Software Hub	Main window for device selection
ForgeFPGA Window	Main FPGA project window for debug and IO programming

2. References

To find more information about ForgeFPGA™ products, please visit the website:

<https://www.renesas.com/eu/en/products/programmable-mixed-signal-asic-ip-products/forgefpga-low-density-fpgas>

Download our free ForgeFPGA™ Designer software [1] to open the .ffpga design files [2] and view the proposed circuit design.

[1] [ForgeFPGA Designer Software, Software Download and User Guide](#)

[2] [AN-FG-010 How to use External Loopback Clock.ffpga](#), ForgeFPGA Design File

[3] SLG47910, Preliminary Datasheet

3. Introduction

The SLG47910 Development board has the capability to work with 3 types of Global Clocks Trees: PLL Clock, Oscillator Clock and External Clock 0/1. This application note focuses on how to setup the ForgeFPGA Workshop software to operate on External Clock.

We will be using the example of a simple Frequency Divider to showcase the connections for External Clock. The input & output ports of the design must be assigned to the IOB Titles in the IO Planner of the ForgeFPGA Software according to Figure 1.




Figure 1: Clock Connections to FPGA Core

The IOB Input Tile with function as EXT_LOOPBACK_CLK0 is assigned to the main *loopback_clock* signal. On the other hand, the IOB Output Tile with function also as EXT_LOOPBACK_CLK0 is assigned to *clk_out* signal. Hence connecting the *loopback_clock* signal and *clk_out* signal internally.

4. Ingredients

- ForgeFPGA Device SLG47910
- Latest Revision of ForgeFPGA Workshop software
- SLG47910 Development Board and Adaptor Board

5. Verilog Code

Shown below is the (*top*) module called clock_loopback. It is available for download [[AN-FG-010 How to use External Loopback Clock.fpga](#)].

```
// Example project

(* top *) module clock_loopback(
  (* iopad_external_pin, clkbuf_inhibit *) input clk,
  (* iopad_external_pin *) input nreset,
  (* iopad_external_pin *) input clk_in,//GPIO0
  (* iopad_external_pin *) output clk_in_oe,
  (* iopad_external_pin *) output clk_out,
  (* iopad_external_pin *) output out//GPIO3
);

  reg dff;
  reg nrst;

  assign clk_in_oe = 1'b1;
  assign clk_out = clk_in;
  assign out = dff;

  //Synchronize nReset
  always @(posedge clk) begin
    nrst <= nreset;
  end

  always @(posedge clk) begin
    if(!nrst)
      dff <= 1'b1;
    else
      dff <= ~dff;
  end

endmodule
```

6. Floorplan: CLB Utilization




Figure 2: Floorplan & CLB Utilization

7. Design Steps

1. Launch the latest version of the Go Configure Software Hub. Select the SLG47910V device and the ForgeFPGA Workshop software will load.
2. Download the design example [AN-FG-010 How to use External Loopback Clock.fpga](#). If you are not familiar with the ForgeFPGA Workshop software, review the Four-Bit Counter application notes that covers the basic design steps.
3. Open the [AN-FG-010 How to use External Loopback Clock.fpga](#) file after downloading.
4. Open the FPGA editor and review the Verilog code. There is a main code with the module name `clock_loopback`, which is the top module defining the whole design. This is a Frequency Divider code using DFF.
5. Open the IO planner tab on the FPGA editor and review the pin assignment. The Pin assignment in the IO Planner is what makes the External Clock connection work as expected. (Figure 3)

How to use External Reference Clock

I/OB tile[0, 0] coord[31, 10] Input1	EN	
CLK tile[0, 0] clk_side=E Input0	EXT_LOOPBACK_CLK0	clk
I/OB tile[0, 0] coord[31, 11] Output0	EXT_LOOPBACK_CLK0	clk_out
CLK tile[0, 0] clk_side=E Input1	EXT_LOOPBACK_CLK1	
I/OB tile[0, 0] coord[31, 11] Output1	EXT_LOOPBACK_CLK1	
I/OB tile[0, 0] coord[31, 10] Output0	INTERNAL_RESET	
CLK tile[0, 0] clk_side=W Input0	OSC_CLK	
CLK tile[0, 0] clk_side=W Input1	PLL_CLK	
I/OB tile[0, 0] coord[31, 11] Input0	POR	nreset
I/OB tile[0, 0] coord[31, 10] Input0	PWR	
I/OB tile[0, 0] coord[0, 6] Input0	[PIN 13] GPIO0_IN	clk_in
I/OB tile[0, 0] coord[0, 6] Output1	[PIN 13] GPIO0_OE	clk_in_oe
I/OB tile[0, 0] coord[0, 6] Output0	[PIN 13] GPIO0_OUT	
I/OB tile[0, 0] coord[0, 7] Input0	[PIN 14] GPIO1_IN	
I/OB tile[0, 0] coord[0, 7] Output1	[PIN 14] GPIO1_OE	
I/OB tile[0, 0] coord[0, 7] Output0	[PIN 14] GPIO1_OUT	
I/OB tile[0, 0] coord[0, 8] Input0	[PIN 15] GPIO2_IN	
I/OB tile[0, 0] coord[0, 8] Output1	[PIN 15] GPIO2_OE	
I/OB tile[0, 0] coord[0, 8] Output0	[PIN 15] GPIO2_OUT	
I/OB tile[0, 0] coord[0, 9] Input0	[PIN 16] GPIO3_IN	
I/OB tile[0, 0] coord[0, 9] Output1	[PIN 16] GPIO3_OE	
I/OB tile[0, 0] coord[0, 9] Output0	[PIN 16] GPIO3_OUT	out
I/OB tile[0, 0] coord[0, 10] Input0	[PIN 17] GPIO4_IN	

Figure 3: IO Planner

6. Next select the Synthesize button on the lower left side of the FPGA editor.
7. Select the Generate Bitstream button on the lower left side of the FPGA editor. Check the Logger and Issues tabs to make sure that the bit stream was generated correctly.
8. Now click on the Floorplan tab and see the CLB utilization (Figure 2). Press the Ctrl and the mouse wheel to zoom-in. Confirm that the IOs selected in the IO Planner are shown in the floorplan.
9. Connect the Development Board and attach it to Adaptor Board with the SLG47910 part in the socket on it. Click on the Debug button on the ForgeFPGA Workshop studio and select Emulation (Figure 4).




Figure 4: GPIO Connection

10. Connect the GPIO0(clk_in) to the Synchronous Logic Generator and produce 1 MHz clock frequency on it and observe the output from GPIO3 on oscilloscope (Figure 5). The input frequency will be divided by two due to flip-flop connected to the output.




Figure 5: Waveform using External Clock

8. Conclusion

This application note shows how the Frequency Divider is designed using an External Clock and how the input-output ports are assigned in IO Planner. This procedure can be utilized for any design. This testcase is available for download ([AN-FG-010 How to use External Loopback Clock.ffpga](#)). If interested, please contact the ForgeFPGA Business Support Team.

9. Revision History

Revision	Date	Description
1.00	Jul 22, 2022	Initial release.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.