The ISL85003 and ISL85003A are synchronous buck regulators with integrated high-side and low-side FETs. The regulator can operate from an input voltage range of 4.5 V to 18 V while delivering a very efficient continuous 3A current. This is all delivered in a very compact 3mmx4mm DFN package.

The ISL85003 is designed on Renesas' proprietary fab process that is designed to deliver very low $\mathrm{r}_{\mathrm{DS}(\mathrm{ON})}$ FETs with an optimized current mode controller wrapped around it. The high-side NFET is designed to have an $r_{\text {DS(ON }}$ of $65 \mathrm{~m} \Omega$ while the low-side NFET is designed to have an $\mathrm{r}_{\mathrm{DS}}(\mathrm{ON})$ of $45 \mathrm{~m} \Omega$. With these two FETs, the device delivers very high efficiency power to the load.

The ISL85003 can automatically switch between DCM and CCM for light-load efficiency in DCM. The switching frequency in CCM is internally set to 500 kHz . ISL85003A always operates in forced CCM.

The device provides a maximum static regulation tolerance of $\pm 1 \%$ over wide line, load and temperature ranges. The output is user adjustable, with external resistors, down to 0.8 V . Pulling EN above 0.6 V enables the controller. The regulator supports prebiased output.

Fault protection is provided by internal current limiting during positive or negative overcurrent conditions, output and input under and overvoltage detection and an over-temperature monitoring circuit.

## Features

- Input voltage range 4.5 V to 18 V
- Output voltage adjustable from $0.8 \mathrm{~V}, \pm 1 \%$
- Efficiency up to 95\%
- Integrated boot diode with undervoltage detection
- Current mode control
- DCM/CCM
- Internal or external compensation options
- 500 kHz switching frequency option
- External synchronization up to 2 MHz on ISL85003
- Adjustable soft-start time on the ISL85003A
- Open-drain PG window comparator
- Built-in protection
- Positive and negative overcurrent protection
- Overvoltage and thermal protection
- Input overvoltage protection
- Small 12 Ld 3mmx4mm Dual Flat No-Lead (DFN) package


## Applications

- Network and communication equipment
- Industrial process control
- Multifunction printers
- Point-of-load regulators
- Standard 12V rail supplies
- Embedded computing


FIGURE 1A. ISL85003 VIN RANGE FROM 4.5V TO 18V, $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$ AND INTERNAL COMPENSATION WITH EXTERNAL FREQUENCY SYNC

OPTIONAL CAP


FIGURE 1B. ISL85003A $\mathrm{V}_{\text {IN }}$ RANGE FROM 4.5V TO 18V, $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$ AND INTERNAL COMPENSATION WITH EXTERNAL SOFT-START

FIGURE 1. TYPICAL APPLICATION SCHEMATICS

## Table of Contents

Functional Block Diagram ..... 3
Pin Configurations ..... 4
Pin Descriptions. ..... 4
Ordering Information ..... 5
Absolute Maximum Ratings ..... 6
Thermal Information ..... 6
Recommended Operating Conditions ..... 6
Electrical Specifications ..... 6
Typical Performance Curves ..... 8
Detailed Description ..... 15
Operation Initialization. ..... 15
CCM Control Scheme. ..... 15
Light-Load Operation. ..... 15
Synchronization Control ..... 16
Enable, Soft-Start and Disable ..... 16
Output Voltage Selection ..... 16
Protection Features ..... 16
Switching Regulator Overcurrent Protection ..... 16
Negative Current Protection ..... 17
Output Overvoltage Protection ..... 17
Input Overvoltage Protection ..... 17
Thermal Overload Protection ..... 17
Power Derating Characteristics ..... 17
Application Guidelines ..... 17
BOOT Undervoltage Detection ..... 17
Switching Regulator Output Capacitor Selection. ..... 17
Output Inductor Selection ..... 18
Input Capacitor Selection ..... 19
Loop Compensation Design ..... 19
Compensator Design Goal ..... 20
High DC Gain ..... 20
Layout Considerations. ..... 21
Revision History ..... 22
Package Outline Drawing ..... 23

Functional Block Diagram


FIGURE 2. FUNCTIONAL BLOCK DIAGRAM

## Pin Configurations

## ISL85003

(12 Id 3X4 DFN) TOP VIEW


ISL85003A
(12 LD 3X4 DFN) TOP VIEW


## Pin Descriptions

| PIN NUMBER | PIN NAME | DESCRIPTION |
| :---: | :---: | :---: |
| $\begin{gathered} 1 \\ \text { (ISL85003) } \end{gathered}$ | SYNC | Synchronization and mode selection input. Connect to VDD for CCM mode. Connect to AGND for DCM mode. Connect to an external function generator for synchronization with the positive edge trigger. There is an internal $1 \mathrm{M} \Omega$ pull-up resistor to VDD, which prevents an undefined logic state in cases where SYNC is floating. |
| $\begin{gathered} 1 \\ \text { (ISL85003A) } \end{gathered}$ | SS | Soft-Start input. This pin provides a programmable soft-start. When the chip is enabled, the regulated $4 \mu \mathrm{~A}$ pull-up current source charges a capacitor connected from SS to ground. The output voltage of the converter follows the ramping voltage on this pin. Without the external capacitor, the default soft-start is 2 ms . |
| 2 | PG | Power-good open-drain output. Connect $10 \mathrm{k} \Omega$ to $100 \mathrm{k} \Omega$ pull-up resistor between PG and VDD or between PG and a voltage not exceeding 5.5V. PG transitions high about 1 ms after the switching regulator's output voltage reaches the regulation threshold, which is $85 \%$ of the regulated output voltage typically. |
| 3 | EN | Enable input. The regulator is held off when the pin is pulled to ground. The device is enabled when the voltage on this pin rises above 0.6 V . |
| 4 | FB | Feedback input. The synchronous buck regulator employs a current mode control loop. FB is the negative input to the voltage loop error amplifier. The output voltage is set by an external resistor divider connected to FB. The output voltage can be set to any voltage between the power rail (reduced by converter losses) and the 0.8 V reference. |
| 5 | COMP | Compensation node. This pin is connected to the output of the error amplifier, and is used to compensate the loop. Internal compensation is used to meet most applications. Connect COMP to AGND to select internal compensation. Connect a compensation network between COMP and FB to use external compensation. |
| 6 | AGND | The AGND terminal provides the return path for the core analog control circuitry within the device. Connect AGND to the board ground plane. AGND and PGND are connected internally within the device. Do not operate the device with AGND and PGND connected to dissimilar voltages. |
| 7, 8 | PHASE | Phase switch output node. This is the main output of the device. Connect to the external output inductor. |
| 9,10 | VIN | Voltage supply input. The main power input for the IC. Connect to a suitable voltage supply. Place a ceramic capacitor from VIN to PGND, close to the IC for decoupling (typical 10 $\mu \mathrm{F}$ ). |
| 11 | VDD | Low dropout linear regulator decoupling pin. VDD is the internally generated 5 V supply voltage and is derived from VIN. The VDD is used to power all the internal core analog control blocks and drivers. Connect a $1 \mu \mathrm{~F}$ capacitor from VDD to the board ground plane. If VIN is between 4.5 V to 5.5 V , then connect VDD directly to VIN to improve efficiency. |
| 12 | B00T | Bootstrap input. Floating bootstrap supply pin for the upper power MOSFET gate driver. Connect a $0.1 \mu \mathrm{~F}$ capacitor between BOOT and PHASE. |
| $\begin{gathered} 13 \\ \text { (EPAD) } \end{gathered}$ | PGND | Power ground terminal. Provides thermal relief for the package and is connected to the source of the low-side output MOSFET. Connect PGND to the board ground plane using as many vias as possible. AGND and PGND are connected internally within the device. Do not operate the device with AGND and PGND connected to dissimilar voltages. |

## Ordering Information

| PART NUMBER (Notes 2, 3) | PART MARKING | OPTION | FREQUENCY (kHz) | CARRIER TYPE (Note 1) | PACKAGE DESCRIPTION (RoHS Compliant) | PKG. DWG. \# | TEMP RANGE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ISL85003FRZ | 003F | SYNC | 500 | Tube | 12 Ld DFN | L12.3x4 | -40 to $+125^{\circ} \mathrm{C}$ |
| ISL85003FRZ-T |  |  |  | Reel, 6k |  |  |  |
| ISL85003FRZ-TK |  |  |  | Reel, 1k |  |  |  |
| ISL85003FRZ-T7A |  |  |  | Reel, 250 |  |  |  |
| ISL85003AFRZ | 003A | Soft-Start | 500 | Tube | 12 Ld DFN | L12.3x4 |  |
| ISL85003AFRZ-T |  |  |  | Reel, 6k |  |  |  |
| ISL85003AFRZ-TK |  |  |  | Reel, 1k |  |  |  |
| ISL85003AFRZ-T7A |  |  |  | Reel, 250 |  |  |  |
| ISL85003EVAL2Z | Evaluation Board |  |  |  |  |  |  |
| ISL85003AEVAL2Z | Evaluation Board |  |  |  |  |  |  |
| ISL85003DEM01Z | Demo Evaluation Board |  |  |  |  |  |  |
| ISL85003ADEMO1Z | Demo Evaluation Board |  |  |  |  |  |  |

NOTES:

1. See TB347 for details about reel specifications.
2. These Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and $100 \%$ matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb -free soldering operations). Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
3. For Moisture Sensitivity Level (MSL), see the ISL85003, ISL85003A device pages. For more information about MSL, see TB363.
4. The ISL85003 is provided with a frequency synchronization input. The ISL85003A is a version of the part with programmable soft-start.

TABLE 1. COMPONENTS SELECTION (Refer to Figures 1A and 1B)

| $\mathrm{V}_{\text {OUT }}$ | 0.8 V | 1 V | 1.2 V | 1.5 V | 1.8 V | 2.5 V | 3.3 V | 5 V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{5}, \mathrm{C}_{6}$ | $10 \mu \mathrm{~F}$ | $10 \mu \mathrm{~F}$ | $10 \mu \mathrm{~F}$ | $10 \mu \mathrm{~F}$ | $10 \mu \mathrm{~F}$ | $10 \mu \mathrm{~F}$ | $10 \mu \mathrm{~F}$ | $10 \mu \mathrm{~F}$ |
| $\mathrm{C}_{8}$ | $22 \mu \mathrm{~F}$ | $22 \mu \mathrm{~F}$ | $22 \mu \mathrm{~F}$ | $47 \mu \mathrm{~F}$ | $47 \mu \mathrm{~F}$ | $47 \mu \mathrm{~F}$ | $47 \mu \mathrm{~F}$ | $47 \mu \mathrm{~F}$ |
| $\mathrm{C}_{9}$ | $22 \mu \mathrm{~F}$ | $22 \mu \mathrm{~F}$ | $22 \mu \mathrm{~F}$ | $22 \mu \mathrm{~F}$ | $22 \mu \mathrm{~F}$ | $22 \mu \mathrm{~F}$ | $22 \mu \mathrm{~F}$ | $22 \mu \mathrm{~F}$ |
| $\mathrm{C}_{1}$ | Open | $0 p e n$ | Open | 4.7 pF | 4.7 pF | 4.7 pF | 4.7 pF | 4.7 pF |
| $\mathrm{L}_{1}$ | $1.8 \mu \mathrm{H}$ | $2.2 \mu \mathrm{H}$ | $2.2 \mu \mathrm{H}$ | $3.3 \mu \mathrm{H}$ | $3.3 \mu \mathrm{H}$ | $3.3 \mu \mathrm{H}$ | $4.7 \mu \mathrm{H}$ | $4.7 \mu \mathrm{H}$ |
| $\mathrm{R}_{1}$ | $301 \mathrm{k} \Omega$ | $301 \mathrm{k} \Omega$ | $301 \mathrm{k} \Omega$ | $301 \mathrm{k} \Omega$ | $301 \mathrm{k} \Omega$ | $301 \mathrm{k} \Omega$ | $301 \mathrm{k} \Omega$ | $301 \mathrm{k} \Omega$ |
| $\mathrm{R}_{2}$ | Open | $1.2 \mathrm{M} \Omega$ | $604 \mathrm{k} \Omega$ | $344 \mathrm{k} \Omega$ | $241 \mathrm{k} \Omega$ | $142 \mathrm{k} \Omega$ | $96.3 \mathrm{k} \Omega$ | $57.1 \mathrm{k} \Omega$ |

NOTE: $\mathrm{V}_{I N}=12 \mathrm{~V}, \mathrm{I}_{\mathrm{OUT}}=3 \mathrm{~A}$; The components selection table is a suggestion for typical application using internal compensation mode. For application that required high output capacitance greater than $200 \mu \mathrm{~F}, \mathrm{R}_{1}$ should be adjusted to maintain loop response bandwidth about 40 kHz . See "Loop Compensation Design" on page 19 for more detail.

TABLE 2. KEY DIFFERENCES BETWEEN FAMILY OF PARTS

| PART NUMBER | INTERNAL/EXTERNAL <br> COMPENSATION | EXTERNAL FREQUENCY <br> SYNC | PROGRAMMABLE <br> SOFT-START | SWITCHING FREQUENCY |
| :---: | :---: | :---: | :---: | :---: |
| ISL85003 | Yes | Yes | No | 300 kHz to 2 MHz |
| ISL85003A | Yes | No | Yes | 500 kHz |

## Absolute Maximum Ratings

| VIN, EN to AGND and PGND | -0.3V to +22V |
| :---: | :---: |
| PHASE to AGND and PGND. | -0.7 V to +22V (DC) |
| PHASE to AGND and PGND | -2V to +22V (40ns) |
| FB to AGND and PGND. | -0.3 V to +7 V |
| BOOT to PHASE. | -0.3V to +7 V |
| VDD, COMP, SYNC, PG to AGND and PGND | -0.3V to +7 V |
| Junction Temperature Range at OA | $55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| ESD Rating |  |
| Human Body Model (Tested per JESD22-A114E) | .2.5kV |
| Machine Model (Tested per JESD22-A115-A). | 150V |
| Charged Device Model (Tested per JESD22-A11 |  |

## Thermal Information

| Thermal Resistance | $\theta_{\mathbf{J A}}\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right) \quad \theta_{\mathbf{J C}}\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right)$ |
| :---: | :---: |
| DFN Package (Notes 5, 6). | 495 |
| Maximum Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Pb-Free Reflow Profile. | see IB493 |

## Recommended Operating Conditions



CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

NOTES:
5. $\theta_{\mathrm{JA}}$ is measured in free air with the component mounted on a high effective thermal conductivity test board with direct attach features. See TB379.
6. For $\theta_{\mathrm{JC}}$, the case temperature location is the center of the exposed metal pad on the package underside.

Electrical Specifications All parameter limits are established over the Recommended Operating Conditions with $\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, and with $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$ unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Boldface limits apply across the operating junction temperature range, $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN <br> (Note 7) | TYP | MAX <br> (Note 7) | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUPPLY VOLTAGE |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IN }}$ Voltage Range | $\mathrm{V}_{\mathrm{IN}}$ |  | 4.5 |  | 18 | V |
| $\mathrm{V}_{\text {IN }}$ Quiescent Supply Current | $\mathrm{I}_{\mathrm{Q}}$ | SYNC = Low, EN > 1V, FB = 0.85V, not switching |  | 3.2 | 4.5 | mA |
| $\mathrm{V}_{\text {IN }}$ Shutdown Supply Current | $I_{\text {SD }}$ | EN = AGND |  | 6 | 11 | $\mu \mathrm{A}$ |
| UNDERVOLTAGE LOCKOUT |  |  |  |  |  |  |
| VIN UVLO Threshold |  | Rising Edge |  | 4.20 | 4.35 | V |
|  |  | Falling Edge | 3.6 | 3.8 |  | V |
| INTERNAL VDD LDO |  |  |  |  |  |  |
| $\mathrm{V}_{\text {DD }}$ Output Voltage |  | $\mathrm{V}_{\mathrm{IN}}=6 \mathrm{~V}$ to $18 \mathrm{~V}, \mathrm{I}_{\mathrm{VDD}}=0 \mathrm{~mA}$ to 30 mA | 4.3 | 5.00 | 5.50 | V |
| $\mathrm{V}_{\text {DD }}$ Output Current Limit |  |  |  | 50 |  | mA |
| OSCILLATOR |  |  |  |  |  |  |
| Nominal Switching Frequency | ${ }^{\text {f }}$ W |  | 400 | 500 | 600 | kHz |
| Minimum On-Time | $\mathrm{t}_{\mathrm{ON}}$ | $\mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}$ ( Note 8) |  | 120 | 140 | ns |
| Minimum Off-Time | ${ }^{\text {toFF }}$ | (Note 8) |  | 140 | 180 | ns |
| Synchronization Range | SYNC | ISL85003 | 300 |  | 2000 | kHz |
| SYNC High-Time | $\mathrm{t}_{\mathrm{HI}}$ | ISL85003 | 100 |  |  | ns |
| SYNC Low-Time | $\mathrm{t}_{\text {LO }}$ | ISL85003 | 100 |  |  | ns |
| SYNC Logic Input Low |  | ISL85003 |  |  | 0.50 | V |
| SYNC Logic Input High |  | ISL85003 | 1.20 |  |  | V |
| ERROR AMPLIFIER |  |  |  |  |  |  |
| FB Regulation Voltage | $\mathrm{V}_{\mathrm{FB}}$ | $\mathrm{V}_{\mathrm{IN}}=4.5 \mathrm{~V}$ to 18 V | 0.792 | 0.8 | 0.808 | V |
| FB Leakage Current |  | $\mathrm{V}_{\mathrm{FB}}=0.8 \mathrm{~V}(\underline{\text { Note 8 }}$ ) |  | 0.3 | 10 | nA |
| Open Loop Bandwidth | BW |  |  | 5.5 |  | MHz |
| Gain |  |  |  | 70 |  | dB |

Electrical Specifications All parameter limits are established over the Recommended Operating Conditions with $\mathrm{T}_{J}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, and with $\mathrm{V}_{I N}=12 \mathrm{~V}$ unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Boldface limits apply across the operating junction temperature range, $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. (Continued)

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN <br> (Note 7) | TYP | MAX <br> (Note 7) | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Drive |  | $\mathrm{V}_{\text {COMP }}=1.5 \mathrm{~V}$ |  | $\pm 110$ |  | $\mu \mathrm{A}$ |
| Current Sense Gain | RT |  |  | 0.2 |  | $\Omega$ |
| Slope Compensation | Se | $\mathrm{f}_{\mathbf{S W}}=500 \mathrm{kHz}$ |  | 550 |  | $\mathrm{mV} / \mu \mathrm{s}$ |
| ENABLE INPUT |  |  |  |  |  |  |
| EN Input Threshold |  | Rising Edge | 0.5 | 0.6 | 0.7 | V |
|  |  | Hysteresis | 60 | 100 | 140 | mV |
| SOFT-START FUNCTION |  |  |  |  |  |  |
| Default Soft-Start Time |  | ISL85003, ISL85003A with soft-start open | 1 | 2.3 | 3.6 | ms |
| SS Internal Soft-Start Charging Current |  | ISL85003A | 2.5 | 3.5 | 4.5 | $\mu \mathrm{A}$ |
| POWER GOOD OPEN DRAIN OUTPUT |  |  |  |  |  |  |
| Output Low Voltage |  | $\mathrm{I}_{\mathrm{PG}}=5 \mathrm{~mA}$ sinking |  | 0.25 |  | V |
| PG Pin Leakage Current |  | $\mathrm{V}_{\mathrm{PG}}=\mathrm{V}_{\mathrm{DD}}$ |  | 0.01 |  | $\mu \mathrm{A}$ |
| PG Lower Threshold |  | Percentage of output regulation | 80 | 85 | 90 | \% |
| PG Upper Threshold |  | Percentage of output regulation | 110 | 115 | 120 | \% |
| PG Thresholds Hysteresis |  |  |  | 3 |  | \% |
| Delay Time |  | Rising Edge |  | 1.5 |  | ms |
|  |  | Falling Edge |  | 18 |  | $\mu \mathrm{s}$ |
| FAULT PROTECTION |  |  |  |  |  |  |
| Positive Overcurrent Protection Threshold | $I_{\text {POCP }}$ |  | 4.0 | 5.0 | 6.0 | A |
| Negative Overcurrent Protection Threshold | $\mathrm{I}_{\text {NOCP }}$ | Current forced into PHASE node, high-side MOSFET is off, SYNC = High | -3.2 | -2.2 | -1.1 | A |
| Positive Overcurrent Protection Low-Side MOSFET |  | Current in low-side MOSFET at end of low-side cycle. |  | 6 |  | A |
| $\mathrm{V}_{\text {IN }}$ Overvoltage Threshold |  |  | 19 | 20 |  | V |
|  |  | Hysteresis |  | 1 |  | V |
| Thermal Shutdown Temperature | TSD | Rising Threshold |  | 165 |  | ${ }^{\circ} \mathrm{C}$ |
|  | THYS | Hysteresis |  | 10 |  | ${ }^{\circ} \mathrm{C}$ |
| POWER MOSFET |  |  |  |  |  |  |
| High-Side MOSFET ${ }_{\text {dS }}$ (ON) | $\mathrm{R}_{\text {HDS }}$ | $\mathrm{I}_{\text {PHASE }}=100 \mathrm{~mA}$ |  | 65 | 110 | $\mathrm{m} \Omega$ |
| Low-Side MOSFET ${ }_{\text {r }}$ ( ${ }^{\text {(ON }}$ ) | RLDS | $I_{\text {PHASE }}=100 \mathrm{~mA}$ |  | 45 | 75 | $\mathrm{m} \Omega$ |
| PHASE Pull-Down Resistor |  | EN = AGND |  | 10 |  | K $\Omega$ |
| DIODE EMULATION |  |  |  |  |  |  |
| Zero Crossing Threshold |  | ISL85003 |  | 150 |  | mA |

## NOTES:

7. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.
8. Compliance to limits is assured by characterization and design.

Typical Performance Curves circuit of $V_{I N}=12 V, V_{O U T}=5 V, I_{O U T}=3 A, T_{J}=40^{\circ} \mathrm{Cto}+125^{\circ} \mathrm{C}$ unless otherwise noted.
Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.


FIGURE 3. EFFICIENCY vs LOAD, $5 \mathrm{~V}_{\text {IN }}$ DCM


FIGURE 5. EFFICIENCY vs LOAD, $12 \mathrm{~V}_{\text {IN }}$ DCM


FIGURE 7. EFFICIENCY vs LOAD, $18 \mathrm{~V}_{\text {IN }}$ DCM


FIGURE 4. EFFICIENCY vs LOAD, $5 \mathrm{~V}_{\text {IN }}$ CCM


FIGURE 6. EFFICIENCY vs LOAD, $12 \mathrm{~V}_{\text {IN }}$ CCM


FIGURE 8. EFFICIENCY vs LOAD, $18 \mathrm{~V}_{\text {IN }}$ CCM

Typical Performance Curves circuit of $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{v}_{\text {OUT }}=5 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=3 \mathrm{~A}, \mathrm{~T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ unless otherwise noted.
Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. (Continued)


FIGURE 9. VOUT REGULATION vs LOAD, 1V


FIGURE 11. VOUT REGULATION vs LOAD, 1.5 V


FIGURE 13. $\mathrm{V}_{\text {OUT }}$ REGULATION vs LOAD, 2.5 V


FIGURE 10. $V_{\text {OUT }}$ REGULATION vs LOAD, 1.2V


FIGURE 12. $V_{\text {OUT }}$ REGULATION vs LOAD, 1.8 V


FIGURE 14. $V_{\text {OUT }}$ REGULATION vs LOAD, 3.3 V
 Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. (Continued)


FIGURE 15. V


FIGURE 17. START-UP VEN AT NO LOAD (CCM)

|  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

50ms/DIV
FIGURE 19. SHUTDOWN VEN AT NO LOAD (CCM)


FIGURE 16. START-UP VEN AT NO LOAD (DCM)


FIGURE 18. SHUTDOWN VEN AT NO LOAD (DCM)


FIGURE 20. START-UP VEN AT 3A LOAD

Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. (Continued)


FIGURE 21. SHUTDOWN VEN AT 3A LOAD


FIGURE 23. SHUTDOWN $V_{I N}$ AT NO LOAD (CCM)


FIGURE 25. SHUTDOWN VIN AT NO LOAD (DCM)


FIGURE 22. START-UP VIN AT NO LOAD (CCM)


FIGURE 24. START-UP VIN AT NO LOAD (DCM)

 Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. (Continued)


FIGURE 27. SHUTDOWN $V_{\text {IN }}$ AT 3A LOAD


FIGURE 29. JITTER AT FULL LOAD 3A (CCM)


FIGURE 31. STEADY STATE AT NO LOAD DCM


FIGURE 28. JITTER AT NO LOAD (CCM )


FIGURE 30. STEADY STATE AT NO LOAD CCM


FIGURE 32. STEADY STATE AT 3A LOAD DCM

Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. (Continued)


FIGURE 33. LOAD TRANSIENT (CCM)

$100 \mu \mathrm{~s} / \mathrm{DIV}$
FIGURE 35. OUTPUT SHORT-CIRCUIT


FIGURE 37. DCM TO CCM TRANSITION


FIGURE 34. LOAD TRANSIENT (DCM)


FIGURE 36. OVERCURRENT PROTECTION


FIGURE 38. CCM TO DCM TRANSITION

Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. (Continued)


FIGURE 39. OVERVOLTAGE PROTECTION


## Detailed Description

The ISL85003 and ISL85003A combine a synchronous buck controller with a pair of integrated switching MOSFETs. The buck controller drives the internal high-side and low-side N -channel MOSFETs to deliver load currents up to 3A. The buck regulator can operate from an unregulated DC source, such as a battery, with a voltage ranging from +4.5 V to +18 V . An internal 5 V LDO voltage regulator is used to bias the controller. The converter output voltage is programmed using an external resistor divider and will generate regulated voltages down to 0.8 V . These features make the regulator suited for a wide range of applications.

The controller uses a current mode loop, which simplifies the loop compensation and permits fixed frequency operation over a wide range of input and output voltages. The internal feedback loop compensation option allows for simple circuit design. The regulator switches at a default of 500 kHz or it can be synchronized from 300 kHz to 2 MHz on an ISL85003.

The buck regulator is equipped with a lossless current limit scheme. The current in the output stage is derived from temperature compensated measurements of the drain-to-source voltage of the internal power MOSFETs. The current limit threshold is internally set at 5A.

## Operation Initialization

Pull EN high to start operation. The power-on reset circuitry will prevent operation if the input voltage is below 4.2 V . Once the power-on reset requirement is met, the controller will soft-start with a 2 ms ramp on an ISL85003 or at a rate determined by the value of a capacitor connected between SS and AGND on an ISL85003A.

## CCM Control Scheme

The regulator employs a current-mode pulse-width modulation control scheme for fast transient response and pulse-by-pulse current limiting. The current loop consists of the oscillator, the PWM comparator, current sensing circuit, and a slope compensation circuit. The gain of the current sensing circuit is typically $200 \mathrm{mV} / \mathrm{A}$ and the slope compensation is $1.1 \mathrm{~V} / \mathrm{T}$. The reference for the current loop is in turn provided by the output of an Error Amplifier (EA), which compares the feedback signal at the FB pin to the integrated 0.8 V reference. Thus, the output voltage is regulated by using the error amplifier to control the reference for the current loop.

The error amplifier is an operational amplifier that converts the voltage error signal to a voltage output. The voltage loop is internally compensated with the 30 pF and $600 \mathrm{k} \Omega$ RC network that can support most applications.

PWM operation is initialized by the clock from the oscillator. The upper MOSFET is turned on at the beginning of a cycle and the current in the MOSFET starts to ramp up. When the sum of the current amplifier CSA signal and the slope compensation reaches the control reference of the current loop, the PWM comparator sends a signal to the logic to turn off the upper MOSFET and turn on the lower MOSFET. The lower MOSFET stays on until the end of the cycle. Figure 41 shows the typical operating waveforms during Continuous Conduction Mode (CCM) operation. The dotted lines illustrate the sum of the compensation ramp and the current-sense amplifier's output.


FIGURE 41. CCM OPERATION WAVEFORMS

## Light-Load Operation

The ISL85003 monitors both the current in the low-side MOSFET and the voltage of the FB node for regulation. Pulling the SYNC pin low allows the ISL85003 to enter discontinuous operation when lightly loaded by operating the low-side MOSFET in Diode Emulation Mode (DEM). In this mode, reverse current is not allowed in the inductor, and the output falls naturally to the regulation voltage before the high-side MOSFET is switched for the next cycle. Figure 42 shows the transition from CCM to DCM operation. In CCM mode, the boundary is set by Equation 1:
$\mathrm{I}_{\mathrm{OUT}}=\frac{\mathrm{V}_{\text {OUT }}(1-\mathrm{D})}{2 L f_{\mathrm{SW}}}$
Where $\mathrm{D}=$ duty cycle, $\mathrm{f}_{\mathrm{SW}}=$ switching frequency, $\mathrm{L}=$ inductor value, $\mathrm{I}_{\text {OUT }}=$ output loading current, $\mathrm{V}_{\text {OUT }}=$ output voltage.


FIGURE 42. DCM MODE OPERATION WAVEFORMS

## Synchronization Control

The ISL85003 can be synchronized from 300 kHz to 2 MHz by an external signal applied to the SYNC pin. The rising edge on the SYNC triggers the rising edge of the PHASE pulse. Make sure that the on-time of the SYNC pulse is greater than 100ns. Although the maximum synchronized frequency can be as high as 2 MHz , the ISL85003 is a current mode regulator that requires a minimum of 140 ns on-time to regulate properly. As an example, the maximum recommended synchronized frequency will be about 600 kHz with $12 \mathrm{~V}_{\mathrm{IN}}$ and $1 \mathrm{~V}_{\text {OUT }}$.

## Enable, Soft-Start and Disable

Chip operation begins after $\mathrm{V}_{\mathrm{IN}^{\prime}}$ exceeds its rising POR trip point (nominal 4.2V). If EN is held low externally, nothing happens until this pin is released. Once the voltage on the EN pin is above 0.6 V , the LDO powers up and soft-start control begins. The default soft-start time is 2 ms .

On the ISL85003A, let SS float to select the internal soft-start time with a default of 2 ms . The soft-start time is extended by connecting an external capacitor between SS and AGND. A $3.5 \mu \mathrm{~A}$ current source charges up the capacitor. The soft-start capacitor is charged until the voltage on the SS pin reaches a 2.0 V clamp level. However, the output voltage reaches its regulation value when the voltage on the SS pin reaches approximately 0.9 V . The capacitor, along with an internal $3.5 \mu \mathrm{~A}$ current source, sets the soft-start interval of the converter, tss, according to Equation 2:
$\mathrm{C}_{\mathrm{SS}}[\mathrm{nF}]=4.1 \cdot \mathrm{t}_{\mathrm{SS}}[\mathrm{mS}]-1.6 \mathrm{nF}$

## Output Voltage Selection

The regulator output voltage is programmed using an external resistor divider that scales the feedback relative to the internal reference voltage. The scaled voltage is fed back to the inverting input of the error amplifier; refer to Figure 43.
The output voltage programming resistor, $\mathbf{R}_{2}$, will depend on the value chosen for the feedback resistor, $\mathbf{R}_{\mathbf{1}}$, and the desired regulator output voltage, $\mathrm{V}_{\text {OUT }}$; (see Equation 3 ). The $\mathrm{R}_{1}$ value will determine the gain of the feedback loop. (See "Loop Compensation Design" on page 19) for more details. The value for the feedback resistor is typically between $10 \mathrm{k} \Omega$ and $400 \mathrm{k} \Omega$.
$\mathrm{R}_{2}=\frac{\mathrm{R}_{1} \cdot 0.8 \mathrm{~V}}{\mathrm{~V}_{\text {OUT }}-0.8 \mathrm{~V}}$
If the output voltage desired is 0.8 V , then $\mathrm{R}_{\mathbf{2}}$ is left unpopulated. $\mathrm{R}_{\mathbf{1}}$ is still required to set the low frequency pole of the modulator compensation.


FIGURE 43. EXTERNAL RESISTOR DIVIDER

## Protection Features

The regulator limits current in all on-chip power devices. Overcurrent limits are applied to the two output switching MOSFETs as well as to the LDO linear regulator that feeds VDD. Input and output overvoltage protection circuitry on the switching regulator provides a second layer of protection.

## Switching Regulator Overcurrent Protection

Current flowing through the internal high-side switching MOSFET is monitored during the on-time. The current is compared to a nominal 5A overcurrent limit. If the measured current exceeds the overcurrent limit reference level, the high-side MOSFET is immediately turned off and will not turn on again until the next switching cycle. Current through the low-side switching MOSFET is sampled during off time. If the low-side MOSFET current exceeds 6A at the end of the low-side cycle, then the high-side MOSFET will skip the next cycle, allowing the inductor current to decay to a safe level before resuming switching.

Once an output overload condition is removed, the output voltage will rise into regulation at the internal SS rate.

## Negative Current Protection

Similar to the overcurrent, the negative current protection is realized by monitoring the current across the low-side MOSFET, as shown in "Functional Block Diagram" on page 3. When the inductor current reaches -2.2A, the synchronous rectifier is turned off. This limits the ability of the regulator to actively pull down on the output and prevents large reverse currents that may fall outside the range of the high-side current sense amp.

## Output Overvoltage Protection

The output overvoltage protection is triggered when the output voltage exceeds $115 \%$ of the set voltage. In this condition, high-side and low-side MOSFETs are tri-stated until the output drops to within the regulation band. Once the output is in regulation, the controller will restart under internal SS control.

## Input Overvoltage Protection

The input overvoltage protection system prevents operation of the switching regulator whenever the input voltage is higher than 20V. The high-side and low-side MOSFETs are tri-stated and the converter will restart under internal SS control when the input voltage returns to normal.

## Thermal Overload Protection

Thermal overload protection limits the maximum die temperature, thus the total power dissipation in the regulator. A sensor on the chip monitors the junction temperature. A signal is sent to the fault monitor circuits whenever the junction temperature ( $\mathrm{T}_{\mathrm{J}}$ ) exceeds $+165^{\circ} \mathrm{C}$ and this causes the switching regulator and LDO to shut down.

The switching regulator turns on again and soft-starts after the IC's junction temperature cool by $10^{\circ} \mathrm{C}$. The switching regulator exhibits hiccup mode operation during continuous thermal overload conditions. For continuous operation, do not exceed the $+125^{\circ} \mathrm{C}$ junction temperature rating.

## Power Derating Characteristics

To prevent the regulator from exceeding the maximum junction temperature, some thermal analysis is required. The temperature rise is given by Equation 4:
$T_{\text {RISE }}=(P D)\left(\theta_{J A}\right)$
Where PD is the power dissipated by the regulator and $\theta_{\mathrm{JA}}$ is the thermal resistance from the junction of the die to the ambient temperature. The junction temperature, $T_{J}$, is given by Equation 5:
$T_{J}=\left(T_{A}+T_{\text {RISE }}\right)$
Where $T_{A}$ is the ambient temperature. For the DFN package, the $\theta_{\mathrm{JA}}$ is $49\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$.

The actual junction temperature should not exceed the absolute maximum junction temperature of $+125^{\circ} \mathrm{C}$ when considering the thermal design.


FIGURE 44. DERATING CURVE vs TEMPERATURE

## Application Guidelines

## BOOT Undervoltage Detection

The internal driver of the high-side FET is equipped with a BOOT Undervoltage (UV) detection circuit. In the event the voltage difference between BOOT and PHASE falls below 2.5 V , the UV detection circuit allows the low-side MOSFET on for 300ns, to recharge the bootstrap capacitor.
While the ISL85003 includes an internal bootstrap diode, efficiency can be improved by using an external supply voltage and bootstrap Schottky diode. The external diode is then sourced from a fixed external 5 V supply or from the output of the switching regulator if this is at 5 V . The bootstrap diode can be a low cost type, such as the BAT54.


FIGURE 45. EXTERNAL BOOTSTRAP DIODE

## Switching Regulator Output Capacitor Selection

An output capacitor is required to filter the inductor current and supply the load transient current. The filtering requirements are a function of the switching frequency, the ripple current and the required output ripple. The load transient requirements are a function of the slew rate (di/dt) and the magnitude of the transient load current. These requirements are generally met with a mix of capacitor types and careful layout.

High frequency ceramic capacitors initially supply the transient and slow the current load rate seen by the bulk capacitors. The bulk filter capacitor values are generally determined by the (Equivalent Series Resistance) ESR and voltage rating requirements rather than actual capacitance requirements.


FIGURE 46. TYPICAL TRANSIENT RESPONSE
The high frequency decoupling capacitors should be placed as close to the power pins of the load as physically possible. Be careful not to add inductance in the circuit board wiring that could cancel the usefulness of these low inductance components. Consult with the manufacturer of the load on specific decoupling requirements.

The shape of the output voltage waveform during a load transient that represents the worst case loading conditions will ultimately determine the number of output capacitors and their type. When this load transient is applied to the converter, most of the energy required by the load is initially delivered from the output capacitors. This is due to the finite amount of time required for the inductor current to slew up to the level of the output current required by the load. This phenomenon results in a temporary dip in the output voltage. At the very edge of the transient, the Equivalent Series Inductance (ESL) of each capacitor induces a spike that adds on top of the existing voltage drop due to the ESR.

After the initial spike, attributable to the ESR and ESL of the capacitors, the output voltage experiences sag. This sag is a direct consequence of the amount of capacitance on the output.

During the removal of the same output load, the energy stored in the inductor is dumped into the output capacitors. This energy dumping creates a temporary hump in the output voltage. This hump, as with the sag, can be attributed to the total amount of capacitance on the output. Figure 46 shows a typical response to a load transient.

The amplitudes of the different types of voltage excursions can be approximated using Equations 6, 7, $\underline{8}$ and $\underline{9}$.
$\Delta \mathrm{V}_{\mathrm{ESR}}=\mathrm{ESR} \cdot \mathrm{I}_{\text {tran }}$
$\Delta V_{E S L}=E S L \cdot \frac{d I_{\text {tran }}}{d t}$
$\Delta V_{\text {SAG }}=\frac{L_{\text {out }} \cdot I_{\text {tran }}{ }^{2}}{C_{\text {out }} \cdot\left(V_{\text {in }}-V_{\text {out }}\right)}$
$\Delta \mathrm{V}_{\text {HUMP }}=\frac{\mathrm{L}_{\text {out }} \cdot \mathrm{I}_{\text {tran }}{ }^{2}}{\mathrm{C}_{\text {out }} \cdot \mathrm{V}_{\text {out }}}$
Where: $I_{\text {tran }}=$ Output Load Current Transient and $\mathrm{C}_{\text {out }}=$ Total Output Capacitance.
In a typical converter design, the ESR of the output capacitor bank dominates the transient response. The ESR and the ESL are typically the major contributing factors in determining the output capacitance. The number of output capacitors can be determined by using Equation 10 , which relates the ESR and ESL of the capacitors to the transient load step and the voltage limit ( $\Delta \mathrm{Vo}$ ):
Number of Caps $=\frac{\frac{\mathrm{ESL} \cdot \mathrm{I}_{\text {tran }}}{\mathrm{dt}}+\mathrm{ESR} \cdot \mathrm{I}_{\text {tran }}}{\Delta \mathrm{V}_{\mathrm{o}}}$
If $\Delta V_{S A G}$ or $\Delta V_{\text {HUMP }}$ are found to be too large for the output voltage limits, then the amount of capacitance may need to be increased. In this situation, a trade-off between output inductance and output capacitance may be necessary.

The ESL of the capacitors, which is an important parameter in the above equations, is not usually listed in specification. Practically, it can be approximated using Equation 11 if an Impedance vs Frequency curve is given for a specific capacitor:

$$
\begin{equation*}
\mathrm{ESL}=\frac{1}{\mathrm{C}\left(2 \bullet \pi \bullet \mathrm{f}_{\mathrm{res}}\right)^{2}} \tag{EQ.11}
\end{equation*}
$$

Where: $f_{r e s}$ is the resonant frequency where the lowest impedance is achieved.

The ESL of the capacitors becomes a concern when designing circuits that supply power to loads with high rates of change in the current.

## Output Inductor Selection

The output inductor is selected to meet the output voltage ripple requirements and minimize the converter's response time to the load transient. The inductor value determines the converter's ripple current and the output ripple voltage is a function of the ripple current. The ripple voltage and current are approximated by Equations 12 and 13 :
$\Delta \mathrm{I}=\frac{\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right)}{\mathrm{Fs} \cdot \mathrm{L}} \cdot \frac{\mathrm{V}_{\text {OUT }}}{\mathrm{V}_{\text {IN }}}$
$\Delta V_{\text {OUT }}=\Delta l x E S R$

Increasing the value of inductance reduces the ripple current and voltage. However, the large inductance values reduce the converter's response time to a load transient. Furthermore, the ripple current is an important signed in current mode control. Therefore, set the ripple inductor current to approximately 30\% of the maximum output current or about 1A for optimized performance.

One of the parameters limiting the converter's response to a load transient is the time required to change the inductor current. Given a sufficiently fast control loop design, the regulator will provide either $0 \%$ or $100 \%$ duty cycle in response to a load transient. The response time is the time required to slew the inductor current from an initial current value to the transient current level. During this interval, the difference between the inductor current and the transient current level must be supplied by the output capacitor. Minimizing the response time can minimize the output capacitance required.

The response time to a transient is different for the application of load and the removal of load. Equations 14 and 15 give the approximate response time interval for application and removal of a transient load:
$t_{\text {RISE }}=\frac{L \times I_{\text {TRAN }}}{V_{\text {IN }}-V_{\text {OUT }}}$
$t_{\text {FALL }}=\frac{L x I_{\text {TRAN }}}{V_{\text {OUT }}}$
Where: $l_{\text {TRAN }}$ is the transient load current step, $\mathrm{t}_{\text {RISE }}$ is the response time to the application of load, and $\mathrm{t}_{\text {FALL }}$ is the response time to the removal of load. The worst case response time can be either at the application or removal of load. Be sure to check both of these equations at the minimum and maximum output levels for the worst case response time.

## Input Capacitor Selection

Use a mix of input bypass capacitors to control the input voltage ripple. Use ceramic capacitors for high frequency decoupling and bulk capacitors to supply the current needed each time the switching MOSFET turns on. Place the ceramic capacitors physically close to the MOSFET VIN pins (switching MOSFET drain) and PGND.

The important parameters for the bulk input capacitance are the voltage rating and the RMS current rating. For reliable operation, select bulk capacitors with voltage and current ratings above the maximum input voltage and largest RMS current required by the circuit. Their voltage rating should be at least 1.25x greater than the maximum input voltage, while a voltage rating of $1.5 x$ is a conservative guideline. For most cases, the RMS current rating requirement for the input capacitor of a buck regulator is approximately $1 / 2$ the DC load current.

The maximum RMS current required by the regulator may be more closely approximated through Equation 16:

$$
\begin{equation*}
\left.\mathrm{I}_{\mathrm{RMS}}^{(\mathrm{MAX})}, ~=\sqrt{\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}} \cdot\left(\mathrm{I}_{\mathrm{OUT}}^{(\mathrm{MAX})}\right.}{ }^{2}+\frac{1}{12} \cdot\left(\frac{\mathrm{~V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~L} \bullet \mathrm{f}_{\mathrm{S}}} \cdot \frac{\mathrm{~V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}}\right)^{2}\right) \tag{EQ.16}
\end{equation*}
$$

For a through-hole design, several electrolytic capacitors may be needed, especially at temperature less than $-25^{\circ} \mathrm{C}$. The electrolytic's ESR can increase ten times higher than at room temperature and cause input line oscillation. In this case, a more thermally stable capacitor such as X7R ceramic should be used. For surface mount designs, solid tantalum capacitors can be used, but caution must be exercised with regard to the capacitor surge current rating. Some capacitor series available from reputable manufacturers are surge current tested.

## Loop Compensation Design

When COMP is not connected to GND, the COMP pin is active for external loop compensation. In an application where extreme temperature such as less than $-10^{\circ} \mathrm{C}$ or greater than $+85^{\circ} \mathrm{C}$, external compensation mode should be used. The regulator uses constant frequency peak current mode control architecture to achieve a fast loop transient response. An accurate current sensing pilot device in parallel with the upper MOSFET is used for peak current control signal and overcurrent protection. The inductor is not considered as a state variable since its peak current is constant, and the system becomes a single order system. It is much easier to design a type II compensator to stabilize the loop than to implement voltage mode control. Peak current mode control has an inherent input voltage feed-forward function to achieve good line regulation. Figure 47 shows the small signal model of the synchronous buck regulator.


FIGURE 47. SMALL SIGNAL MODEL OF SYNCHRONOUS BUCK REGULATOR


FIGURE 48. TYPE II COMPENSATOR

Figure 48 shows the type II compensator and its transfer function is expressed, as shown in Equation 17:

$$
\begin{equation*}
A_{v}(S)=\frac{\hat{v}_{c o m p}}{\hat{v}_{o}}=\frac{1}{\left(C_{6}+C_{7}\right) \cdot R_{1}} \frac{\left(1+\frac{S}{\omega_{c z 1}}\right)\left(1+\frac{S}{\omega_{c z 2}}\right)}{S\left(1+\frac{S}{\omega_{c p 1}}\right)\left(1+\frac{S}{\omega_{c p 2}}\right)} \tag{EQ.17}
\end{equation*}
$$

Where,
$\omega_{c z 1}=\frac{1}{R_{6} C_{6}}, \omega_{c z 2}=\frac{1}{R_{1} C_{3}}, \omega_{c p 1}=\frac{\mathrm{C}_{6}+\mathrm{C}_{7}}{\mathrm{R}_{6} \mathrm{C}_{6} \mathrm{C}_{7}}, \omega_{\mathrm{cp} 2} \approx 350 \mathrm{kHz}$

## Compensator Design Goal

## High DC Gain

Choose Loop bandwidth $f_{c}$ of approximately 50 kHz or $1 / 10$ of the switching frequency.

Gain margin: >10dB
Phase margin: $\mathbf{> 4 0 ^ { \circ }}$
The compensator design procedure is as follows:
The loop gain at crossover frequency of $f_{c}$ has a unity gain. Therefore, the compensator resistance $\mathrm{R}_{6}$ is determined by Equation 18.
$R_{6}=2 \pi f_{c} C_{o} R_{t} R_{1} \approx f_{c} \cdot C_{o} R_{1}$

Note that $\mathrm{C}_{0}$ is the actual capacitance seen by the regulator, which may include ceramic high frequency decoupling and bulk output capacitors. Ceramic may have to be derated by approximately $40 \%$ depending on dielectric, voltage stress and temperature. Compensator capacitor $\mathrm{C}_{6}$ is then given by Equations 19 and 20.
$C_{6}=\frac{R_{0} C_{0}}{10 R_{6}}=\frac{V_{0} C_{0}}{10 I_{0} R_{6}}$
$C_{7}=\max \left[\frac{R_{c} C_{o}}{10 R_{6}}, \frac{1}{\pi f_{s} R_{6}}\right]$
An optional zero can boost the phase margin. $\omega_{\text {cz2 }}$ is a zero due to $\mathrm{R}_{1}$ and $\mathrm{C}_{3}$.

Put compensator zero, $\omega_{c z 2}$ from $1 / 2 f_{c}$ to $f_{c}$.
$C_{3}=\frac{1}{2 \pi f_{c} R_{1}}$
For internal compensation mode, $R_{6}$ is equal $600 \mathrm{k} \Omega$ and $\mathrm{C}_{6}$ is 30 pF . Equation 18 can be rearranged to solve for $\mathrm{R}_{1}$.

Example: $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=3 \mathrm{~A}, \mathrm{f}_{\mathrm{SW}}=500 \mathrm{kHz}, \mathrm{R}_{1}=51 \mathrm{k} \Omega$, $\mathrm{R}_{2}=9.7 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{o}}=2 \times 47 \mu \mathrm{~F} / 3 \mathrm{~m} \Omega 6.3 \mathrm{~V}$ ceramic $(\sim 60 \mu \mathrm{~F}$ with derating), $L=4.7 \mu \mathrm{H}, \mathrm{f}_{\mathrm{c}}=50 \mathrm{kHz}$, then compensator resistance $\mathrm{R}_{6}$ :
$R_{6}=50 k \cdot 60 \mu \mathrm{~F} \cdot 51 \mathrm{k} \Omega=153 \mathrm{k} \Omega$
$C_{6}=\frac{5 \mathrm{~V} \cdot 60 \mu \mathrm{~F}}{10 \cdot 3 \mathrm{~A} \cdot 153 \mathrm{k} \Omega}=65 \mathrm{pF}$
$\mathrm{C}_{7}=\max \left[\frac{1.5 \mathrm{~m} \Omega \cdot 60 \mu \mathrm{~F}}{10 \cdot 153 \mathrm{k} \Omega}, \frac{1}{\pi \cdot 500 \mathrm{kHz} \cdot 153 \mathrm{k} \Omega}\right]=(0.06 \mathrm{pF}, 4.2 \mathrm{pF})$
Use the closest standard values for $\mathrm{R}_{6}, \mathrm{C}_{6}$ and $\mathrm{C}_{7}$. There is approximately 3 pF parasitic capacitance from $\mathrm{V}_{\text {COMP }}$ to GND ; therefore, $\mathrm{C}_{7}$ is optional. Use $\mathrm{R}_{6}=150 \mathrm{k} \Omega, \mathrm{C}_{6}=62 \mathrm{pF}$, and $\mathrm{C}_{7}=\mathrm{OPEN}$.

$$
\begin{equation*}
\mathrm{C}_{3}=\frac{1}{2 \pi 50 \mathrm{kHz} \cdot 51 \mathrm{k} \Omega}=62 \mathrm{pF} \tag{EQ.25}
\end{equation*}
$$

Use $\mathrm{C}_{3}=68 \mathrm{pF}$. Note that $\mathrm{C}_{3}$ may increase the loop bandwidth from the previous estimated value. Figure 49 shows the simulated voltage loop gain. It has a 42 kHz loop bandwidth with $54^{\circ}$ of phase margin and 17 dB of gain margin. It may be more desirable to achieve an increased phase margin. This can be accomplished by lowering $R_{6}$ or increasing $C_{3}$ by $20 \%$ to $30 \%$.



FIGURE 49. SIMULATED LOOP GAIN

## Layout Considerations

The layout is very important in high frequency switching converter design. With power devices switching efficiently at 500 kHz , the resulting current transitions from one device to another cause voltage spikes across the interconnecting impedances and parasitic circuit elements. These voltage spikes can degrade efficiency, radiate noise into the circuit, and lead to device overvoltage stress. Careful component layout and printed circuit board design minimizes these voltage spikes.
As an example, consider the turn-off transition of the upper MOSFET. Prior to turn-off, the MOSFET is carrying the full load current. During turn-off, current stops flowing in the MOSFET and is picked up by the internal body diode. Any parasitic inductance in the switched current path generates a large voltage spike during the switching interval. Careful component selection, tight layout of the critical components and short, wide traces minimize the magnitude of voltage spikes.
There are two sets of critical components in the regulator switching converter. The switching components are the most critical because they switch large amounts of energy and therefore tend to generate large amounts of noise. Next are the small signal components, which connect to sensitive nodes or supply critical bypass current and signal coupling.

A multi-layer printed circuit board is recommended. Figure 50 shows the connections of the critical components in the converter. Note that capacitors $\mathrm{C}_{\mathrm{IN}}$ and $\mathrm{C}_{\mathrm{OUT}}$ could each represent numerous physical capacitors. Dedicate one solid layer, usually a middle layer of the PC board, for a ground plane and make all critical component ground connections with vias to this layer. Dedicate another solid layer as a power plane and break this plane into smaller islands of common voltage levels. Keep the metal runs from the PHASE terminals to the output inductor short. The power plane should support the input power and output power nodes. Use copper filled polygons on the top and bottom circuit layers for the phase nodes. Use the remaining printed circuit layers for small signal wiring.

In order to dissipate heat generated by the internal LDO and MOSFETs, the ground pad should be connected to the internal ground plane through at least five vias. This allows the heat to move away from the IC and also ties the pad to the ground plane through a low impedance path.

The switching components should be placed close to the regulator first. Minimize the length of the connections between the input capacitors, $\mathrm{C}_{\mathrm{IN}}$, and the power switches by placing them nearby. Position both the ceramic and bulk input capacitors as close to the upper MOSFET drain as possible.


KEY
(TIII ISLAND ON CIRCUIT AND/OR POWER PLANE LAYER $\nabla$ VIA CONNECTION TO GROUND PLANE

FIGURE 50. PRINTED CIRCUIT BOARD POWER PLANES AND ISLANDS
The critical small signal components include any bypass capacitors, feedback components and compensation components. Place the compensation components close to the FB and COMP pins. The feedback resistors should be located as close as possible to the FB pin with vias tied straight to the ground plane.

## Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest revision.

| DATE | REVISION | CHANGE |
| :---: | :---: | :---: |
| Apr 15, 2024 | 3.02 | Corrected Equation 21, from $\mathrm{R}_{2}$ to $\mathrm{R}_{1}$. |
| Feb 24, 2022 | 3.01 | Removed Related Literature section. Updated page 1 description. Updated Ordering information table. |
| Jul 31, 2020 | 3.00 | Updated Related Literature section <br> Updated Links throughout <br> Updated the ordering information table by adding tape and reel part numbers and qty information and updating notes. <br> In the Abs Max section, changed the maximum rating of the following from +24 V to +22 V : <br> - VIN, EN to AGND and PGND <br> - PHASE to AGND and PGND .... (DC) <br> - PHASE to AGND and PGND --(40ns) <br> Removed About Intersil section |
| Jan 15, 2016 | 2.00 | Added the Related Literature section on page 1. <br> On page 4, updated VDD pin description by changing VIN range from " 3 V to 5.5 V " to " 4.5 V to 5.5 V ". Updated Note 1 in the ordering information table to include all tape and reel options. <br> Added Table 2 on page 5. <br> Updated POD L12.3x4 to the latest revision the changes are as follows: <br> Tiebar Note 5 updated <br> From: Tiebar shown (if present) is a non-functional feature. <br> To: Tiebar shown (if present) is a non-functional feature and may be located on any of the 4 sides (or ends). |
| Jul 17, 2014 | 1.00 | Detailed Description on page 15 changed from 4.5A to 5A. <br> "Switching Regulator Overcurrent Protection" on page 16: Changed 4.5A to 5A. <br> Equation 12 on page 18, updated from "dl=/(Fs*L)*Vout/Vin" to "dl=(Vin-Vout)/(Fs*L)*Vout/Vin" <br> "Input Capacitor Selection" on page 19 : Change RESR to ESR <br> "Negative Current Protection" on page 17: Changed -2.5A to -2.2A. <br> Updated Package information from $4 \times 3$ to $3 \times 4$ on page 1, Pin Configuration on page 4, Ordering Information on page 5, and replaced the "Package Outline Drawing" on page 23. <br> Updated the Ordering Information on page 5 to include the new Evaluation Boards that are now available. |
| Mar 21, 2014 | 0.00 | Initial Release. |

## Package Outline Drawing

For the most recent package outline drawing, see L12.3x4.
L12.3x4
12 LEAD DUAL FLAT NO-LEAD PLASTIC PACKAGE
Rev 1, 3/15


TYPICAL RECOMMENDED LAND PATTERN


SIDE VIEW


DETAIL "X"

NOTES:

1. Dimensions are in millimeters.

Dimensions in () for Reference Only.
2. Dimensioning and tolerancing conform to ASME Y14.5m-1994.
3. Unless otherwise specified, tolerance: Decimal $\pm 0.05$
4. Dimension applies to the metallized terminal and is measured between 0.15 mm and 0.30 mm from the terminal tip.
5. Tiebar shown (if present) is a non-functional feature and may be located on any of the 4 sides (or ends).
6. The configuration of the pin \#1 identifier is optional, but must be located within the zone indicated. The pin \#1 identifier may be either a mold or mark feature.
7. Reference document JEDEC MO-229.

# IMPORTANT NOTICE AND DISCLAIMER 

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

