

RAA458100GNP / RAA457100GBM

Low Power Wireless Charging System Configuration and Function

R19AN0041EJ0100 Rev.1.00 2017.03.31

APPLICATION NOTE

Outline

RAA458100 / RAA457100 are power control IC for wireless charging. RAA458100 / RAA457100 are suitable for small capacity Li-ion secondary battery charging and various battery charging systems can be constructed by some function setting pins.

To adjust transmission power automatically, and to set battery charging parameters (RAA457100 register) from a transmitter system can be realized by bi-directional wireless communication function implemented in RAA458100 / RAA457100. Also, register accessing to a main device (RxMCU) in a receiver system can be performed from a main device (TxMCU) in a transmitter system. This document describes some wireless charging system configuration examples, the wireless communication function and the automatic transmission power control function.

Contents

1. Battery charging system configuration

- 1.1 Overview of pin function
- 1.2 Battery charging system configuration, operation and pin settings
- 1.3 Power transmission start or stop timing
- 1.4 Data configuration of EEPROM(TxROM)
- WPT communication function (communication function on wireless power transfer carrier)
 2.1 Packet configuration of WPT communication
- 2.2 Modulation and demodulation method, and detailed demodulation function
- 3. Automatic transmission power control function and WPT communication procedure
 - 3.1 Overview of automatic transmission power control function
 - 3.2 WPT communication packet in ATPC Mode, MCU Control Mode
 - 3.3 Automatic transmission power control timing
 - 3.4 Control error and RECT pin converged voltage
 - 3.5 Update timing for ADC output codes storage registers
 - 3.6 WPT communication procedure in each charging system configuration
- 4. Error detection function
 - 4.1 Error detection items and post-processing
 - 4.2 Error detection items in each charging system configuration
 - 4.3 Over power detection of transmission power
- 5. Test registers

Abbreviations and the meanings

The following table shows the abbreviations and the meanings used in this document.

Term	Description
TxIC	Wireless charging system transmitter IC RAA458100GNP.
RxIC	Wireless charging system receiver IC RAA457100GBM.
TxROM, EEPROM	EEPROM in transmitter system.
TxMCU	The device connected to TxIC by 2-wire interface. (mainly microcomputer)
RxMCU	The device connected to RxIC by 2-wire interface. (mainly microcomputer)
Tx system	Wireless charging transmitter system. It is constructed by "TxIC only" or "TxIC and TxMCU" or "TxIC and EEPROM".
Rx system	Wireless charging receiver system. It is constructed by "RxIC only" or "RxIC and RxMCU".
WPT communication	Communication on wireless power transmission carrier signal.
Tx2Rx WPT communication	WPT communication from TxIC to RxIC.
Rx2Tx WPT communication	WPT communication from RxIC to TxIC.
T_Header	The header of Tx2Rx WPT communication packet.
R_Header	The header of Rx2Tx WPT communication packet
T_0xXX D[X]	Register address and data bit of TxIC (Example : T_0x02 D[4:1] means that TxIC register address is 0x02, register data bits are D4, D3, D2, D1)
R_0xXX D[X]	Register address and data bit of RxIC. (Example : R_0x10 D[7:5] means that RxIC register address is 0x10, register data bits are D7, D6, D5)

Remark : The values described in this document are reference values, not guaranteed.

RENESAS

1. Battery charging system configuration

1.1 Overview of pin function

A battery charging system which adapt to an application can be provided by the function setting pins of TxIC and RxIC. Table 1.1 shows pin function which is important when a battery charging system is constructed.

Pin setting			Description							
TxIC	CLKSEL		-	pin. Reference clock frequency is 8 [MHz] regardless of clock source.						
-		н		8[MHz]) is selected for reference clock. CLKI pin should be set to low, CLKO pin should be open.						
		L		m TxMCU, or clock signal is generated by ceramic resonator.						
			Clock from TxMCU	Clock is inputted to CLKI pin and CLKO pin is set to open.						
			Clock generation	Ceramic resonator is connected between CLKI pin and CLKO pin.						
	BRGSEL		-	I bridge circuit to drive transmitting coil.						
		н		ed. Gate drive pulse is outputted from GD1H and GD1L pin.						
		L		ed. Gate drive pulse is outputted from GD1H, GD1L, GD2H and GD2L pin.						
	GAIN		Parameter (GAIN) selectio	n for the automatic transmission power control. Refer to section 3.4 for GAIN description.						
		н	GAIN=0.250							
		L	GAIN=0.125							
	MS		Master or slave device sele	ection for 2-wire interface.						
		Н	TxIC is master device of 2 should be set to high.	2-wire interface in Tx system. When the register of TxIC and RxIC from TxROM is set, MS pin						
		L		wire interface in Tx system. When the register of TxIC and RxIC from TxMCU is set, or when ed, MS pin should be set to low.						
	ATPC		nable automatic transmission power control.							
		Н	In order to enable the auto	matic transmission power control, ATPC pin should be set to high.						
		L	In order to disable the auto	matic transmission power control, ATPC pin should be set to low.						
	DUTY6 DUTY7 DUTY8		can be set by DUTY6, DL D[2:0], T_0x04 D[7:0]. For "0" when DUTY pin level is Duty=(100 / F_DRIVE) x (1	selection of bridge driver output pulse duty. When the register of duty (T_0x07 D[1:0], T_0x06 D[7:0]) can not be se an be set by DUTY6, DUTY7 and DUTY8 pins. Duty is defined as below formula. F_DRIVE is register value of ` 0[2:0], T_0x04 D[7:0]. For the value of DUTY8, DUTY7, DUTY6 in this formula, it is "1" when DUTY pin level is high a " when DUTY pin level is low. Duty=(100 / F_DRIVE) x (256 x DUTY8 + 128 x DUTY7 + 64 x DUTY6) [%] If the register of TxIC can be set, duty should be set by register.)						
RxIC	MS		Master or slave device sele	ection for 2-wire interface.						
		Н	RxIC is master device of 2-wire interface in Rx system. When the automatic transmission power control is ava register of RxIC and RxMCU can be written or read from Tx system by WPT communication.							
		L	RxIC is slave device of 2- interface.	wire interface in Rx system. The register of RxIC can be written or read from RxMCU by 2-wire						
	ATPC		Enable automatic transmis	sion power control.						
		Н	To enable the automatic tra	ansmission power control, ATPC pin should be set to high.						
		L	To disable the automatic tr	ansmission power control, ATPC pin should be set to low.						
	ATCHG		Enable automatic start of b	battery charging.						
		н	Battery charging is automa	tically started when battery charging is available condition.						
		L	Battery charging is not au setting the register R_0x01	tomatically started even if battery charging is available condition. Battery charging is started by D[0]=1.						
	ATR		Enable automatic control o VCC regulator).	of rectifier circuit. The parameter of rectifier circuit is adjusted with load current (output current of						
		н	Enable automatic control o	f rectifier circuit parameter when both of ATPC and ATR pin are set to high.						
		L	Disable automatic control of	of rectifier circuit parameter.						
	WRC		Enable wired charging mod	de. ^{•1}						
				hen wired charging is needed, WRC pin is set to high. The wired charging system is available by applying DC voltage						
		н	RECT pin directly.	seded, WRC pin is set to high. The wired charging system is available by applying DC voltage to						

Table1.1	TxIC.	RxIC	nin	function	outline
1 4 5 1 5 1 . 1	1,10,	11110	pin	runction	outime

 $^{\ast}1$ Wired charging system can not be combined with wireless charging system.

1.2 Battery charging system configuration, operation and pin setting

Table 1.2.1 and 1.2.2 show the battery charging system configuration and pin setting by using TxIC and RxIC. Figure 1.2 shows wireless charging system configuration (AT1). Depending on an application, an operation mode for a charging system is selected by the pin setting of TxIC and RxIC.

The control parameters such as bridge driver output pulse duty, thresholds of error detection, WPT communication parameters, charging control parameters can be set by TxIC registers and RxIC registers. Error conditions and ADC output codes can be monitored by reading the registers. The registers of TxIC can be written or read by 2-wire interface from external TxROM(EEPROM) or TxMCU in Tx system. The registers of RxIC can be written or read by WPT communication from Tx system (Tx2Rx WPT communication) or 2-wire interface from RxMCU. When RxIC is a master device of 2-wire interface, registers of RxIC can be written or read by Tx2Rx WPT communication from Tx system (AT1, AT2, AT3). When RxIC is a slave device of 2-wire interface, registers of RxIC can be written or read by 2-wire interface from RxMCU (AT4, MC1).

		n mode method /	Tx powe	er control		Descriptio	n						
	Io.	Tx sys	stem *1	Rx sy	stem *1	TxIC register RxIC register setting device setting device			Tx2Rx WPT	Rx2Tx WPT	Automatic transmission		
		Master	Slave	Master	Slave	TxROM	TxMCU	TxROM	TxMCU	RxMCU	comm.	comm.	power control
		ne Mode Fixed brid	lge freque	ency and d	uty		The wireless power is transmitted in fixed frequency and duty of bridge driver output pulse. The TxIC can be set by TxROM (SA2).						
S	A1	-	TxIC	RxIC	-	-	-	-	-	-	-	-	-
s	A2	TxIC	TxROM	RxIC	-	O *2	-	-	-	-	-	-	-
ATP0 Wirel		de Automatio	c control			implement system, the	ed in TxIC a e registers c	nd RxIC. Th	ne registers can be writt	of TxIC can ten or read b	sion power is co be written or rea by Tx2Rx WPT c T communication	ad from TxROM communication (A	or TxMCU in Tx AT1, AT2, AT3).
A	.T1	TxIC	TxROM	RxIC	-	O *2	-	O *2	-	-	0	0	0
A	T2	TxMCU	TxIC	RxIC	-	-	0	-	0	-	0	0	0
A	Т3	TxMCU	TxIC	RxIC	RxMCU	-	0	-	0	-	0	0	0
A	T4	TxMCU	TxIC	RxMCU	RxIC	-	0	-	-	O *3	-	0	0
		trol Mode External I	MCU contr	rol	The registers of TxIC can be written and read from TxMCU by 2-wire interface. By using eac communication register of TxIC and RxIC, TxMCU and RxMCU can execute Tx2Rx and Rx2T communication for user original transmission power control and data communication. But the reg RxIC can't be written or read from TxMCU by Tx2Rx WPT communication.								nd Rx2Tx WPT
N	IC1	TxMCU	TxIC	RxMCU	RxIC	-	0	-	0	0	-		
Wire Wire		arging Moo	de			The battery can be charged by DC voltage power like an AC adapter. DC voltage power is applied to RECT pin. The operation is limited in initial register setting.							er is applied to
N	/C1	-	-	RxIC	-	-	-	-	-	-	-	-	-

Table 1.2.1 Battery charging system configuration and operation

*1 Master means master device of 2-wire interface, and Slave means slave device of 2-wire interface.


*2 TxROM needs to be set the register setting data of TxIC and RxIC previously. Refer to section 1.4.

*3 The registers of RxIC can't be written or read from RxMCU in battery protection detection condition and maximum junction temperature detection condition, because SDA and SCL pin function of RxIC stops in that conditions. Also, R_0x40 D[0] needs to be set "1" to write data in R_0x00 to R_0x0F.

Table 1.2.2 Battery charging system configuration and pin setting

Operation mode						Тх	IC pin setti	ing			Rx	IC pin sett	ng		
	No.	Tx sy	stem	Rx sy	/stem	MS	ATPC	DUTY6	DUTY7	DUTY8	MS	ATPC	ATCHG	ATR	WRC
	NO.	Master	Slave	Master	Slave			Donto	20117	Dorno			Alono	AIN	WING
Sta	and Alo	ne Mode													
	SA1	-	TxIC	RxIC	-	L	L	Set one	e or more p	ins to H	н	L	н	L	L
	SA2	TxIC	TxROM	RxIC	-	Н	L	Set one	e or more p	ins to H	н	L	н	L	L
AT	PC Mo	de													
	AT1	TxIC	TxROM	RxIC	-	Н	н	L	L	L	Н	н	L	х	L
	AT2	TxMCU	TxIC	RxIC	-	L	н	L	L	L	Н	н	L	х	L
	AT3	TxMCU	TxIC	RxIC	RxMCU	L	н	L	L	L	Н	н	L	х	L
	AT4	TxMCU	TxIC	RxMCU	RxIC	L	н	L	L	L	L	н	Н	х	L
MC	CU Con	trol Mode													
	MC1	TxMCU	TxIC	RxMCU	RxIC	L	L	L	L	L	L	L	н	L	L
Wi	red Cha	arging Mod	le												
	WC1	-	-	RxIC	-	-	-	-	-	-	Н	L	Н	L	Н

X: Arbitrary value can be selected.



1.3 Power transmission start / stop timing

Figure 1.3 shows the power transmission start and stop timing (GD1H, GD1L, GD2H, GD2L of bridge driver) of TxIC. In Stand Alone Mode, power transmission is started when Initial Mode (start processing) is finished. In ATPC Mode, power transmission is started when Initial Mode is finished, and the power is transferred intermittently until R_Header 0x01 packet is received. In MCU Control Mode, power transmission can be started and stopped at any timing controlled by TxMCU.

Transmitter timer is started when operation state changes to Drive Mode. In Stand Alone Mode and ATPC Mode, power transmission is stopped when the timeout period of transmitter timer is detected. The timeout period can be set by register. Power transmission is stopped also when other error (refer to section 4.1) is detected, but transmitter timer is not reset.

TxIC continues power transmission even if battery charging is finished by RxIC, unless TxMCU stops power transmission in MCU Control Mode, or power transmission is stopped by transmitter timer or other error detection. While RxIC operates by transmission power in charging completion condition, RxIC consumes around 10[uA] current from battery for battery voltage monitor circuit in RxIC.

Pin, Signal						TxIC operation state			
Pin, Signai		Pow	er OFF	Power On	Initial Mode		Drive Mode		
VIN									
IOVDD									
STBY									
VDD30 VDD18									
CLK (System clock in	ı TxIC)								
GD1H/GD1L/GD	D2H/GD2	L		<u>.</u>	<u>i</u>				
Stand Alone	Mode								
ATPC Mode			(Transitio	T_ on from Initial Mode t	T _{TX_ID_TIMER} 0x00 D[1]=1 o Drive Mode)		R_Header_0x01 packet	is received	
MCU Contro	l Mode		(Transitic	T_ on from Initial Mode t	0x00 D[1]=1 o Drive Mode)	T_0x00 D[0]=1 (Bridge driver ON)		T_0x00 D[0]=0 (Bridge driver OFF)	
Symbol	Registe	ers	Descript	ion		:			
T _{TX_INIT}	-		set in this	s period. When T	xROM is used, Tx	than 520[ms] of period is ne IC automatically loads the sto xIC register in this period.			
T _{TX_CHG_TIMER}	T_0x11 T_0x11 T_0x12	D[7:6]	be set by	/ register T_0x11	D[7:6] (198, 264, 3	state of TxIC changes to Driv 330, 396[min]). Power transm ssmission timer is unavailable	ission is stopped and T_0	x12 D[5] is set to "1"	
T _{TX_ID_TIMER} , T _{TX_ID_INTERVAL}	T_0x35 T_0x4B								

Figure 1.3 Power transmission start / stop timing

RENESAS

1.4 Data configuration of EEPROM(TxROM)

By applying EEPROM(TxROM) in Tx system, TxIC registers can be set. RxIC registers can be set by Tx2Rx WPT communication in ATPC Mode(AT1). TxIC reads the data from EEPROM in start process(Initial Mode), and set the data into the register of TxIC. For the RxIC register setting, TxIC reads the RxIC register data stored in EEPROM and it sends the data to RxIC by Tx2Rx WPT communication at proper timing. Tx2Rx WPT communication does not affect Rx2Tx WPT communication.

Table 1.4 shows the data configuration of EEPROM. Device slave address of EEPROM should be set 7'b1010000 or 7'b101001. TxIC reads the data which were stored in EEPROM in turn from word address "0" to the address that completion code was written. Read cycle is random read cycle. TxIC can not write data to the EEPROM.

Table 1.4 Slave address, read cycle, data configuration of EEPROM (TxROM)

	Teau Cycle, data configurati	
Item	Description	
Communication method	2-wire serial communication (SC	CL frequency is fixed at 64[kHz].)
EEPROM	ADDR pin setting into low	7'b1010000
Device slave address	ADDR pin setting into high	7'b1010001 (Evaluation board)
EEPROM read cycle	Random read cycle (Data readir	ig is started from address "0" and increment word address by "1")
EEPROM word address	Word address range is from "0"	to "255". 2K bit EEPROM is available.
EEPROM data configuration	n	
EEPROM word address	EEPROM data	Description
0	TxIC register address	TxIC register setting area.
1	TxIC register data	"" Even address : TxIC register address Odd address : TxIC register data
2	TxIC register address	
3	TxIC register data	
	:	
2n-6	0x48	When register of RxIC is set from TxIC by Tx2Rx WPT communication, it should be set
2n-5	0x04	"" "T_0x48 D[7:0]=0x04" (Packet Header is specified).
2n-4	0x00	After setting necessary register, T_0x00 D[1] should be set to "1".
2n-3	0x02	" (Operation state of TxIC changes from Initial Mode to Drive Mode.)
2n-2	0xFF	Completion code. Even address : 0xFF, odd address : 0x00
2n-1	0x00	"TxIC register setting is finished.
2n	0xFE	Count setting of receiving packet in Rx2Tx WPT communication. Data "0xFE" is set in
2n+1	Count of receiving packet	" even address, and count of receiving packet is set in odd address. (*1)
2n+2	RxIC register address	RxIC register setting area.
2n+3	RxIC register data	"Even address : RxIC register address odd address : RxIC register data
2n+4	RxIC register address	If register of RxIC does not need to be set, completion code should be set soon. (Even address : 0xFF, odd address : 0x00)
2n+5	RxIC register data	(Even address . 0xFF, odd address . 0x00)
•	•	
•	•	
2m-4	0x01	After setting necessary register, R_0x01 D[0] should be set to "1" for starting battery charge.
2m-3	0x01	
2m-2	0xFF	Completion code. Even address : 0xFF, Odd address : 0x00 RxIC register setting is finished.
2m-1	0x00	

*1 When there is this setting, TxIC restarts to read from next word address after receiving Rx2Tx WPT communication packet "the setting value + 1" times. This operation is to perform over power detection of transmission power at power transmission start timing. If over power detection is not needed, this setting is not need.

2 WPT communication function (communication function on wireless power transfer carrier)

2.1 Packet configuration of WPT communication

WPT communication packet is fixed length (55bit) packet showed in Figure 2.1. The packet is configured with Preamble, Header, Message1, Message2, Checksum. Header and Message1 and Message2 have 1 bit of odd number parity bit each. The Checksum created by exclusive OR is added to the last of the packet.

Preambl (11bit)	St	Header (8bit)	Pr	Sp	St	Message1 (8bit)	Pr	Sp	St	Message2 (8bit)	Pr	Sp	St	Checksum (8bit)	Pr	Sp]
--------------------	----	------------------	----	----	----	--------------------	----	----	----	--------------------	----	----	----	--------------------	----	----	---

St : Start bit(1bit), Pr : Parity bit(1bit), Sp : Stop bit(1bit)


Figure 2.1 WPT communication packet configuration


2.2 Modulation and demodulation method, and detailed demodulation function

Tx2Rx and Rx2Tx WPT communication are performed by amplitude modulation and demodulation. Packet data is bi-phase encoded data. Table 2.2 shows the modulation and demodulation method of WPT communication and register parameters for demodulation. Figure 2.2 shows detailed demodulation method. The registers related to WPT communication should be set by TxMCU or TxROM for TxIC, and set by RxMCU for RxIC. The modulated signal of WPT communication (RECT pin voltage for Tx2Rx WPT communication and ASKOUT pin voltage for Rx2Tx WPT communication) is demodulated by ADC and demodulation logic circuit. Therefore modulated signal level including DC voltage needs to be within input dynamic range of ADC.

Table 2.2 Modulation and demodulation method of WPT communication and register parameters for demodulation

Direction	Modulation a	and demodula	tion method
Tx2Rx WPT communication	power becon	nes the chang	nal by changing bridge driver output pulse duty depending on modulation signal. The change of the transmission e of RECT pin voltage of RxIC. RECT pin voltage is converted to digital signal and demodulated by logic. The quire the RECT pin voltage by ADC is 62.5[us].
Rx2Tx WPT communication	switches CO voltage is atte through buffe	M driver (C _{CM} enuated and its	gnal by load modulation depending on modulation signal. Power transmission line impedance changes when RxIC) depending on modulation signal pattern. The transmitting coil voltage changes by the impedance shifting. The s peak voltage is detected. The peak voltage is inputted to ASKIN pin. ASKIN pin voltage is outputted to ASKOUT pin KOUT pin voltage is converted to digital signal and demodulated by logic. The minimum time interval to acquire the C is 64[us].
Parameters for demodulation	TxIC register	RxIC register	Description
Modulation depth	T_0x0D D[6:0]	-	The changing range of bridge driver output pulse duty as modulation depth for Tx2Rx WPT communication is set by register T_0x0D D[6:0]. The register should be set so that the variation range of rectifier output voltage is higher than 200[mV] (recommended value). The C _{CM} value should be set so that the variation range of ASKOUT pin voltage is higher than 100[mV] (recommended value) for Rx2Tx WPT communication.
Bit rate	T_0x0E D[2:1]	R_0x27 D[1:0]	The bit rate in Tx2Rx WPT communication is 125[bps](1.0T=1/125=8[ms]) and the bit rate in Rx2Tx communication is 250[bps](1.0T=1/250=4[ms]). (Bit rate can be changed by register, but WPT communication parameters of RxIC should be set from RxMCU by 2-wire interface.)
Data decimation	T_0x30 D[3:0]	R_0x27 D[7:4]	Data decimation number can be set in range from 0 to 7 by register. The decimation number is 3 in Figure 2.2 for example.
Differential voltage calculation data (ΔV_{DIFF})	T_0x30 D[5:4]	R_0x27 D[3:2]	Differential voltage ΔV_{DIFF} of modulated signal is calculated by formula V[N] - V[N - (m + 1)], where V is voltage of modulated signal, N is sampling time, m is integer. The m can be set in range from 0 to 3 by register. The m is 3 in Figure 2.2 for example.
Differential voltage detection threshold $(\Delta V_{\text{DIFF}_TH})$	T_0x31 D[7:0]	R_0x28 D[7:0]	This is the threshold to detect the voltage variation of modulated signal. The condition for increasing voltage is $\Delta V_{\text{DIFF}} > + \Delta V_{\text{DIFF}_TH}$ ("U" in Figure 2.2). The condition for decreasing voltage is $\Delta V_{\text{DIFF}} < - \Delta V_{\text{DIFF}_TH}$ ("U" in Figure 2.2). When these conditions are satisfied, change of the modulated signal is detected (transition point). The threshold voltage should be from 25% to 50% of modulation depth. (for example, 50% in Figure 2.2)
Demodulation count			counted up when the modulated signal data is acquired. The data 0/1 detection (decode) is executed in relationship to point and the count threshold.
Count threshold for data 0/1 decode	T_0x33 D[7:0]	R_0x29 D[7:0]	Data "1" is decoded when count value is less than this threshold at transition point. Data "0" is decoded when the transition point is not detected before count value is counted up to this threshold. The count threshold should be set near 0.75T normally. (For example, counter threshold is 11 in Figure 2.2.)
Count threshold for no data	T_0x34 D[7:0]	R_0x2A D[7:0]	No data is detected when count value is more than this threshold at transition point. When that is detected in the middle of the demodulation, it becomes packet reception error. The count threshold should be set near 1.25T normally.









3. Automatic transmission power control function and WPT communication procedure

3.1 Overview of automatic transmission power control function

In ATPC Mode, the rectified voltage is automatically adjusted depending on the battery voltage by automatic transmission power control function. The power consumption of RxIC during battery charging can be suppressed by this function. RxIC periodically sends differential voltage information between battery voltage and rectified voltage by Rx2Tx WPT communication. TxIC controls bridge driver output pulse duty based on the differential voltage information. So rectified voltage is converged to expected voltage.

The operation state in automatic transmission power control is defined as ATPC Phase. There are four phases of Ping, Identification, Configuration and Battery Charge Phase.

3.2 WPT communication packet in ATPC Mode, MCU Control Mode

In ATPC Mode, WPT communication packets with Header 0x00 to 0x0F are used (There are unused Header in 0x00 to 0x0F). Rx2Tx WPT communication packet is sent by RxIC periodically. Tx2Rx WPT communication is executed to access to RxIC or RxMCU register from Tx system (AT1, AT2, AT3). Table 3.2.2 shows Rx2Tx WPT communication response packet for Tx2Rx WPT communication packet. Table 3.2.3 and 3.2.4 show packet construction in detail. Refer to section 3.6 about WPT communication procedure.

In MCU Control Mode, WPT communication packets with Header 0x10 to 0xFF are used. Tx2Rx and Rx2Tx WPT communication is executed by external MCUs (TxMCU and RxMCU).

Ope	ratio	n mode				Tx2Rx	WPT coi	mmunica	ation Hea	ider (T_H	leader)	Rx2Tx WPT communication Header (R_Header)					
	lo.	Tx sy	rstem	-	/stem	0x02	0x03	0x04	0x05	0x06	0x10 To	0x00	0x01	0x02	0x03	0×04	0x10 To
	10.	Master	Slave	Master	Slave	0x02	0x03	0x04	0x05	0000	0xFF	0000	0x01	0x02	0x03	0x04	0xFF
ATP	C Mo	ode															
A	T1	TxIC	TxROM	RxIC	-	-	-	0	-	-	-	0	0	0	0	0	-
A	T2	TxMCU	TxIC	RxIC	-	0	0	0	-	-	-	0	0	0	0	0	-
A	Т3	TxMCU	TxIC	RxIC	RxMCU	0	0	0	0	0	-	0	0	0	0	0	-
A	T4	TxMCU	TxIC	RxMCU	RxIC	-	-	-	-	-	-	0	0	-	0	0	-
MCL	J Cor	ntrol Mode	•														
м	C1	TxMCU	TxIC	RxMCU	RxIC	-	-	-	-	-	0	-	-	-	-	-	0
		TxMCU	TxIC	RxMCU	RxIC	-	-	-	-	-	0	-	-	-	-	-	0

Table 3.2.1 Header list for each battery charging system

O : Used Header

Table 3.2.2 Rx2Tx WPT communication response packet (Header) for Tx2Rx WPT communication packet (Header)

ATPC Phase	T_Header	R_Header	Description
Ping	-	-	TxIC does not receive R_Header 0x01 packet.
Identification	-	0x01 RxIC ID & Config.	RxIC sends R_Header 0x01 packet to TxIC when RxIC is ready to communicate.
Configuration or	No Send, 0x00, 0x01,	0x03 RxIC Status	When RxIC does not receive Tx2Rx WPT communication packet, RxIC periodically sends R_Header 0x03 and 0x04 packet alternately to TxIC. If the status of RxIC is changed,
Battery Charge	0x07 to 0x0F	0x04 Received Power	RxIC sends R_Header 0x03 packet preferentially. If RxIC receives undefined Tx2Rx WPT communication packet (T_Header 0x00, 0x01, 0x07 to 0x0F), RxIC ignores that data. This behavior is the same as no Tx2Rx WPT communication.
	0x02 RxIC Reg. Read Req.	0x02 Response Reg. Read Req.	RxIC replies R_Header 0x02 packet (requested register address data) to TxIC when RxIC receives T_Header 0x02 packet (register read request to RxIC).
	0x03 RxIC Reg. Write Req.	0x03 RxIC Status	RxIC replies R_Header 0x03 packet (RxIC status) to TxIC when RxIC receives T_Header 0x03 packet (register write request to RxIC). When register write is normally executed, Message2 D[0] of R_Header 0x03 packet is set to "1".
	0x04 RxIC Reg. Write & Read Req.	0x02 Response Reg. Read Req.	When RxIC receives T_Header 0x04 packet (register write and read for verification request), RxIC performs register write processing and then replies R_Header 0x02 packet (requested register data) to TxIC.
	0x05 RxMCU Reg. Read Req.	0x02 Response Reg. Read Req.	When RxIC receives T_Header 0x05 packet (register read request from RxMCU), RxIC reads the register data from RxMCU by 2-wire interface and then RxIC replies R_Header 0x02 packet including the data. If communication error occurs in 2-wire interface, RxIC
		0x03 RxIC Status	replies R_Header 0x03 packet (RxIC status) to TxIC.
	0x06 RxMCU Reg. Write Req.	0x03 RxIC Status	When RxIC receives T_Header 0x06 packet (register write request to RxMCU), RxIC writes the register data to RxMCU by 2-wire interface and then RxIC replies R_Header 0x03 packet (RxIC status) to TxIC. When the register write is finished normally, Message2 D[0] of the packet is set to "1". When the communication error is occurred in 2-wire interface, Message2 D[0] of R_Header 0x03 packet is set to "0".
ALL Phase	-	0x00 End Power Transfer	When RxIC detects particular error, RxIC sends R_Header 0x00 packet to TxIC.



Header	Rx WPT communication packet detailed configuration Message1: RxIC Register Address	Message2: None
		D7
0x02	D6	D6
RxIC	D5	D5
Register	DA	D4
Read	D3 RxIC register address	
Request	D2	D2
	D1	D1
	D0	D0
Header	Message1: RxIC Register Address	Message2: RxIC Register Data
0x03	D7	D7
0,00	D6	D6
RxIC	D5	D5
Register	D4 RxIC register address	D4 RxIC register data
Write Request	D3	D3
Request	D2	
	D1	D1
l la a da a	D0	D0
Header	Message1: RxIC Register Address	Message2: RxIC Register Data
0x04	D7 D6	D7 D6
	D6 D5	D6 D5
RxIC		DA
Register Write	D3 RxIC register address	D3 RxIC register data
&	D2	D2
Read	D1	D1
Request	DO	DO
Header	Message1: RxMCU Register Address	Message2: None
	D7	D7
0x05	D6	D6
RxMCU	D5	D5
Register		D4
Read	D3 RxMCU register address	D3 0
Request	D2	D2
	D1	D1
	D0	D0
Header	Message1: RxMCU Register Address	Message2: RxMCU Register Data
0,406	D7	D7
0x06	D6	D6
RxMCU	D5	D5
Register	D4 RxMCU register address	D4 RxMCU register data
Write	D3	D3
Request	D2	D2
	D1	D1
l la a de	D0	D0
Header	Message1: Reserved	Message2: Reserved
0x00,	D7	D7
0x01,	D6 D5	D6 D5
0x07		DA
to 0x0F	D3 Unused (reserved)	D3 Unused (reserved)
	D2	D2
Reserved	D1	D1
	DO	
Header	Message1: User Specification	Message2: User Specification
	D7	
0x10	D6	D6
To 0xFF	D5	D5
	D4	D4
User	D3 Arbitrary	D3 Arbitrary
Spec.	D2	D2
	D1	D1
	D0	D0
	• •	• •

Table 3.2.3 Tx2Rx WPT communication packet detailed configuration



Table 3.2.4 Rx2Tx WPT communication packet detailed configuration										
Header	Mes	sage1: RxIC Error Condition 1 (T_0x3F D[7:6] ^{*1})	Mes	sage2: RxIC Error Condition 2						
0.00	D7		D7							
0x00	DC		DC							

D7	e1: RxIC Error Condition 1 (1_0x3F D[7:6] 1)	wes	sage2: RxIC Error Condition 2
		D7	
0x00 D6		D6	
		-	
End D5		D5	
Power D4		D4	
Transfer D3		D3	
		-	
D2		D2	
D1 Ma:	aximum junction temperature is detected	D1	
D0 Cor	ontrol Error is not converged	D0	
			accest Byle Configuration (T. 0y44 DIZ:01*1)
v	e1: ADC output code in start process (T_0x40 D[7:0] ^{*1})		sage2: RxIC Configuration (T_0x41 D[7:0] ^{*1})
0x01 D7		D7	
D6 RxI	IC RECT pin voltage (V _{RECT})	D6	
Dr. big	h order 4bit data of 12bit ADC output code	D5	RIVCC resistor setting
	,		$0:1.2k\Omega$ 1: 2.4k Ω 2: 4.8k Ω 3: Error
ID D4		D4	
& D3		D3	ATR pin setting
Config. D2 RxI	IC BAT pin voltage (V _{BAT})	D2	ATCHG pin setting
	h order 4bit data of 12bit ADC output code	D1	ATPC pin setting
D0		D0	MS pin setting
Header Message	e1: Control Error	Mes	sage2: RxIC or RxMCU Register Data (T_0x44 D[7:0] ^{*1})
D7		D7	
0v02			
D6		D6	
Response D5		D5	
Register D4 VBA	$_{AT}$ + $\Delta V - V_{RECT}$	D4	
Read D3 (4	vo's complement 10.547[mV/code]	D3	Requested register data of RxIC or RxMCU
<u> </u>	1.350[V] to 1.339[V])	-	
Request D2		D2	
D1		D1	
DO		D0	
<u></u>	e1: Control Error		sage2: RxIC Status (T_0x42 D[7:0] ^{*1})
D7		D7	Charging state
0x03 D6		D6	0: Initial 1: Pre charge 2: Trickle charge 3: Fast charge
D 10 01 1 D5		D5	4: Charge complete judgement 5: Charge complete
		D:0	
I RXIC Status			6: No battery 7: Charge error 1 8: Charge error 2
RXIC Status	$_{AT}$ + $\Delta V - V_{RECT}$	D4	6: No battery 7: Charge error 1 8: Charge error 2 9: Charge error 3
& D4 V _{BA} Two	vo's complement 10.547[mV/code]	D4	9: Charge error 3
& D4 V _{BA} Response D3 (-1		D4 D3	9: Charge error 3 ATPC Phase
RXIC Status V_{BA} &D4WareVareResponseD3RegisterD2	vo's complement 10.547[mV/code]	D4	9: Charge error 3
RxiC Status D4 VBA & D4 Twi Response D3 (-1 Write D1	vo's complement 10.547[mV/code]	D4 D3	9: Charge error 3 ATPC Phase
Response D3 Register D2 Write D1	vo's complement 10.547[mV/code]	D4 D3 D2 D1	9: Charge error 3 ATPC Phase 0:Ping 1:Identification 2:Configuration 3:Battery Charge DCDC converter 0: OFF 1: ON
RxIC Status D4 V _{BA} & D4 Twi Response D3 (-1 Write D2 Request D1 D0	o's complement 10.547[mV/code] 1.350[V] to 1.339[V])	D4 D3 D2 D1 D0	9: Charge error 3 ATPC Phase 0:Ping 1:Identification 2:Configuration 3:Battery Charge DCDC converter 0: OFF 1: ON Register write flag (for write request) 0: Error 1: Complete
RxIC Status D4 V _{BA} & D4 Twi Register D2 (-1 Write D1 0 Header Message	vo's complement 10.547[mV/code]	D4 D3 D2 D1 D0 Mess	9: Charge error 3 ATPC Phase 0:Ping 1:Identification 2:Configuration 3:Battery Charge DCDC converter 0: OFF 1: ON
Response D3 (-1 Register D2 (-1 Write D2 D1 Request D1 D0 Header Message	o's complement 10.547[mV/code] 1.350[V] to 1.339[V])	D4 D3 D2 D1 D0	9: Charge error 3 ATPC Phase 0:Ping 1:Identification 2:Configuration 3:Battery Charge DCDC converter 0: OFF 1: ON Register write flag (for write request) 0: Error 1: Complete
Response D3 Register D2 Write D1 Request D1 Header Message	o's complement 10.547[mV/code] 1.350[V] to 1.339[V])	D4 D3 D2 D1 D0 Mess	9: Charge error 3 ATPC Phase 0:Ping 1:Identification 2:Configuration 3:Battery Charge DCDC converter 0: OFF 1: ON Register write flag (for write request) 0: Error 1: Complete
Rxic Status D4 V _{BA} & D4 Twi Response D3 (-1 Write D2 (-1 Write D1 D1 Header Message 0x04 D6	o's complement 10.547[mV/code] 1.350[V] to 1.339[V])	D4 D3 D2 D1 D0 Mess D7 D6	9: Charge error 3 ATPC Phase 0:Ping 1:Identification 2:Configuration 3:Battery Charge DCDC converter 0: OFF 1: ON Register write flag (for write request) 0: Error 1: Complete sage2: RxIC Received Power (T_0x43 D[7:0] ^{*1})
Rxic Status Usa & D4 Response D3 Register D2 Write D1 Request D1 Header Message 0x04 D7 D6 D5 Received D5	o's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Control Error	D4 D3 D2 D1 D0 Mess D7 D6 D5	9: Charge error 3 ATPC Phase 0:Ping 1:Identification 2:Configuration 3:Battery Charge DCDC converter 0: OFF 1: ON Register write flag (for write request) 0: Error 1: Complete sage2: RxIC Received Power (T_0x43 D[7:0] ¹) RxIC received power
RxIC Status D4 VBA & D4 Twill Response D3 (-1 Register D2 (-1 Write D1 0 Header Message 0x04 D7 D6 D5 Powor D4	o's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Control Error	D4 D3 D2 D1 D0 Mess D7 D6	9: Charge error 3 ATPC Phase 0:Ping 1:Identification 2:Configuration 3:Battery Charge DCDC converter 0: OFF 1: ON Register write flag (for write request) 0: Error 1: Complete sage2: RxIC Received Power (T_0x43 D[7:0] ⁻¹) RxIC received power 3.797 [mW/code](max. 968.2[mW]) @ RIVCC=1.2[kΩ]
RxIC Status D4 VBA & D4 Twill Response D3 (-1 Write D2 (-1 Write D1 (-1 Request D1 (-1 Unite D1 (-1 Header Message 0x04 D7 D6 D5 Power D4	vo's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Control Error AT + ΔV - V _{RECT} vo's complement 10.547[mV/code]	D4 D3 D2 D1 D0 Mess D7 D6 D5	9: Charge error 3 ATPC Phase 0:Ping 1:Identification 2:Configuration 3:Battery Charge DCDC converter 0: OFF 1: ON Register write flag (for write request) 0: Error 1: Complete sage2: RxIC Received Power (T_0x43 D[7:0] ⁻¹) RxIC received power 3.797 [mW/code](max. 968.2[mW]) @ RIVCC=1.2[kΩ] 1.898 [mW/code](max. 484.1[mW]) @ RIVCC=2.4[kΩ]
RxIC Status Usa & D4 Response D3 Register D2 Write D1 Request D1 D0 Header 0x04 D7 D6 VBA Power D4 VWBA D7 D3 C1	o's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Control Error	D4 D3 D2 D1 D0 Mess D7 D6 D5 D5 D4 D3	9: Charge error 3 ATPC Phase 0:Ping 1:Identification 2:Configuration 3:Battery Charge DCDC converter 0: OFF 1: ON Register write flag (for write request) 0: Error 1: Complete sage2: RxIC Received Power (T_0x43 D[7:0] ⁻¹) RxIC received power 3.797 [mW/code](max. 968.2[mW]) @ RIVCC=1.2[kΩ]
RxIC Status 04 VBA & D4 Twill Register D2 (-1 Write D1 (-1 Request D1 (-1 Meader Message 0x04 D7 Power D4 D3 (-1	vo's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Control Error AT + ΔV - V _{RECT} vo's complement 10.547[mV/code]	D4 D3 D2 D1 D0 Mess D7 D6 D5 D5 D4 D3 D2	9: Charge error 3 ATPC Phase 0:Ping 1:Identification 2:Configuration 3:Battery Charge DCDC converter 0: OFF 1: ON Register write flag (for write request) 0: Error 1: Complete sage2: RxIC Received Power (T_0x43 D[7:0] ⁻¹) RxIC received power 3.797 [mW/code](max. 968.2[mW]) @ RIVCC=1.2[kΩ] 1.898 [mW/code](max. 484.1[mW]) @ RIVCC=2.4[kΩ]
Hard Construint Usa & D4 Visa Response D3 (-1 Register D2 (-1 Write D2 (-1 Request D1 (-1 D0 D1 (-1 Header Message (-1 0x04 D7 D6 Power D4 Twite D2 D1 (-1	vo's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Control Error AT + ΔV - V _{RECT} vo's complement 10.547[mV/code]	D4 D2 D1 D0 Mess D7 D6 D5 D4 D3 D2 D2 D1	9: Charge error 3 ATPC Phase 0:Ping 1:Identification 2:Configuration 3:Battery Charge DCDC converter 0: OFF 1: ON Register write flag (for write request) 0: Error 1: Complete sage2: RxIC Received Power (T_0x43 D[7:0] ⁻¹) RxIC received power 3.797 [mW/code](max. 968.2[mW]) @ RIVCC=1.2[kΩ] 1.898 [mW/code](max. 484.1[mW]) @ RIVCC=2.4[kΩ]
RxIC Status 04 VBA & D4 Twill Register D3 (-1 Write D1 (-1 Request D1 (-1 Meader Message 0x04 D6 Power D4 D3 (-1	vo's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Control Error AT + ΔV - V _{RECT} vo's complement 10.547[mV/code]	D4 D3 D2 D1 D0 Mess D7 D6 D5 D5 D4 D3 D2	9: Charge error 3 ATPC Phase 0:Ping 1:Identification 2:Configuration 3:Battery Charge DCDC converter 0: OFF 1: ON Register write flag (for write request) 0: Error 1: Complete sage2: RxIC Received Power (T_0x43 D[7:0] ⁻¹) RxIC received power 3.797 [mW/code](max. 968.2[mW]) @ RIVCC=1.2[kΩ] 1.898 [mW/code](max. 484.1[mW]) @ RIVCC=2.4[kΩ]
RxIC Status U VBA & D4 Twit Register D3 (-1 Write D1 (-1 Request D1 (-1 D0 D0 (-1 Header Message 0x04 D6 Power D4 D2 D1 D2 D1 D2 D1 D3 (-1 D1 D2 D1 D2 D1 D2 D1 D2	vo's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Control Error AT + ΔV - V _{RECT} vo's complement 10.547[mV/code] 1.350[V] to 1.339[V])	D4 D3 D2 D1 D0 Mess D7 D6 D5 D4 D3 D2 D4 D3 D2 D1 D1 D0	9: Charge error 3 ATPC Phase 0:Ping 1:Identification 2:Configuration 3:Battery Charge DCDC converter 0: OFF 1: ON Register write flag (for write request) 0: Error 1: Complete sage2: RxIC Received Power (T_0x43 D[7:0] ⁻¹) RxIC received power 3.797 [mW/code](max. 968.2[mW]) @ RIVCC=1.2[kΩ] 1.898 [mW/code](max. 484.1[mW]) @ RIVCC=2.4[kΩ] 0.949 [mW/code](max. 242.0[mW]) @ RIVCC=4.8[kΩ]
RxIC Status Usa & D4 Ka D4 Response D3 Register D2 Write D1 Request D1 D0 Header Message D3 0x04 D5 Power D4 D2 D1 D0 Header	vo's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Control Error AT + ΔV - V _{RECT} vo's complement 10.547[mV/code]	D4 D3 D2 D1 D0 Mess D7 D6 D5 D4 D3 D2 D1 D0 Mess	9: Charge error 3 ATPC Phase 0:Ping 1:Identification 2:Configuration 3:Battery Charge DCDC converter 0: OFF 1: ON Register write flag (for write request) 0: Error 1: Complete sage2: RxIC Received Power (T_0x43 D[7:0] ⁻¹) RxIC received power 3.797 [mW/code](max. 968.2[mW]) @ RIVCC=1.2[kΩ] 1.898 [mW/code](max. 484.1[mW]) @ RIVCC=2.4[kΩ]
RxIC Status Usa & D4 Ka D4 Response D3 Register D2 Write D1 Request D1 D0 D6 Power D4 D1 D2 D1 D6 Power D4 D1 D2 D1 D0 Header Message 0x05 D7	vo's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Control Error AT + ΔV - V _{RECT} vo's complement 10.547[mV/code] 1.350[V] to 1.339[V])	D4 D3 D2 D1 D0 Mess D7 D6 D5 D4 D3 D2 D4 D3 D2 D1 D0 Mess D7	9: Charge error 3 ATPC Phase 0:Ping 1:Identification 2:Configuration 3:Battery Charge DCDC converter 0: OFF 1: ON Register write flag (for write request) 0: Error 1: Complete sage2: RxIC Received Power (T_0x43 D[7:0] ⁻¹) RxIC received power 3.797 [mW/code](max. 968.2[mW]) @ RIVCC=1.2[kΩ] 1.898 [mW/code](max. 484.1[mW]) @ RIVCC=2.4[kΩ] 0.949 [mW/code](max. 242.0[mW]) @ RIVCC=4.8[kΩ]
RxIC Status Usa & D4 Response D3 Register D2 Write D1 Request D1 D0 D6 Power D4 D1 D2 D1 D6 Power D4 D1 D0 Header Message 0x04 D5 D0 D1 D1 D0 Header Message 0x05 D7 to D6	vo's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Control Error AT + ΔV - V _{RECT} vo's complement 10.547[mV/code] 1.350[V] to 1.339[V])	D4 D3 D2 D1 D0 Mess D7 D6 D5 D4 D3 D2 D1 D0 Mess D7 D0 C7 D6	9: Charge error 3 ATPC Phase 0:Ping 1:Identification 2:Configuration 3:Battery Charge DCDC converter 0: OFF 1: ON Register write flag (for write request) 0: Error 1: Complete sage2: RxIC Received Power (T_0x43 D[7:0] ⁻¹) RxIC received power 3.797 [mW/code](max. 968.2[mW]) @ RIVCC=1.2[kΩ] 1.898 [mW/code](max. 484.1[mW]) @ RIVCC=2.4[kΩ] 0.949 [mW/code](max. 242.0[mW]) @ RIVCC=4.8[kΩ]
RxIC Status Usa & D4 Ka D4 Response D3 Register D2 Write D2 Request D1 D0 Header Message D3 0x04 D7 D6 D5 Power D4 D1 D0 Header Message 0x04 D7 D6 D4 Power D4 D1 D0 Header Message 0x05 D7 to D7	vo's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Control Error AT + ΔV - V _{RECT} vo's complement 10.547[mV/code] 1.350[V] to 1.339[V])	D4 D3 D2 D1 D0 Mess D7 D6 D5 D4 D3 D2 D4 D3 D2 D1 D0 Mess D7	9: Charge error 3 ATPC Phase 0:Ping 1:Identification 2:Configuration 3:Battery Charge DCDC converter 0: OFF 1: ON Register write flag (for write request) 0: Error 1: Complete sage2: RxIC Received Power (T_0x43 D[7:0] ⁻¹) RxIC received power 3.797 [mW/code](max. 968.2[mW]) @ RIVCC=1.2[kΩ] 1.898 [mW/code](max. 484.1[mW]) @ RIVCC=2.4[kΩ] 0.949 [mW/code](max. 242.0[mW]) @ RIVCC=4.8[kΩ]
RxIC Status Usa & D4 Response D3 Register D1 Write D1 Request D1 D0 D0 Header Message 0x04 D6 Power D4 D1 D2 D2 D1 D3 C D4 Message 0x04 D6 D4 D4 D5 D4 D1 D0 Header Message 0x05 D6 to D5 0x06 D5 D5 D4	ro's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Control Error AT + ΔV - V _{RECT} ro's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Reserved	D4 D3 D2 D1 D0 D5 D5 D4 D3 D2 D1 D0 Mess D7 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0 D0	9: Charge error 3 ATPC Phase 0:Ping 1:Identification 2:Configuration 3:Battery Charge DCDC converter 0: OFF 1: ON Register write flag (for write request) 0: Error 1: Complete sage2: RxIC Received Power (T_0x43 D[7:0] ⁻¹) RxIC received power 3.797 [mW/code](max. 968.2[mW]) @ RIVCC=1.2[kΩ] 1.898 [mW/code](max. 484.1[mW]) @ RIVCC=2.4[kΩ] 0.949 [mW/code](max. 242.0[mW]) @ RIVCC=4.8[kΩ] sage2: Reserved
Harder Message 0x04 D5 Power D4 100 Header Message 0x04 D5 Power D4 102 101 102 103 104 105 106 107 107 105 100	vo's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Control Error AT + ΔV - V _{RECT} vo's complement 10.547[mV/code] 1.350[V] to 1.339[V])	D4 D3 D2 D1 D0 Mess D7 D6 D5 D4 D3 D2 D1 D0 Mess D7 D0 D7 D0 D5 D7 D6 D5 D2 D1 D1 D2 D2 D4 D3 D2 D4 D3 D2 D2 D2 D1 D2 D2 D2 D2 D2 D2 D2 D2 D2 D2 D2 D2 D2	9: Charge error 3 ATPC Phase 0:Ping 1:Identification 2:Configuration 3:Battery Charge DCDC converter 0: OFF 1: ON Register write flag (for write request) 0: Error 1: Complete sage2: RxIC Received Power (T_0x43 D[7:0] ⁻¹) RxIC received power 3.797 [mW/code](max. 968.2[mW]) @ RIVCC=1.2[kΩ] 1.898 [mW/code](max. 484.1[mW]) @ RIVCC=2.4[kΩ] 0.949 [mW/code](max. 242.0[mW]) @ RIVCC=4.8[kΩ]
RxIC Status Usa & D4 Response D3 Register D1 Write D1 Request D1 D0 D7 Header D5 Power D4 D1 D2 D1 D2 D1 D2 D2 D1 D3 (-1 D4 D7 D6 D5 Power D4 D1 D0 Header Message 0x05 D6 0x06 D5 D5 D6 0x05 D6 D5 D5 Reserved D3	ro's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Control Error AT + ΔV - V _{RECT} ro's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Reserved	D4 D3 D2 D1 D0 Mess D7 D6 D5 D4 D3 D2 D1 D0 Mess D7 D0 D1 D0 D5 D1 D0 D2 D1 D0 D2 D1 D2 D1 D2 D2 D3 D2 D2 D1 D2 D2 D1 D2 D2 D2 D2 D2 D2 D2 D2 D2 D2 D2 D2 D2	9: Charge error 3 ATPC Phase 0:Ping 1:Identification 2:Configuration 3:Battery Charge DCDC converter 0: OFF 1: ON Register write flag (for write request) 0: Error 1: Complete sage2: RxIC Received Power (T_0x43 D[7:0] ⁻¹) RxIC received power 3.797 [mW/code](max. 968.2[mW]) @ RIVCC=1.2[kΩ] 1.898 [mW/code](max. 484.1[mW]) @ RIVCC=2.4[kΩ] 0.949 [mW/code](max. 242.0[mW]) @ RIVCC=4.8[kΩ] sage2: Reserved
Harder Message 0x04 D5 Power D4 100 Header Message 0x04 D5 Power D4 102 101 102 103 104 105 106 107 107 105 100	ro's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Control Error AT + ΔV - V _{RECT} ro's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Reserved	D4 D3 D2 D1 D0 Mess D7 D6 D5 D4 D3 D2 D1 D0 Mess D7 D0 D7 D0 D5 D7 D6 D5 D2 D1 D1 D2 D2 D4 D3 D2 D4 D3 D2 D2 D2 D1 D2 D2 D2 D2 D2 D2 D2 D2 D2 D2 D2 D2 D2	9: Charge error 3 ATPC Phase 0:Ping 1:Identification 2:Configuration 3:Battery Charge DCDC converter 0: OFF 1: ON Register write flag (for write request) 0: Error 1: Complete sage2: RxIC Received Power (T_0x43 D[7:0] ⁻¹) RxIC received power 3.797 [mW/code](max. 968.2[mW]) @ RIVCC=1.2[kΩ] 1.898 [mW/code](max. 484.1[mW]) @ RIVCC=2.4[kΩ] 0.949 [mW/code](max. 242.0[mW]) @ RIVCC=4.8[kΩ] sage2: Reserved
RxIC Status Usa & D4 Response D3 Register D1 Write D1 Request D1 D0 D7 Header D5 Power D4 D1 D2 D1 D2 D1 D2 D2 D1 D3 (-1 D4 D7 D6 D5 Power D4 D1 D0 Header Message 0x05 D6 0x06 D5 D5 D6 0x05 D6 D5 D5 Reserved D3	ro's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Control Error AT + ΔV - V _{RECT} ro's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Reserved	D4 D3 D2 D1 D0 Mess D7 D6 D5 D4 D3 D2 D1 D0 Mess D7 D0 D1 D0 D5 D1 D0 D2 D1 D0 D2 D1 D2 D1 D2 D2 D3 D2 D2 D1 D2 D2 D1 D2 D2 D2 D2 D2 D2 D2 D2 D2 D2 D2 D2 D2	9: Charge error 3 ATPC Phase 0:Ping 1:Identification 2:Configuration 3:Battery Charge DCDC converter 0: OFF 1: ON Register write flag (for write request) 0: Error 1: Complete sage2: RxIC Received Power (T_0x43 D[7:0] ⁻¹) RxIC received power 3.797 [mW/code](max. 968.2[mW]) @ RIVCC=1.2[kΩ] 1.898 [mW/code](max. 484.1[mW]) @ RIVCC=2.4[kΩ] 0.949 [mW/code](max. 242.0[mW]) @ RIVCC=4.8[kΩ] sage2: Reserved
KXIC Status Usa & D4 Yea Response D3 (-1 Register D1 D0 Write D1 D0 Request D1 D0 Header Message 0x04 D5 Power D4 D1 D0 Header Message 0x04 D5 D0 D1 D2 D1 D0 D0 Header Message 0x05 D6 0x06 D5 0x07 D6 0x06 D5 D4 Reserved D3 D2 D4 D4 Reserved D3 D2 D1	ro's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Control Error AT + ΔV - V _{RECT} ro's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Reserved	D4 D3 D2 D1 D0 Mess D7 D6 D5 D4 D3 D2 D1 D0 Mess D7 D6 D5 D4 D5 D4 D3 D2 D1 D1 D0 D1 D0 D1 D1 D0 D1 D1 D0 D2 D1 D1 D0 D2 D1 D1 D0 D2 D1 D1 D0 D2 D1 D1 D0 D2 D1 D1 D0 D2 D1 D1 D0 D2 D1 D1 D0 D2 D1 D1 D0 D2 D1 D1 D0 D2 D1 D1 D0 D2 D1 D1 D0 D2 D1 D1 D0 D2 D1 D1 D0 D2 D1 D1 D0 D2 D1 D1 D1 D1 D1 D1 D1 D1 D1 D1 D1 D1 D1	9: Charge error 3 ATPC Phase 0:Ping 1:Identification 2:Configuration 3:Battery Charge DCDC converter 0: OFF 1: ON Register write flag (for write request) 0: Error 1: Complete sage2: RxIC Received Power (T_0x43 D[7:0] ⁻¹) RxIC received power 3.797 [mW/code](max. 968.2[mW]) @ RIVCC=1.2[kΩ] 1.898 [mW/code](max. 484.1[mW]) @ RIVCC=2.4[kΩ] 0.949 [mW/code](max. 242.0[mW]) @ RIVCC=4.8[kΩ] sage2: Reserved
RxIC Status Usa & D4 Response D3 Register D2 Write D1 Request D1 0x04 D6 Received D5 Power D4 D1 D0 Header Message 0x04 D5 Power D4 D1 D0 Header Message 0x05 D6 to D5 0x05 D6 0x06 D5 D2 D1 D0 D1 D0 D2	ro's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Control Error AT + ΔV - V _{RECT} /o's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Reserved hused (reserved)	D4 D3 D2 D1 D0 D5 D5 D4 D3 D2 D1 D0 Mess D7 D0 D1 D0 D5 D7 D6 D5 D4 D3 D2 D1 D0 D2 D1 D0 D2 D1 D0 D1 D2 D1 D2 D1 D2 D2 D2 D2 D2 D3 D2 D3 D2 D3 D3 D3 D3 D3 D3 D3 D3 D3 D3 D3 D3 D3	9: Charge error 3 ATPC Phase 0:Ping 1:Identification 2:Configuration 3:Battery Charge DCDC converter 0: OFF 1: ON Register write flag (for write request) 0: Error 1: Complete sage2: RxIC Received Power (T_0x43 D[7:0] ⁻¹) RxIC received power 3.797 [mW/code](max. 968.2[mW]) @ RIVCC=1.2[kΩ] 1.898 [mW/code](max. 484.1[mW]) @ RIVCC=2.4[kΩ] 0.949 [mW/code](max. 242.0[mW]) @ RIVCC=4.8[kΩ] sage2: Reserved Unused (reserved)
RXIC Status Usa & D4 Yea Response D3 (-1 Register D0 (-1 Write D0 D0 Header Message 0x04 D5 Power D4 D1 D0 Header Message 0x04 D5 Power D4 D1 D0 Header Message 0x05 D6 to D5 0x05 D6 0x06 D5 D2 D1 D0 D6 Reserved D3 D2 D1 D2 D1 D0 D6 D1 D0	ro's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Control Error AT + ΔV - V _{RECT} ro's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Reserved	D4 D3 D2 D1 D0 D5 D5 D4 D3 D2 D1 D0 Mess D7 D6 D5 D7 D6 D5 D7 D6 D5 D4 D3 D7 D7 D6 D5 D7 D7 D6 D5 D7 D7 D0 Mess D7 D2 D4 D3 D2 D4 D3 D4 D4 D4 D5 D4 D4 D5 D4 D5 D4 D5 D4 D4 D5 D5 D4 D4 D5 D5 D4 D4 D5 D5 D4 D4 D5 D5 D4 D5 D5 D4 D5 D4 D5 D5 D4 D4 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5	9: Charge error 3 ATPC Phase 0:Ping 1:Identification 2:Configuration 3:Battery Charge DCDC converter 0: OFF 1: ON Register write flag (for write request) 0: Error 1: Complete sage2: RxIC Received Power (T_0x43 D[7:0] ⁻¹) RxIC received power 3.797 [mW/code](max. 968.2[mW]) @ RIVCC=1.2[kΩ] 1.898 [mW/code](max. 484.1[mW]) @ RIVCC=2.4[kΩ] 0.949 [mW/code](max. 242.0[mW]) @ RIVCC=4.8[kΩ] sage2: Reserved
RxIC Status Usa & D4 Ka D4 Response D3 Register D2 Write D1 Request D0 Header Message 0x04 D7 D6 D5 Power D4 D1 D0 Header Message 0x05 D7 to D6 0x05 D6 0x06 D5 D0 Header Header Message 0x05 D6 0x06 D5 D2 D1 D0 Header Header Message D0 Header	ro's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Control Error AT + ΔV - V _{RECT} /o's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Reserved hused (reserved)	D4 D3 D2 D1 D0 D5 D5 D4 D3 D2 D1 D0 Mess D7 D0 D1 D0 D5 D7 D6 D5 D4 D3 D2 D1 D0 D2 D1 D0 D2 D1 D0 D1 D2 D1 D2 D1 D2 D2 D2 D2 D2 D3 D2 D3 D2 D3 D3 D3 D3 D3 D3 D3 D3 D3 D3 D3 D3 D3	9: Charge error 3 ATPC Phase 0:Ping 1:Identification 2:Configuration 3:Battery Charge DCDC converter 0: OFF 1: ON Register write flag (for write request) 0: Error 1: Complete sage2: RxIC Received Power (T_0x43 D[7:0] ⁻¹) RxIC received power 3.797 [mW/code](max. 968.2[mW]) @ RIVCC=1.2[kΩ] 1.898 [mW/code](max. 484.1[mW]) @ RIVCC=2.4[kΩ] 0.949 [mW/code](max. 242.0[mW]) @ RIVCC=4.8[kΩ] sage2: Reserved Unused (reserved)
RXIC Status Usa & D4 Visa Response D3 (-1 Register D1 (D1 Write D1 (D1 Request D1 (D1 0x04 D7 D6 Power D4 Twite D1 D2 (D1 D2 D1 (D1 D2 D1 (D1 D2 D1 (D1 D2 D1 (D1 D3 (-1 (D1 D2 D1 (D1 D3 (-1 (D1 D4 (D2 (D1 D3 (-1 (D2 D1 D0 (D1 D4 (D2 (D1 D5 D5 (D4 Q2 D1 (D1 D0 (D1 (D1 D0 (D1 (D2 D1 (D2 (D1	ro's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Control Error AT + ΔV - V _{RECT} /o's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Reserved hused (reserved)	D4 D3 D2 D1 D0 D5 D5 D4 D3 D2 D1 D0 Mess D7 D6 D5 D7 D6 D5 D4 D3 D7 D6 D5 D7 D6 D5 D7 D6 D5 D7 D7 D6 D5 D7 D7 D7 D7 D7 D1 D3 D2 D1 D3 D2 D3 D3 D3 D4 D3 D4 D5 D4 D3 D4 D5 D4 D4 D5 D5 D4 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D7 D4 D5 D5 D7 D7 D5 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7	9: Charge error 3 ATPC Phase 0:Ping 1:Identification 2:Configuration 3:Battery Charge DCDC converter 0: OFF 1: ON Register write flag (for write request) 0: Error 1: Complete sage2: RxIC Received Power (T_0x43 D[7:0] ⁻¹) RxIC received power 3.797 [mW/code](max. 968.2[mW]) @ RIVCC=1.2[kΩ] 1.898 [mW/code](max. 484.1[mW]) @ RIVCC=2.4[kΩ] 0.949 [mW/code](max. 242.0[mW]) @ RIVCC=4.8[kΩ] sage2: Reserved Unused (reserved)
RXIC Status Usa & D4 Yea Response D3 (-1 Register D1 (-1 Write D1 (-1 Request D1 (-1 0x04 D6 (-1 0x04 D5 Pomer D1 D2 D1 D2 D1 (-1 D1 D2 D1 D2 D1 (-1 D3 (-1 D1 D4 Two (-1 D1 D2 D1 D2 D1 D0 Header Message 0x05 0x05 D6 D6 0x07 D5 D4 Reserved D3 D2 D1 D0 D1 D2 D1 D0 Header Message D2 D1 D0 D1 D2 D1 D2	ro's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Control Error AT + ΔV - V _{RECT} /o's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Reserved hused (reserved)	D4 D3 D2 D1 D0 D5 D4 D3 D2 D4 D3 D2 D1 D0 Mess D7 D6 D5 D4 D3 D7 D6 D5 D4 D3 D7 D6 D5 D4 D3 D7 D6 D5 D7 D6 D5 D7 D7 D6 D5 D7 D7 D1 D3 D7 D2 D4 D3 D7 D4 D5 D5 D4 D3 D7 D4 D5 D5 D4 D7 D5 D5 D4 D7 D5 D5 D4 D7 D5 D5 D4 D7 D5 D5 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7	9: Charge error 3 ATPC Phase 0:Ping 1:Identification 2:Configuration 3:Battery Charge DCDC converter 0: OFF 1: ON Register write flag (for write request) 0: Error 1: Complete sage2: RxIC Received Power (T_0x43 D[7:0] ⁻¹) RxIC received power 3.797 [mW/code](max. 968.2[mW]) @ RIVCC=1.2[kΩ] 1.898 [mW/code](max. 484.1[mW]) @ RIVCC=2.4[kΩ] 0.949 [mW/code](max. 242.0[mW]) @ RIVCC=4.8[kΩ] sage2: Reserved Unused (reserved)
RXIC Status Usa & D4 Yea Response D3 (-1 Register D0 (-1 Write D0 (-1 Request D1 (-1 0x04 D6 (-1 0x04 D5 (-1 0x04 D5 (-1 D0 D4 (-1 D0 D5 (-1 D0 D5 (-1 D0 D1 (-1 D0 D1 (-1 D0 D1 (-1 D1 D2 (-1 D2 D1 (-1 D0 D1 (-1 D0 D1 (-1 D0 D1 (-1 D0 D2 [-1 D0 D2 [-1 D2 D1 [-1 D2 D1 [-1 D2 D1 [-1 D2	ro's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Control Error AT + ΔV - V _{RECT} /o's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Reserved hused (reserved)	D4 D3 D2 D1 D0 D5 D5 D4 D3 D2 D1 D2 D1 D0 Mess D7 D6 D5 D4 D3 D2 D1 D0 Mess D7 D6 D5 D4 D3 D7 D6 D5 D5 D4 D5 D7 D7 D6 D5 D7 D7 D1 D3 D2 D4 D3 D2 D4 D3 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5	9: Charge error 3 ATPC Phase 0:Ping 1:Identification 2:Configuration 3:Battery Charge DCDC converter 0: OFF 1: ON Register write flag (for write request) 0: Error 1: Complete sage2: RxIC Received Power (T_0x43 D[7:0] ⁻¹) RxIC received power 3.797 [mW/code](max. 968.2[mW]) @ RIVCC=1.2[kΩ] 1.898 [mW/code](max. 484.1[mW]) @ RIVCC=2.4[kΩ] 0.949 [mW/code](max. 242.0[mW]) @ RIVCC=4.8[kΩ] sage2: Reserved Unused (reserved)
RXIC Status Usa & D4 Visa Response D3 (-1 Register D1 (D1 Write D1 (D1 Request D1 (D1 0x04 D7 D6 Power D4 Visa D1 D2 (D1 D2 D1 (D1 D3 (-1 (D1 D4 Message (D1 D0 Header Message 0x05 D7 D6 0x05 D7 D6 0x06 D5 D7 Reserved D3 D2 D1 D0 D0 Header Message 0x0F D2 D1 D0 Header Message 0x0F D1 D0 D0 Header Message 0x10 D0 D6 D5 0x10 D6 <td< td=""><td>ro's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Control Error AT + ΔV - V_{RECT} ro's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Reserved nused (reserved) e1: User Specification</td><td>D4 D3 D2 D1 D0 D5 D4 D3 D2 D4 D3 D2 D1 D0 Mess D7 D6 D5 D4 D3 D7 D6 D5 D4 D3 D7 D6 D5 D4 D3 D7 D6 D5 D7 D6 D5 D7 D7 D6 D5 D7 D7 D1 D3 D7 D2 D4 D3 D7 D4 D5 D5 D4 D3 D7 D4 D5 D5 D4 D7 D5 D5 D4 D7 D5 D5 D4 D7 D5 D5 D4 D7 D5 D5 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7</td><td>9: Charge error 3 ATPC Phase 0:Ping 1:Identification 2:Configuration 3:Battery Charge DCDC converter 0: OFF 1: ON Register write flag (for write request) 0: Error 1: Complete sage2: RxIC Received Power (T_0x43 D[7:0] ⁻¹) RxIC received power 3.797 [mW/code](max. 968.2[mW]) @ RIVCC=1.2[kΩ] 1.898 [mW/code](max. 484.1[mW]) @ RIVCC=2.4[kΩ] 0.949 [mW/code](max. 242.0[mW]) @ RIVCC=4.8[kΩ] sage2: Reserved Unused (reserved) Sage2: User Specification</td></td<>	ro's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Control Error AT + ΔV - V _{RECT} ro's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Reserved nused (reserved) e1: User Specification	D4 D3 D2 D1 D0 D5 D4 D3 D2 D4 D3 D2 D1 D0 Mess D7 D6 D5 D4 D3 D7 D6 D5 D4 D3 D7 D6 D5 D4 D3 D7 D6 D5 D7 D6 D5 D7 D7 D6 D5 D7 D7 D1 D3 D7 D2 D4 D3 D7 D4 D5 D5 D4 D3 D7 D4 D5 D5 D4 D7 D5 D5 D4 D7 D5 D5 D4 D7 D5 D5 D4 D7 D5 D5 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7	9: Charge error 3 ATPC Phase 0:Ping 1:Identification 2:Configuration 3:Battery Charge DCDC converter 0: OFF 1: ON Register write flag (for write request) 0: Error 1: Complete sage2: RxIC Received Power (T_0x43 D[7:0] ⁻¹) RxIC received power 3.797 [mW/code](max. 968.2[mW]) @ RIVCC=1.2[kΩ] 1.898 [mW/code](max. 484.1[mW]) @ RIVCC=2.4[kΩ] 0.949 [mW/code](max. 242.0[mW]) @ RIVCC=4.8[kΩ] sage2: Reserved Unused (reserved) Sage2: User Specification
RXIC Status Usa & D4 Yea Response D3 (-1 Register D1 (-1 Write D1 (-1 Request D1 (-1 0x04 D6 (-1 0x04 D6 (-1 0x04 D6 (-1 D0 D6 (-1 0x04 D6 (-1 D2 D1 (-1 D2 D4 (-1 D3 (-1 (-1 D4 D5 (-1 D5 D5 (-1 D0 D1 (-1 D0 D1 (-1 D0 D1 D0 Header Message (-1 0x0F D5 D4 D1 D0 D1 D0 D1 D0 Header Message (-1 0x10 D6 D7	ro's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Control Error AT + ΔV - V _{RECT} /o's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Reserved hused (reserved)	D4 D3 D2 D1 D0 D5 D4 D3 D2 D4 D3 D2 D1 D0 Mess D7 D6 D5 D4 D3 D7 D6 D5 D4 D3 D7 D7 D6 D5 D4 D3 D7 D7 D5 D4 D3 D7 D7 D7 D7 D4 D3 D7 D4 D3 D2 D4 D3 D4 D4 D5 D5 D4 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D5 D5 D4 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5	9: Charge error 3 ATPC Phase 0:Ping 1:Identification 2:Configuration 3:Battery Charge DCDC converter 0: OFF 1: ON Register write flag (for write request) 0: Error 1: Complete sage2: RxIC Received Power (T_0x43 D[7:0] ⁻¹) RxIC received power 3.797 [mW/code](max. 968.2[mW]) @ RIVCC=1.2[kΩ] 1.898 [mW/code](max. 484.1[mW]) @ RIVCC=2.4[kΩ] 0.949 [mW/code](max. 242.0[mW]) @ RIVCC=4.8[kΩ] sage2: Reserved Unused (reserved)
RXIC Status Usa & D4 Yea Response D3 (-1 Register D2 (-1 Write D1 (-1 Request D1 (-1 0x04 D6 (-1 Power D4 Message 0x04 D5 (-1 D0 D6 (-1 Power D4 Message 0x05 D6 (-1 D0 D1 (-1 Header Message (-1 0x05 D6 (-1 0x06 D5 (-1 0x07 D6 (-1 0x08 D7 (-1 0x09 D4 (-1 0x010 D6 (-1 0x10 D6 (-1	ro's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Control Error AT + ΔV - V _{RECT} ro's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Reserved nused (reserved) e1: User Specification	D4 D3 D3 D2 D1 D0 D5 D4 D3 D2 D4 D3 D2 D1 D0 Mess D7 D6 D5 D4 D3 D7 D6 D5 D4 D3 D7 D6 D5 D4 D3 D7 D5 D4 D3 D7 D5 D4 D3 D7 D4 D3 D7 D4 D3 D2 D4 D3 D4 D3 D4 D3 D4 D4 D3 D4 D4 D5 D4 D4 D5 D5 D4 D5 D4 D4 D5 D5 D4 D5 D4 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5	9: Charge error 3 ATPC Phase 0:Ping 1:Identification 2:Configuration 3:Battery Charge DCDC converter 0: OFF 1: ON Register write flag (for write request) 0: Error 1: Complete sage2: RxIC Received Power (T_0x43 D[7:0] ⁻¹) RxIC received power 3.797 [mW/code](max. 968.2[mW]) @ RIVCC=1.2[kΩ] 1.898 [mW/code](max. 484.1[mW]) @ RIVCC=2.4[kΩ] 0.949 [mW/code](max. 242.0[mW]) @ RIVCC=4.8[kΩ] sage2: Reserved Unused (reserved) Sage2: User Specification
RXIC Status Use & D4 Yea Response D3 (-1 Register D0 (-1 Write D1 (-1 Request D1 (-1 0x04 D6 (-1 0x04 D6 (-1 Power D4 Yea D1 D2 (-1 D2 D1 (-1 D3 (-1 D6 Power D4 Twite D1 D0 (-1 D2 D1 (-1 D4 D5 (-1 D0 D1 (-1 D0 D1 (-1 D0 D1 D0 Header Message (-1 0x0F D5 D4 Reserved D3 D2 D1 D0 D0 Header Message 0x10 0xFF D5 D5	ro's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Control Error AT + ΔV - V _{RECT} ro's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Reserved nused (reserved) e1: User Specification	D4 D3 D2 D1 D0 D5 D4 D3 D2 D4 D3 D2 D1 D0 Mess D7 D6 D5 D4 D3 D7 D6 D5 D4 D3 D7 D6 D5 D4 D3 D7 D5 D4 D3 D7 D5 D4 D3 D7 D7 D4 D3 D7 D4 D3 D7 D4 D3 D2 D4 D3 D2 D4 D3 D4 D4 D5 D4 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D5 D5 D5 D4 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5	9: Charge error 3 ATPC Phase 0:Ping 1:Identification 2:Configuration 3:Battery Charge DCDC converter 0: OFF 1: ON Register write flag (for write request) 0: Error 1: Complete sage2: RxIC Received Power (T_0x43 D[7:0] ⁻¹) RxIC received power 3.797 [mW/code](max. 968.2[mW]) @ RIVCC=1.2[kΩ] 1.898 [mW/code](max. 484.1[mW]) @ RIVCC=2.4[kΩ] 0.949 [mW/code](max. 242.0[mW]) @ RIVCC=4.8[kΩ] sage2: Reserved Unused (reserved) Sage2: User Specification
RXIC Status Usa & D4 Yea Response D3 (-1 Register D2 (-1 Write D1 (-1 Request D1 (-1 0x04 D6 (-1 Power D4 Message 0x04 D5 (-1 D0 D6 (-1 Power D4 Message 0x05 D6 (-1 D0 D1 (-1 Header Message (-1 0x05 D6 (-1 0x06 D5 (-1 0x07 D6 (-1 0x08 D7 (-1 0x09 D4 (-1 0x010 D6 (-1 0x10 D6 (-1	ro's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Control Error AT + ΔV - V _{RECT} ro's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Reserved nused (reserved) e1: User Specification	D4 D3 D3 D2 D1 D0 D5 D4 D3 D2 D4 D3 D2 D1 D0 Mess D7 D6 D5 D4 D3 D7 D6 D5 D4 D3 D7 D6 D5 D4 D3 D7 D5 D4 D3 D7 D5 D4 D3 D7 D4 D3 D7 D4 D3 D2 D4 D3 D4 D3 D4 D3 D4 D4 D3 D4 D4 D5 D4 D4 D5 D5 D4 D5 D4 D4 D5 D5 D4 D5 D4 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5	9: Charge error 3 ATPC Phase 0:Ping 1:Identification 2:Configuration 3:Battery Charge DCDC converter 0: OFF 1: ON Register write flag (for write request) 0: Error 1: Complete sage2: RxIC Received Power (T_0x43 D[7:0] ⁻¹) RxIC received power 3.797 [mW/code](max. 968.2[mW]) @ RIVCC=1.2[kΩ] 1.898 [mW/code](max. 484.1[mW]) @ RIVCC=2.4[kΩ] 0.949 [mW/code](max. 242.0[mW]) @ RIVCC=4.8[kΩ] sage2: Reserved Unused (reserved) Sage2: User Specification
RXIC Status Usa & D4 Visa Response D3 (-1 Register D1 (-1 Write D0 (-1 Request D1 (-1 0x04 D6 (-1 0x04 D6 (-1 0x04 D6 (-1 D2 D4 (-1 0x04 D6 (-1 D2 D4 (-1 D2 D4 (-1 D3 (-1 D6 0x04 D6 D5 D4 D7 D4 D0 D4 Unit D4 D2 D1 D0 D6 D5 D4 D2 D1 D0 D4 D4 Reserved D3 D2 D1 D0 D6 D0xFF D5 D4 User D5 D5 D5	ro's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Control Error AT + ΔV - V _{RECT} ro's complement 10.547[mV/code] 1.350[V] to 1.339[V]) e1: Reserved nused (reserved) e1: User Specification	D4 D3 D2 D1 D0 D5 D4 D3 D2 D4 D3 D2 D1 D0 Mess D7 D6 D5 D4 D3 D7 D6 D5 D4 D3 D7 D6 D5 D4 D3 D7 D5 D4 D3 D7 D5 D4 D3 D7 D7 D4 D3 D7 D4 D3 D7 D4 D3 D2 D4 D3 D2 D4 D3 D4 D4 D5 D4 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D4 D5 D5 D5 D5 D5 D4 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5	9: Charge error 3 ATPC Phase 0:Ping 1:Identification 2:Configuration 3:Battery Charge DCDC converter 0: OFF 1: ON Register write flag (for write request) 0: Error 1: Complete sage2: RxIC Received Power (T_0x43 D[7:0] ⁻¹) RxIC received power 3.797 [mW/code](max. 968.2[mW]) @ RIVCC=1.2[kΩ] 1.898 [mW/code](max. 484.1[mW]) @ RIVCC=2.4[kΩ] 0.949 [mW/code](max. 242.0[mW]) @ RIVCC=4.8[kΩ] sage2: Reserved Unused (reserved) Sage2: User Specification

*1 When TxIC is received the packet, TxIC stores the data to the applicable register.

3.3 Automatic transmission power control timing

Figure 3.3 shows the timing chart from power transmitting start (rising of receiver rectified voltage) to battery charging start in the automatic transmission power control (ATPC Mode). When RxIC receives transmitted power and is ready to excecute WPT communication, ATPC Phase changes from Ping Phase to Identification Phase and RxIC sends R_Header 0x01 packet to TxIC. After R_Header 0x01 packet is sent, ATPC Phase changes from Identification Phase to Configuration Phase and RxIC sends R_Header 0x03 or 0x04 packet to TxIC. R_Header 0x02, 0x03 and 0x04 packet include control error code. TxIC controls bridge driver output pulse duty based on control error code. When battery charging is started, ATPC Phase changes from Configuration Phase to Battery Charge Phase. In Battery Charge Phase, to execute Tx2Rx WPT communication frequently is not recommended for stable charging operation. Tx2Rx WPT communication can be executed when control error code is converged within a certain value.




Figure 3.3 Automatic transmission power control timing



3.4 Control error and RECT pin converged voltage

RECT pin voltage can be controlled to the voltage that added offset voltage to BAT pin voltage by the automatic transmission power control function. TxIC controls bridge driver output pulse duty based on control error code sent by Rx2Tx WPT communication. Duty adjustment amount is calculated by multiplying control error code by gain (gain is set by GAIN pin of TxIC), it is added to or subtracted from current duty. Duty is adjusted every time control error code is received, so RECT pin voltage can be converged to a target voltage in spite of the change of load current (battery charging current).

Table 3.4 Control error formula and Monotonically	settling condition of RECT nin voltage
	y setting condition of REOT pin voltage

Symbol	Descriptio	on	Register	V _{RECT} converged voltage (target settling voltage)
ΔV_1	Control err	or offset voltage 1 (register setting of RxIC)	R_0x11 D[7:0]	↓Voltage [V] ; ; ; ; , , , , , , , , , , , , , , ,
ΔV_2	Control err	or offset voltage 2 (register setting of RxIC)	R_0x12 D[7:0]	6
V _{RECT}	RxIC REC	T pin voltage	-	5 ΔV_1 ΔV_2
V _{BAT}	RxIC BAT	pin voltage	-	4 ΔV ₂ V _{BAT}
I _{CHG}	RxIC batte	ry charging current	-	
Control e	error	Condition (&: Logical AND, : Logical OR)		
V _{BAT} + ΔV	/1 – V _{RECT}	(Fast charging & Charge current \geq 0.2 x I _{CHGR})		Current I _{CHG}
V _{BAT} + ΔV	/2 – V _{RECT}	$(V_{BAT} > 3V$ & the state except for fast charging ' $ $ (Fast charging state & charging current ≤ 0.1 *1 : including non charging condition	¹) 5 x I _{CHGR})	0.5C 0.15C 0.1C
3 + ΔV2 -	- V _{RECT}	V _{BAT} < 3V		Time
Conditio	n for V _{RECT} I	monotonically settling		V _{RECT} – Tx Bridge Duty characteristic (example)
GAIN < 1	0.547[mV] /	(S _{RD_MAX} [mV/%] x (100 / F_DRIVE)[%])		V _{RECT} Actual use range
Symbo	ol Descri	ption		S _{RD_MAX}
GAIN	Setting	by TxIC GAIN pin level (L: 0.125 H: 0.250)		
F_DRI	VE Setting	by T_0x05 D[2:0], T_0x04 D[7:0] (applied by T_	0x05 D[7])	Tx Bridge Driver Output Pulse Duty
S _{RD_MA}	x Maxim	um slope of V_{RECT} - Duty characteristic in actual u	ise range.	

3.5 Update timing for ADC output codes storage registers

TxIC and RxIC have the registers to store ADC output codes. The update register should be written to "1" in order to update the storage registers to the current value. The update timing for the storage registers depends on the system configuration(operation mode) (Refer to Table 3.5). The voltages converted by ADC, such as COMP pin voltage of TxIC and RECT pin voltage of RxIC, are changed during WPT communication period. In ATPC Mode, ADC output codes is acquired during T_{TX_CALC} , T_{RX_CALC} so that ADC output codes acquired during WPT communication period is not stored in the storage registers (Refer to Figure 3.5). In ATPC Mode (AT2, AT3), TxMCU can also read the storage register of RxIC. For example, Figure 3.5 shows that TxMCU reads ADC output code of BAT pin voltage (high order 8bit).

Table 3.5 Update procedure for ADC output code storage registers

Operation m	ode	Deceription
Tx/RxIC	Register	Description
ATPC Mode		
TxIC	T_0x20 D[0] T_0x20 D[1]	T_0x20 D[1] should be set to "0". When the register T_0x20 D[0] is written to "1", ADC output codes acquired during $T_{TX_{CALC}}$ period are stored in the storage registers (T_0x21 to T_0x28). After storing, T_0x20 D[0] is automatically reset to "0".
RxIC	R_0x35 D[0]	When the register R_0x35 D[0] is written to "1", ADC output codes acquired during T _{RX_CALC} period are stored in the storage registers (R_0x36 to R_0x3F). After storing, R_0x35 D[0] is automatically reset to "0". If TxMCU wants to read the register, it can be read by Tx2Rx WPT communication. The updating and the read request to the storage register are needed to do individually at another timing (Refer to Figure 3.5).
Other Mode		
TxIC	T_0x20 D[0] T_0x20 D[1]	T_0x20 D[1] should be set to "1". When update register T_0x20 D[0] is written to "1", current ADC output codes are stored in the storage registers. After updating, T_0x20 D[0] is automatically reset to "0".
RxIC	R_0x35 D[0]	When update register R_0x35 D[0] is written to "1", current ADC output codes are stored in the storage registers. After updating, register R_0x35 D[0] is automatically reset to "0".
		[2] RxIC stores ADC output code acquired during T _{RX CALC}

[1] RxIC register write request by Tx2Rx WPT communication	in storage registers
(Updating for ADC output code storage registers)	\rightarrow T_{RX_CALC} T_{TX_CALC} \rightarrow T_{TX_CALC}
V _{RECT} 0x03/R_0x35/D[7:0]=0x01	$0x03/Ctrl_Err/Rx_Status$
[3] RxIC register read request by Tx2Rx WPT communication (ADC output code(high order 8bit) of BAT pin voltage)	on [4] Reply the ADC output code updated at the timing of [2] to TxIC

Figure 3.5 The read sequence of A/D conversion value in RxIC from TxMCU (example of BAT pin voltage(AT2,AT3))



3.6 WPT communication procedure in each charging system configuration

Table 3.6 shows WPT communication procedure in each charging system configuration. In ATPC Mode, Rx2Tx WPT communication is periodically executed. Tx2Rx WPT communication is executed at the timing that it does not affect Rx2Tx WPT communication. In MCU Control Mode, TxMCU and RxMCU can execute WPT communication at any timing, but Rx2Tx and Tx2Rx WPT communication should be controlled so as not to overlap each other.

Table 3.6 WPT communication procedure in each charging system configuration

O	peration	on mode									
		Tx sy	stem	Rx sy	stem	Des	cription				
	No.	Master	Slave	Master	Slave	1					
AT	PC M	ode					T communication packets with special Header are used. The register of RxIC and RxMCU can be read or ten from Tx system under controlling transmission power.				
[AT1	TxIC	TxROM	RxIC	-	RxI	C register write procedure				
						r	xIC loads the stored data from TxROM at suitable timing and then TxIC executes write access to RxIC egister automatically. "T_0x48 D[7:0]=0x04" (Tx2RxWPT communication Header register) should be set to xIC register setting area in TxROM (Refer to Table 1.4).				
	AT2	TxMCU	TxIC	RxIC	-	RxI	C register write procedure				
						1	After TxMCU sets "Header(T_0x48) / Message1(T_0x49) / Message2(T_0x4A)" = "0x03 or 0x04 / RxIC register address / RxIC register data" by 2-wire interface, it sets T_0x0E D[5]=1 (WPT communication start trigger). RxIC receives the packet and writes received data to the specified register. Then, RxIC replies Rx2Tx WPT communication packet (R_Header 0x03 or R_Header 0x02 packet) to TxIC.				
						2	After TxIC receives Rx2Tx WPT communication packet and confirms completion of the write processing in RxIC, it outputs low level from INT_TX pin. TxMCU confirms "T_0x1B D[2]=1" (write completion flag in ATPC Mode).				
						з	TxMCU sets "T_0x1B D[0]=1" for clearing T_0x1B D[2] and INT_TX pin returns to high level.				
						RxI	C register read procedure				
						1	After TxMCU sets "Header(T_0x48) / Message1(T_0x49) / Message2(T_0x4A)" = "0x02 / RxIC register address / 0x00" by 2-wire interface, it sets T_0x0E D[5]=1 (WPT communication start trigger). RxIC receives the packet and reads data from the specified register. Then, RxIC replies Rx2Tx WPT communication packet (R_Header 0x02 packet) to TxIC.				
						2	After TxIC receives Rx2Tx WPT communication packet and confirms completion of the read processing in RxIC, it outputs low level from INT_TX pin. TxMCU confirms "T_0x1B D[3]=1" (read completion flag in ATPC Mode).				
						3	The register data of RxIC is stored in T_0x44 D[7:0]. TxMCU reads data from the register.				
						4	TxMCU sets "T_0x1B D[0]=1" for clearing T_0x1B D[3] and INT_TX pin output returns to high level.				
	AT3	TxMCU	TxIC	RxIC	RxMCU	RxI	C register write or read procedure				
						5	Same procedure as AT2.				
						RxN	ICU register write procedure				
						1	The slave address of RxMCU for 2-wire interface should be set R_0x0C D[6:0] (refer to register write procedure in AT2). Once the slave address is set, it is held unless transmitting power stops.				
						2	After TxMCU sets "Header(T_0x48) / Message1(T_0x49) / Message2(T_0x4A)" = "0x06 / RxMCU register address / RxMCU register data" by 2-wire interface, it sets T_0x0E D[5]=1 (WPT communication start trigger). RxIC receives the packet and writes received data to the specified register of RxMCU. Then, RxIC replies Rx2Tx WPT communication packet (R_Header 0x03 packet) to TxIC.				
						3 After TxIC receives Rx2Tx WPT communication packet and confirms completion processing in RxIC, it outputs low level from INT_TX pin. TxMCU confirms "T_0x1B I completion flag in ATPC Mode).					
						4	TxMCU sets "T_0x1B D[0]=1" for clearing T_0x1B D[2] and INT_TX pin returns to high level.				
						RxN	ICU register read procedure				
						1 The slave address of RxMCU for 2-wire interface should be set R_0x0C D[6:0] (refer to r procedure in AT2). Once the slave address is set, it is held unless transmitting power stops					
						2	After TxMCU sets "Header(T_0x48) / Message1(T_0x49) / Message2(T_0x4A)" = "0x05 / RxMCU register address / 0x00" by 2-wire interface, it sets T_0x0E D[5]=1 (WPT communication start trigger). RxIC receives the packet and reads data from the specified register of RxMCU. Then, RxIC replies Rx2Tx WPT communication packet (R_Header 0x02 packet) to TxIC.				
						3	After TxIC receives Rx2Tx WPT communication packet and confirms completion of the read processing in RxIC, it outputs low level from INT_TX pin. TxMCU confirms "T_0x1B D[3]=1" (read completion flag in ATPC Mode).				
						4	The register data of RxMCU is stored in T_0x44 D[7:0]. TxMCU reads and confirms the data.				
						5	TxMCU sets "T_0x1B D[0]=1" for clearing T_0x1B D[3] and INT_TX pin output returns to high level.				



Table 3.6 WPT communication procedure in each charging system configuration (continued)

Operation mode												
[Na	Tx sy	stem	Rx sy	stem	De	escription					
	No.	Master	Slave	Master	Slave							
AT	PC Mo	ode (conti	nued)									
	AT4	TxMCU	TxIC	RxMCU	RxIC	R	RxIC register write or read procedure					
							Tx system can not write or read the registers of RxIC.					
						R	MCU register write or read procedure					
							Tx system can not write or read the registers of RxMCU.					
м	CU Coi	ntrol Mode)			WPT communication can be executed at any timing by writing the WPT communication reg RxIC from TxMCU or RxMCU. Data transmission and reception between TxMCU and RxM indirectly by WPT communication register. Tx system can not directly write or read arbitrary R						
[MC1	TxMCU	TxIC	RxMCU	RxIC	R	IC register write or read procedure					
						Tx system can not write or read the registers of RxIC.						
						Тх	2Rx WPT communication procedure					
							1 After TxMCU sets "Header(T_0x48) / Message1(T_0x49) / Message2(T_0x4A)" = "Any Header (0x10 to 0xFF) / Any data 1 / Any data 2" by 2-wire interface, it sets T_0x0E D[4]=1 (WPT communication start trigger). When this register is set to "1", Tx2Rx WPT communication is executed.					
							2 When RxIC receives Tx2Rx WPT communication packet, it outputs low level from CHG/INT pin. RxMCU confirms R_0x30 D[0] is "1". When RxMCU reads this register, R_0x30 D[0] is cleared to "0".					
							3 The received data is stored in "Header(R_0x24) / Message1(R_0x25) / Message2(R_0x26)". RxMCU reads these registers.					
						R	2Tx WPT communication procedure					
							1 After RxMCU sets "Header(R_0x21) / Message1(R_0x22) / Message2(R_0x23)" = "Any Header (0x10 to 0xFF) / Any data 1 / Any data 2" by 2-wire interface, it sets R_0x20 D[0]=1 (WPT communication start trigger). When this register is set to "1", Rx2Tx WPT communication is executed.					
							 When TxIC receives Rx2Tx WPT communication packet, it outputs low level from INT_TX pin. TxMCU confirms T_0x1B D[1] is "1". (Rx2Tx WPT communication packet reception flag) 					
							3 The received data is stored in "Header(T_0x45) / Message1(T_0x46) / Message2(T_0x47)". TxMCU reads these registers.					
							4 When TxMCU sets T_0x1B D[0]=1, T_0x1B D[1] returns "0". INT_TX pin output returns to high level.					

Remark : INT_TX pin of TxIC and CHG/INT pin of RxIC also output low level when some errors or specific events are detected as well as receiving WPT communication packet.



4. Error detection function

4.1 Error detection items and post-processing

When TxIC detects WPT communication error or error condition in TxIC and RxIC, it stops transmitting power and restarts. Table 4.1 shows error detection items, post-processing and related registers implemented in TxIC. When an error is detected, an interruption register is set to "1" and TX_INT pin outputs low level. Table 4.2 shows detectable error items in each battery charging system configuration.

Table 4.1 Error detection items and description	Table 4.1	Error	detection	items and	description
---	-----------	-------	-----------	-----------	-------------

R1	No. Detected error Description, Related registers ER1 Unreceived TxIC stops transmitting power and restarts when TxIC doesn't receive R_Header 0x01 within 1[s] from starting t										
1	Unreceived Rx2Tx WPT communication	completely stops transmittin	ng power when TxIC	when TxIC doesn't receive R C repeats restart in specified r R Header 0x01 packet within	number of times. To	kIC counts the number of re	start, and stores it ir				
	packet										
	·	Restart count setting	T_0x35 D[3:0]	Count information register	T_0x4B D[3:0]	Interruption register	T_0x1B D[4]				
ER2 1	Rx register access error, RxIC state error	Battery Charge Phase or i specified number of times.	t detects any error TxIC counts the nun	nen TxIC doesn't receive Rx2 of ER2-1 to ER2-5. TxIC control of restart and stores it in	ompletely stops tra count information r	ansmitting power when Txl egister.	C repeats restart in				
		Restart count setting T_0x35 D[7:4] Count information register T_0x4B D[7:4] Interruption register T_0x1B D[4]									
ER 2-1	Stop request of transmitting			ves R_Header 0x00 packet (s	· ·	, , ,					
	power from RxIC	Detection count setting	1 time	Notification register	T_0x3F D[6:5]	Interruption register	-				
ER 2-2	RxIC register access error detection	detects the RxIC resister ad	ccess error when Ta	om RxIC even though TxIC re xIC can't receive expected pa D[2] is set to "1" and when regi	icket even though	TxIC repeats the request in					
		Access count setting	T_0x37 D[6:4]	Count information register	T_0x38 D[3:0]	Interruption register	T_0x1B D[3:2]				
ER 2-3	RxMCU register access error detection	TxIC detects the RxMCU r	esister access erro	rom RxIC even though TxIC r when TxIC can't receive ex s, T_0x1B D[2] is set to "1" and	pected packet eve	n though TxIC repeats the	request in specified				
		Access count setting	T_0x37 D[6:4]	Count information register	T_0x3A D[3:0]	Interruption register	T_0x1B D[3:2]				
ER 2-4	RxIC charging state error			e error is detected when spec Charging error 3, and No batte		is continuously detected for	ur times. That states				
	detection	Detection count setting	4 times	Count information register	T_0x39 D[3:0]	Interruption register	-				
ER 2-5	Over power detection of	Over power of transmission higher than threshold in spe		d when the differential power nes.	between transmit	ting power and received po	ower is continuously				
	transmission	Threshold setting register	Refer to section 4	1.3.							
	power	Detection count setting	T_0x32 D[7:4]	Count information register	T_0x39 D[7:4]	Interruption register	-				
T1	TxIC error detection 1	Transmitting power is stopped when TxIC detects any error of ET1-1 to ET1-4. Post-processing after stopping transmitting power is different for each operation mode.									
		Except ATPC Mode	Transmitting pow	er is restarted when error is re	eleased.						
		ATPC Mode	transmitting powe	from stopping transmitting er when TxIC repeats restart on again TxIC power supply c	in specified number	er of times. After that, TxIC					
		Restart count setting	T_0x37 D[3:0]	Count information register	T_0x3A D[7:4]	Interruption register	T_0x1B D[4]				
ET	Temperature	This error is detected when	AD conversion valu	ue of THM1 pin voltage is lowe	er than threshold fo	r time of 16[ms] x detection	delay time setting.				
1-1	error detection of	Threshold setting register	T_0x18 D[3:0], T	_0x17 D[7:0] (Applied by settin	ng T_0x18 D[7])						
	thermistor 1	Hysteresis setting register	T_0x29 D[7:0]		<u> </u>						
	*2				T 0 4D DI01	Interruption register					
1		Detection delay time	T 0x36 DI7:41	Detection register			T 0x1D D[0]				
ET	Temperature	Detection delay time This error is detected when	T_0x36 D[7:4]	Detection register	T_0x1D D[0]		T_0x1D D[0]				
ET 1-2	Temperature error detection of	This error is detected when	AD conversion valu	ue of THM2 pin voltage is lowe	er than threshold fo						
	error detection of thermistor 2	This error is detected when Threshold setting register	AD conversion valu T_0x1A D[3:0], T		er than threshold fo						
	error detection of	This error is detected when Threshold setting register Hysteresis setting register	AD conversion valu T_0x1A D[3:0], T T_0x2A D[7:0]	ue of THM2 pin voltage is lowe _0x19 D[7:0] (Applied by setti	er than threshold fo ng T_0x1A D[7])	r time of 16[ms] x detection	delay time setting.				
1-2	error detection of thermistor 2 *2	This error is detected when Threshold setting register Hysteresis setting register Detection delay time	AD conversion valu T_0x1A D[3:0], T T_0x2A D[7:0] T_0x36 D[7:4]	ue of THM2 pin voltage is lowe _0x19 D[7:0] (Applied by setti Detection register	r than threshold fo ng T_0x1A D[7]) T_0x1D D[1]	r time of 16[ms] x detection	delay time setting.				
	error detection of thermistor 2 *2 Maximum bridge driver output	This error is detected when Threshold setting register Hysteresis setting register Detection delay time This error is detected when	AD conversion valu T_0x1A D[3:0], T T_0x2A D[7:0] T_0x36 D[7:4] bridge driver output	e of THM2 pin voltage is lowe _0x19 D[7:0] (Applied by setti Detection register t pulse duty is higher than thre	er than threshold for ng T_0x1A D[7]) T_0x1D D[1] eshold (maximum c	r time of 16[ms] x detection	delay time setting.				
1-2 ET	error detection of thermistor 2 *2 Maximum bridge driver output pulse duty	This error is detected when Threshold setting register Hysteresis setting register Detection delay time This error is detected when Threshold setting register	AD conversion valu T_0x1A D[3:0], T T_0x2A D[7:0] T_0x36 D[7:4] bridge driver output T_0x14 D[1:0], T	e of THM2 pin voltage is lowe _0x19 D[7:0] (Applied by setti Detection register t pulse duty is higher than thre _0x13 D[7:0] (Applied by settin	r than threshold fo ng T_0x1A D[7]) T_0x1D D[1] eshold (maximum c ng T_0x14 D[7])	Interruption register	delay time setting.				
1-2 ET 1-3	error detection of thermistor 2 *2 Maximum bridge driver output pulse duty detection	This error is detected when Threshold setting register Hysteresis setting register Detection delay time This error is detected when Threshold setting register Detection delay time	AD conversion valu T_0x1A D[3:0], T T_0x2A D[7:0] T_0x36 D[7:4] bridge driver output T_0x14 D[1:0], T 1us	e of THM2 pin voltage is lowe _0x19 D[7:0] (Applied by setti Detection register t pulse duty is higher than thre _0x13 D[7:0] (Applied by settin Detection register	T_0x1D D[1] T_0x1D D[1] T_0x1D D[1] T_0x1D D[1] T_0x14 D[7]) T_0x1D D[4]	Interruption register	delay time setting.				
1-2 ET 1-3 ET	error detection of thermistor 2 *2 Maximum bridge driver output pulse duty	This error is detected when Threshold setting register Hysteresis setting register Detection delay time This error is detected when Threshold setting register Detection delay time Over voltage of bridge circu	AD conversion valu T_0x1A D[3:0], T T_0x2A D[7:0] T_0x36 D[7:4] bridge driver output T_0x14 D[1:0], T 1us it is detected when	e of THM2 pin voltage is lowe _0x19 D[7:0] (Applied by setti Detection register t pulse duty is higher than thre _0x13 D[7:0] (Applied by setti Detection register VSNS pin voltage is higher th	T_0x1A D[7]) T_0x1D D[1] ashold (maximum c ng T_0x14 D[7]) T_0x14 D[7]) T_0x1D D[4] an 5.7V in 1[ms] x	Interruption register Interruption register output pulse duty threshold). Interruption register 4 times.	T_0x1D D[1]				
1-2 ET 1-3 ET 1-4	error detection of thermistor 2 *2 Maximum bridge driver output pulse duty detection OVP detection	This error is detected when Threshold setting register Hysteresis setting register Detection delay time This error is detected when Threshold setting register Detection delay time Over voltage of bridge circu Detection delay time	AD conversion valu T_0x1A D[3:0], T T_0x2A D[7:0] T_0x2A D[7:4] bridge driver output T_0x14 D[1:0], T 1us it is detected when 1ms x 4 times	e of THM2 pin voltage is lowe _0x19 D[7:0] (Applied by setti Detection register t pulse duty is higher than thre _0x13 D[7:0] (Applied by setti Detection register VSNS pin voltage is higher th Detection register	T_0x1A D[7]) T_0x1D D[1] T_0x1D D[1] ashold (maximum c ng T_0x14 D[7]) T_0x1D D[4] an 5.7V in 1[ms] x T_0x1D D[2]	Interruption register Interruption register Interruption register Interruption register 4 times. Interruption register	delay time setting. T_0x1D D[1] T_0x1D D[4] T_0x1D D[2]				
1-2 ET 1-3 ET 1-4	error detection of thermistor 2 *2 Maximum bridge driver output pulse duty detection OVP detection TxIC error detection 2	This error is detected when Threshold setting register Hysteresis setting register Detection delay time This error is detected when Threshold setting register Detection delay time Over voltage of bridge circu Detection delay time Transmitting power is stopp supply or initializing TxIC us	AD conversion valu T_0x1A D[3:0], T T_0x2A D[7:0] T_0x36 D[7:4] bridge driver output T_0x14 D[1:0], T 1us it is detected when 1ms x 4 times ed when TxIC detes sing STBY pin.	Le of THM2 pin voltage is lowe 	T than threshold for ng T_0x1A D[7]) T_0x1D D[1] eshold (maximum c ng T_0x14 D[7]) T_0x1D D[4] an 5.7V in 1[ms] x T_0x1D D[2] 3. TxIC restarts tra	Interruption register Interruption register putput pulse duty threshold). Interruption register 4 times. Interruption register nsmitting power by turning of	delay time setting. T_0x1D D[1] T_0x1D D[4] T_0x1D D[2]				
1-2 ET 1-3 ET 1-4 ET ET	error detection of thermistor 2 *2 Maximum bridge driver output pulse duty detection OVP detection TxIC error	This error is detected when Threshold setting register Hysteresis setting register Detection delay time This error is detected when Threshold setting register Detection delay time Over voltage of bridge circu Detection delay time Transmitting power is stopp supply or initializing TxIC us Short current of bridge circu	AD conversion valu T_0x1A D[3:0], T T_0x2A D[7:0] T_0x36 D[7:4] bridge driver output T_0x14 D[1:0], T 1us it is detected when 1ms x 4 times ed when TxIC deteising STBY pin. it is detected when	e of THM2 pin voltage is lowe _0x19 D[7:0] (Applied by setti Detection register t pulse duty is higher than thre _0x13 D[7:0] (Applied by settin Detection register VSNS pin voltage is higher th Detection register cts any error of ET2-1 to ET2- voltage drop of current sense	r than threshold for ng T_0x1A D[7]) T_0x1D D[1] eshold (maximum c ng T_0x14 D[7]) T_0x14 D[7]) T_0x1D D[4] an 5.7V in 1[ms] x T_0x1D D[2] 3. TxIC restarts tra resistor R _{CS} is high	Interruption register Interruption register output pulse duty threshold). Interruption register 4 times. Interruption register nsmitting power by turning oner than 2.2[V].	delay time setting. T_0x1D D[1] T_0x1D D[4] T_0x1D D[2] on again TxIC powe				
1-2 ET 1-3 ET 1-4 ET 2-1	error detection of thermistor 2 *2 Maximum bridge driver output pulse duty detection OVP detection TxIC error detection 2 SCP detection	This error is detected when Threshold setting register Hysteresis setting register Detection delay time This error is detected when Threshold setting register Detection delay time Over voltage of bridge circu Detection delay time Transmitting power is stopp supply or initializing TxIC us Short current of bridge circu Detection delay time	AD conversion valu T_0x1A D[3:0], T T_0x2A D[7:0] T_0x36 D[7:4] bridge driver output T_0x14 D[1:0], T 1us it is detected when 1ms x 4 times ed when TxIC deteining STBY pin. it is detected when 1us	e of THM2 pin voltage is lowe	T_0x1A D[7]) T_0x1D D[1] ashold (maximum c mg T_0x14 D[7]) T_0x1D D[4] an 5.7V in 1[ms] x T_0x1D D[2] 3. TxIC restarts tra resistor R _{CS} is high T_0x1D D[3]	Interruption register Interruption register output pulse duty threshold). Interruption register 4 times. Interruption register nsmitting power by turning oner than 2.2[V]. Interruption register	T_0x1D D[1] T_0x1D D[4] T_0x1D D[2] T_0x1D D[2] T_0x1D D[3]				
1-2 ET 1-3 ET 1-4 ET 2-1 ET ET	error detection of thermistor 2 *2 Maximum bridge driver output pulse duty detection OVP detection TxIC error detection 2	This error is detected when Threshold setting register Hysteresis setting register Detection delay time This error is detected when Threshold setting register Detection delay time Over voltage of bridge circu Detection delay time Transmitting power is stopp supply or initializing TxIC us Short current of bridge circu Detection delay time Over current of bridge circu	AD conversion valu T_0x1A D[3:0], T T_0x2A D[7:0] T_0x36 D[7:4] bridge driver output T_0x14 D[1:0], T 1us it is detected when 1ms x 4 times ed when TxIC detecting STBY pin. it is detected when 1us it is detected when 1us	e of THM2 pin voltage is lowe	T_0x1A D[7]) T_0x1A D[7]) T_0x1D D[1] T_0x1D D[1] T_0x1A D[7]) T_0x1A D[7]) T_0x1D D[4] an 5.7V in 1[ms] x T_0x1D D[2] 3. TxIC restarts tra resistor R _{CS} is high T_0x1D D[3] an threshold for tin	Interruption register Interruption register output pulse duty threshold). Interruption register 4 times. Interruption register nsmitting power by turning oner than 2.2[V]. Interruption register	T_0x1D D[1] T_0x1D D[4] T_0x1D D[2] T_0x1D D[2] T_0x1D D[2] T_0x1D D[3]				
1-2 ET 1-3 ET 1-4 ET 2-1	error detection of thermistor 2 *2 Maximum bridge driver output pulse duty detection OVP detection TxIC error detection 2 SCP detection	This error is detected when Threshold setting register Hysteresis setting register Detection delay time This error is detected when Threshold setting register Detection delay time Over voltage of bridge circu Detection delay time Transmitting power is stopp supply or initializing TxIC us Short current of bridge circu Detection delay time Over current of bridge circu Threshold setting register	AD conversion valu T_0x1A D[3:0], T T_0x2A D[7:0] T_0x36 D[7:4] bridge driver output T_0x14 D[1:0], T 1us it is detected when 1ms x 4 times ed when TxIC detecting STBY pin. it is detected when 1us it is detected when 1us t is detected when 1us	e of THM2 pin voltage is lowe	T_0x1A D[7]) T_0x1D D[1] T_0x1D D[1] T_0x1D D[1] ashold (maximum c ng T_0x14 D[7]) T_0x1D D[4] an 5.7V in 1[ms] x T_0x1D D[2] 3. TxIC restarts tra resistor R _{CS} is high T_0x1D D[3] nan threshold for tim ng T_0x16 D[7])	Interruption register Interruption register Interruption register Interruption register 4 times. Interruption register nsmitting power by turning on her than 2.2[V]. Interruption register ne of 16[ms] x detection dela	delay time setting. T_0x1D D[1] T_0x1D D[4] T_0x1D D[2] on again TxIC powe T_0x1D D[3] ay time setting.				
1-2 ET 1-3 ET 1-4 ET 2-1 ET 2-2	error detection of thermistor 2 *2 Maximum bridge driver output pulse duty detection OVP detection TxIC error detection 2 SCP detection OCP detection	This error is detected when Threshold setting register Hysteresis setting register Detection delay time This error is detected when Threshold setting register Detection delay time Over voltage of bridge circu Detection delay time Transmitting power is stopp supply or initializing TxIC us Short current of bridge circu Detection delay time Over current of bridge circu Threshold setting register Detection delay time	AD conversion valu T_0x1A D[3:0], T T_0x2A D[7:0] T_0x2A D[7:4] bridge driver output T_0x14 D[1:0], T 1us it is detected when 1ms x 4 times ed when TxIC detecting STBY pin. it is detected when 1us it is detected when 1us t is detected when 1us t is detected when 1us t is detected when 1us	Le of THM2 pin voltage is lowe 	T_0x1A D[7]) T_0x1A D[7]) T_0x1D D[1] T_0x1D D[1] T_0x1D D[4] an 5.7V in 1[ms] x T_0x1D D[2] 3. TxIC restarts tra resistor R _{CS} is high T_0x1D D[3] an threshold for tim ng T_0x1D D[5]	Interruption register Interruption register Interruption register Interruption register 4 times. Interruption register nsmitting power by turning on ther than 2.2[V]. Interruption register ne of 16[ms] x detection dela	T_0x1D D[1] T_0x1D D[4] T_0x1D D[2] T_0x1D D[2] T_0x1D D[3]				
1-2 ET 1-3 ET 1-4 ET 2-1 ET 2-2 ET	error detection of thermistor 2 *2 Maximum bridge driver output pulse duty detection OVP detection TxIC error detection 2 SCP detection OCP detection Timeout	This error is detected when Threshold setting register Hysteresis setting register Detection delay time This error is detected when Threshold setting register Detection delay time Over voltage of bridge circu Detection delay time Transmitting power is stopp supply or initializing TxIC us Short current of bridge circu Detection delay time Over current of bridge circu Threshold setting register Detection delay time Timeout of transmitter time	AD conversion valu T_0x1A D[3:0], T T_0x2A D[7:0] T_0x2A D[7:4] bridge driver output T_0x14 D[1:0], T 1us it is detected when 1ms x 4 times ed when TxIC dete- sing STBY pin. it is detected when 1us it is detected when T_0x16 D[3:0], T T_0x36 D[3:0] is detected when D	e of THM2 pin voltage is lowe	T_0x1A D[7]) T_0x1A D[7]) T_0x1D D[1] T_0x1D D[1] T_0x1D D[4] an 5.7V in 1[ms] x T_0x1D D[2] 3. TxIC restarts tra resistor R _{CS} is high T_0x1D D[3] an threshold for tim ng T_0x1D D[5]	Interruption register Interruption register Interruption register Interruption register 4 times. Interruption register nsmitting power by turning on ther than 2.2[V]. Interruption register ne of 16[ms] x detection dela	delay time setting. T_0x1D D[1] T_0x1D D[4] T_0x1D D[2] on again TxIC powe T_0x1D D[3] ay time setting.				
1-2 ET 1-3 ET 1-4 ET 2-1 ET 2-2	error detection of thermistor 2 *2 Maximum bridge driver output pulse duty detection OVP detection TxIC error detection 2 SCP detection OCP detection	This error is detected when Threshold setting register Hysteresis setting register Detection delay time This error is detected when Threshold setting register Detection delay time Over voltage of bridge circu Detection delay time Transmitting power is stopp supply or initializing TxlC us Short current of bridge circu Detection delay time Over current of bridge circu Threshold setting register Detection delay time Timeout of transmitter time Time setting register	AD conversion valu T_0x1A D[3:0], T T_0x2A D[7:0] T_0x2A D[7:4] bridge driver output T_0x14 D[1:0], T 1us it is detected when 1ms x 4 times ed when TxIC detected when 1us it is detected when 1us it is detected when T_0x16 D[3:0], T T_0x36 D[3:0] is detected when D T_0x11 D[7:6]	Le of THM2 pin voltage is lowe 	T_0x1A D[7]) T_0x1A D[7]) T_0x1D D[1] T_0x1D D[1] T_0x1D D[4] an 5.7V in 1[ms] x T_0x1D D[2] 3. TxIC restarts tra resistor R _{CS} is high T_0x1D D[3] an threshold for tim ng T_0x1D D[5]	Interruption register Interruption register Interruption register Interruption register 4 times. Interruption register nsmitting power by turning on ther than 2.2[V]. Interruption register ne of 16[ms] x detection dela	delay time setting. T_0x1D D[1] T_0x1D D[4] T_0x1D D[2] on again TxIC powe T_0x1D D[3] ay time setting.				
1-2 ET 1-3 ET 1-4 ET 2-1 ET 2-2 ET 2-3	error detection of thermistor 2 *2 Maximum bridge driver output pulse duty detection OVP detection TxIC error detection 2 SCP detection OCP detection	This error is detected when Threshold setting register Hysteresis setting register Detection delay time This error is detected when Threshold setting register Detection delay time Over voltage of bridge circu Detection delay time Transmitting power is stopp supply or initializing TxIC us Short current of bridge circu Detection delay time Over current of bridge circu Threshold setting register Detection delay time Timeout of transmitter time	AD conversion valu T_0x1A D[3:0], T T_0x2A D[7:0] T_0x2A D[7:4] bridge driver output T_0x14 D[1:0], T 1us it is detected when 1ms x 4 times ed when TxIC dete- sing STBY pin. it is detected when 1us it is detected when T_0x16 D[3:0], T T_0x36 D[3:0] is detected when D	Le of THM2 pin voltage is lowe 	T_0x1A D[7]) T_0x1A D[7]) T_0x1D D[1] T_0x1D D[1] T_0x1D D[4] an 5.7V in 1[ms] x T_0x1D D[2] 3. TxIC restarts tra resistor R _{CS} is high T_0x1D D[3] an threshold for tim ng T_0x1D D[5]	Interruption register Interruption register Interruption register Interruption register 4 times. Interruption register nsmitting power by turning on ther than 2.2[V]. Interruption register ne of 16[ms] x detection dela	delay time setting. T_0x1D D[1] T_0x1D D[4] T_0x1D D[2] on again TxIC powe T_0x1D D[3] ay time setting.				

*1 ER1 and ER2 are error in ATPC Mode. Restart procedure is executed after 4[s] from stopping transmitting power. TxIC completely stops transmitting power when TxIC repeats restart in specified number of times. TxIC restarts transmitting power by turning on again TxIC power supply or initializing TxIC using STBY pin. *2 Restart procedure is halted until normal temperature is detected when register T_0x18 D[4] is set to "1" in ATPC Mode. *3 ET2-3 (power transmission stop by timer) is applied to Stand Alone Mode and ATPC Mode.

4.2 Error detection items in each charging system configuration

Table 4.2 shows error detection items in each charging system configuration.

Operation mode							WPT communication or RxIC error *1						TxIC error *1								
		Tx Sy	/stem	Rx Sy	/stem	ER	ER						ET					ET			
	No.	Master	Slave	Master	Slave	1	ER 2	ER 2-1	ER 2-2	ER 2-3	ER 2-4	ER 2-5	ET 1	ET 1-1	ET 1-2	ET 1-3	ET 1-4	ET 2	ET 2-1	ET 2-2	ET 2-3
Sta	and Alo	ne Mode																			
	SA1	-	TxIC	RxIC	-	-	-	-	-	-	-	-	С	C *2	C *2	С	С	С	С	C *3	С
	SA2	TxIC	TxROM	RxIC	-	-	-	-	-	-	-	-	С	V	V	V	С	С	С	V	V
AT	РС Мо	de																			
	AT1	TxIC	TxROM	RxIC	-	V	V	С	V	-	С	V	V	V	V	V	С	С	С	V	V
	AT2	TxMCU	TxIC	RxIC	-	V	V	С	V	-	С	V	V	V	V	V	С	С	С	V	V
	AT3	TxMCU	TxIC	RxIC	RxMCU	V	V	С	V	V	С	V	V	V	V	V	С	С	С	V	V
	AT4	TxMCU	TxIC	RxMCU	RxIC	V	V	С	-	-	С	V	V	V	V	V	С	С	С	V	V
МС	CU Con	trol Mode																			
	MC1	TxMCU	TxIC	RxMCU	RxIC	-	-	-	-	-	-	-	С	V	V	V	С	С	С	V	-

Table 4.2 Error detection items in each charging system configuration

*1 V means variable threshold or detection count by register. C means fixed value for threshold or detection count.

*2 In Stand Alone Mode (SA1), temperature threshold of thermistor 1 and 2 (NTC thermistor) for error detection can be adjusted by pull-up resistor value even though that threshold can not be changed by registers.

*3 Detection current threshold of OCP(over current protection) can be adjusted by R_{CS} resistor value when Over power detection of transmitting power is unused.

4.3 Over power detection of transmission power

R_Header 0x04 packet in ATPC Mode includes output power information of RxIC. When over power detection function of transmission power is available, TxIC calculates differential power ΔP between transmission power calculated by TxIC and RxIC output power included in R_Header 0x04 packet. When differential power ΔP is higher than threshold ΔP_{TH} , TxIC detects over power condition and stops transmitting power. ΔP_{TH} consists of fixed threshold region that is not depend on duty and linear function region that is depend on duty. ΔP_{TH} is set by registers showed in Table 4.3. ΔP_{TH} should be set in Initial Mode of TxIC. After register settings of $\Delta P_{OVCNTTH}(T_0x32 D[7:4])$, $R_{CS}(T_0x3F D[1:0])$, $\Delta P_{SLOPE}(T_0x3B D[7:0])$, $\Delta P_{OS}(T_0x3C D[7:0])$ and $D_{\Delta PCONST}(T_0x3D D[7:0])$, enable register T_0x3F D[3] should be set to "1".

Table 4.3 Threshold parameters of ove	r power detection of transmitter power
---------------------------------------	--

Parameters for over power detection	Symbol	Register	Description	Reference figure (Differential power, Curve of bridge Duty)	
Enable of over power detection	-	T_0x3F D[3]	Available or unavailable selection. 0 : Unavailable 1 : Available	ΔP †	
Error count threshold of over power detection	ΔP _{OVCNTTH}	T_0x32 D[7:4]	Over power detection count can be set 1 to 15. Transmitting power is stopped when the count of over power detection is reached the specified number of times. If this register is set to 0, over power detection is unavailable.	$\Delta P_{TH} = \Delta P_{CONST} \Delta P_{TH} = \Delta P_{SLOPE} \times Duty + \Delta P_{OS}$ Abnormal	
Error count of over power detection	-	T_0x39 D[7:4]	Error count value of over power detection is stored in T_0x39 D[7:4].		
Mask of over power detection	-	T_0x3F D[2]	When control error value is not converged within specified value, over power detection is masked. 0 : Unmask 1 : Mask	Over Power Detection	
Bridge Current detection resistor	R _{cs}	T_0x3F D[1:0]	The value of bridge current detection resistor R _{CS} can be selected. When over power detection is available, current detection resistor must be selected in this setting. The gain of current sense amplifier is 10 times. 0: $0.25[\Omega]$ 1: $0.5[\Omega]$ 2: $1[\Omega]$ 3: $2[\Omega]$		
Slope of ΔP-Duty line	ΔP _{SLOPE}	T_0x3B D[7:0]	Set from 0 to 255. { 3.797 / (100/F_DRIVE) } x (1/64) [mW/code]		
ΔP offset	ΔP _{os}	T_0x3C D[7:0]	Set from 0 to 255. 3.797[mW/code]: 0 to 968.2[mW]		
Duty of ΔP fixed threshold	D	T_0x3E D[7:0]	Set duty range applied for ΔP fixed threshold. D _{$\Delta PCONST$} corresponds to high order 8 bit for 10bit duty setting code.		
ΔP fixed threshold	ΔP _{CONST}		For Duty $\leq D_{\Delta PCONST}$, the detection threshold is ΔP_{CONST} .		



5. Test registers

Registers R_0x41 to R_0x6F of RxIC are available for only test use. Table 5.1 shows useful test registers for system design. R_0x60 D[1:0] should be set to "2" previously to execute write access to R_0x63 and R_0x64 .

Table 5.1 RxIC test register

Address	Bit No.	Init	R/W	Description							
	D0	0	R	Confirmation register for Rx2Tx	WPT communication Header in A	TPC Mode					
	D1	0	R								
	D2	0	R								
0x5D	D3	0	R								
	D4	0	R								
	D5	0	R								
	D6	0	R								
	D7 D0	0	R R	Confirmation register for Dy2Ty	MDT communication Macagaaa in	n ATDC Mada					
-	D0	0	R		WPT communication Message1 in	ITATPC Mode					
	D2	0	R								
	D3	0	R								
0x5E	D4	0	R								
	D5	0	R								
	D6	0	R								
F	D7	0	R								
	D0	0	R	Confirmation register for Rx2Tx	WPT communication Message2 in	n ATPC Mode					
	D1	0	R								
	D2	0	R								
0x5F	D3	0	R								
	D4	0	R								
	D5	0	R								
	D6	0	R								
	D7	0	R								
	D0	0	R/W		Register write access to address 0x61 to 0x64 is available.						
	D1 D2	0	R/W R/W		0 : Reserved 1 : Reserved 2 : Write is available 3 : Reserved						
	D2 D3	0	R/W	Reserved. "0" should be set here if the write access to address 0x60 is executed. Reserved. "0" should be set here if the write access to address 0x60 is executed.							
0x60	D3	0	R	Reserved. O Should be set here		too is executed.					
	D5	0	R								
	D6	0	R								
	D7	0	R								
	D0	0	R/W	Select battery discharge short cu	urrent detection threshold. (Thresh	hold of differential voltage betwee	n SGND and GND)				
	D1	0	R/W	Select battery discharge short current detection threshold. (Threshold of differential voltage between SGND and GND) 0 : 160[mV](*1) 1 : 140[mV] 2 : 120[mV] 3 : 100[mV]							
	D2	0	R/W	Select battery discharge over current detection threshold. (Threshold of differential voltage between SGND and GND)							
	D3	0	R/W	0:80[mV](*1) 1:70[mV] 2:60[mV] 3:50[mV]							
	D4	0	R/W	Reserved. "0" should be set here	e if the write access to address 0x	63 is executed.					
	D5	0	R/W	Reserved. "0" should be set here if the write access to address 0x63 is executed.							
0x63				Select battery low voltage detect	tion threshold.						
				Register value	DCDC output voltage setting	Battery low voltage detection H	Battery low voltage detection L				
					1.2V, 1.5V, 1.8V	3.20V	3.05V				
	D6	0	R/W	0 (*1)	3.0V	3.55V	3.35V				
					1.2V, 1.5V, 1.8V	3.30V	3.15V				
				1	3.0V	3.65V	3.45V				
	D7	0	R/W	Select maximum junction temper			0.101				
	D0	1	R/W	Select maximum junction temperature detection threshold 0:68[degC] 1:79[degC]							
	D1	0	R/W	Select ON resistance of discharge control FET 0 : 0.2[Ω] 1 : 0.4[Ω] (*1) 2 : 0.5[Ω] 3 : 0.7[Ω]							
	D2	0	R/W	Reserved. "0" should be set here if the write access to address 0x64 is executed.							
	D3	0	R/W		e if the write access to address 0x						
0.01				Reserved. "0" should be set here if the write access to address 0x64 is executed.							
0x64	D4	0	R/W	Reserved. "0" should be set here	e if the write access to address 0x	64 IS EXECUTED.					
0x64	D4 D5	0	R/W R/W		e if the write access to address 0x e if the write access to address 0x						
0x64				Reserved. "0" should be set here		64 is executed.					

*1 It indicates the factory default setting.

Website and Support

Renesas Electronics Website <u>http://www.renesas.com/</u>

Inquires http://www.renesas.com/contact/



Revision Record

Rev.	Data	Description		
		Page	Summary	
1.00	2017.03.31	-	First edition issued	

Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other disputes involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawing, chart, program, algorithm, application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics products.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (space and undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

- 6. When using the Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat radiation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions or failure or accident arising out of the use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please ensure to implement safety measures to guard them against the possibility of bodily injury, injury or damage caused by fire, and social damage in the event of failure or malfunction of Renesas Electronics products, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures by your own responsibility as warranty for your products/system. Because the evaluation of microcomputer software alone is very difficult and not practical, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please investigate applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive carefully and sufficiently and use Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall not use Renesas Electronics products or technologies for (1) any purpose relating to the development, design, manufacture, use, stockpilling, etc., of weapons of mass destruction, such as nuclear weapons, chemical weapons, or biological weapons, or missiles (including unmanned aerial vehicles (UAVs)) for delivering such weapons, (2) any purpose relating to the development, design, manufacture, or use of conventional weapons, or (3) any other purpose of disturbing international peace and security, and you shall not sell, export, lease, transfer, or release Renesas Electronics products or technologies to any third party whether directly or indirectly with knowledge or reason to know that the third party or any other party will engage in the activities described above. When exporting, selling, transferring, etc., Renesas Electronics products or technologies, you shall comply with any applicable export control laws and regulations promulgated and administered by the governments of the countries asserting jurisdiction over the parties or transactions.
- 10. Please acknowledge and agree that you shall bear all the losses and damages which are incurred from the misuse or violation of the terms and conditions described in this document, including this notice, and hold Renesas Electronics harmless, if such misuse or violation results from your resale or making Renesas Electronics products available any third party.
- 11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Refer to "http://www.renesas.com/" for the latest and detailed information.

(Rev.3.0-1 November 2016)



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Renesas Electronics America Inc. 2801 Scott Boulevard Santa Ciara, CA 95050-2549, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130 Renesas Electronics Canada Limited 9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 Tel: +1-905-237-2004 Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-6503-0, Fax: +44-1628-585-900 Renesas Electronics Curope GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-6503-0, Fax: +44-1628-585-900 Renesas Electronics Curope CombH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-6503-0, Fax: +44-1628-585-900 Renesas Electronics (Shanghai) Co., Ld. Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +861-02-825-1155, Fax: +862-10-823-7679 Renesas Electronics (Shanghai) Co., Ltd. Unit 301, Tower A., Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tel: +862-226-0389, Fax: +862-226-0399 Renesas Electronics Hong Kong Limited Unit 1801-1611, 16/F., Tower 2, Grand Century Plaze, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +882-2265-6688, Fax: +852-2886-9022 Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyllux Innovation Centre, Singapore 33949 Tel: +856-24175-9600, Fax: +886 2-8175-9670 Renesas Electronics Malaysia Sch.Bhd. Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +656-213-0200, Fax: +865-621-3000 Renesas Electronics Malaysia Sch.Bhd. Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +656-275-9030, Fax: +81-40-67208777 Renesas Electronics Malaysia Sch.Bhd. Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran