

RL78/G14, R8C/36M Group

Migration Guide from R8C to RL78:

Timer RE to Real-Time Clock and Timer Array Unit

Introduction

This document describes how to migrate from timer RE in R8C/36M Group to the real-time clock (RTC) and the timer array unit (TAU) in RL78/G14 (This document is described in 64-pin package as an example).

Target Device

RL78/G14, R8C/36M Group

When using this application note with other Renesas MCUs, careful evaluation is recommended after making modifications to comply with the alternate MCU.



R01AN3985EC0100 Rev.1.00 Mar. 30, 2018

Contents	
1. Migration Method from R8C Family to RL78 Family	3
2. Differences between RL78/G14 and R8C/36M Group	5
2.1 Differences in Function Overview	5
2.2 Differences in Real-Time Clock Mode	6
2.3 Differences in Output Compare Mode	7
2.4 Assigned I/O Pins	8
2.5 Register Compatibility (Real-Time Clock)	9
2.6 Register Compatibility (Output Compare Mode)	11
3. How to Migrate Timer RE in this Sample Code	12
4. Example of Migration from Real-Time Clock Mode	
4.1 Specifications	
4.2 Operation Check Conditions	
4.3 Description of Hardware	
4.3.1 Hardware Configuration Example	
4.3.2 List of Pins to be Used	
4.4 Description of Software	
4.4.1 Operation Outline	
4.4.2 List of Option Byte Setting	
4.4.3 List of Functions	
4.4.4 Function Specification	
4.4.5 Flow Chart	18
5. Example of Migration from Output Compare Mode	34
5.1 Specifications	34
5.2 Operation Check Conditions	35
5.3 Description of Hardware	35
5.3.1 Hardware Configuration Example	35
5.3.2 List of Pins to be Used	36
5.4 Description of Software	36
5.4.1 Operation Outline	36
5.4.2 List of Option Byte Setting	38
5.4.3 List of Functions	38
5.4.4 Function Specification	38
5.4.5 Flow Chart	39
6. Sample Code	55
7. Reference Application Note	55
8. Reference Documents	55



1. Migration Method from R8C Family to RL78 Family

This application note explains how to achieve each mode (real-time clock mode and output compare mode) in timer RE of R8C/36M using RL78/G14.

Table 1.1 shows the mode in timer RE of R8C/36M Group. Table 1.2 shows the mode in Real-Time Clock (RTC) of RL78/G14, and Table 1.3 shows the mode in timer array unit of RL78/G14.

In R8C/36M Group, timer RE has an 8-bit counter with a 4-bit prescaler. Timer RE has two modes: real-time clock mode and output compare mode. In real-time clock mode, timer RE generates 1-second signal from fC4 and counts seconds, minutes, hours, and days of the week. In output compare mode, timer RE counts a count source and detects compare matches.

In RL78/G14, there are real-time clock and timer array unit. Real-time clock has counters of year, month, week, day, hour, minute, and second, and can count up to 99 years. Besides, the timer array unit has four 16-bit timers. Each 16-bit timer is called a channel and can be used as an independent timer. In addition, two or more "channels" can be used to create a high-accuracy timer. A count clock is counted by the TCRmn register. Sets the count value in the TDRmn register.

The same operation as that in real-time clock mode in timer RE of R8C/36M can be realized by using real-time clock of RL78/G14. The real-time clock has counters of year, month, week, day, hour, minute, and second, and can count up to 99 years. And real-time clock has constant-period interrupt function (period: 0.5 seconds, 1 second, 1 minute, 1 hour, 1 day, 1 month), alarm interrupt function (alarm: week, hour, minute) and pin output function of 1 Hz.

The same operation as that in output compare mode in timer RE of R8C/36M can be realized by using square wave output in TAU of RL78/G14. TOmn performs a toggle operation as soon as INTTMmn is generated, and outputs a square wave with a duty factor of 50%.

In this application note, as described in this chapter, explain the migration method for the two modes "real-time clock mode" and "output compare mode".

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

Table 1.1 Operation Mode of Timer RE in R8C/36M

Timer RE in R8C/36M		
Mode Function		
Real-Time Clock Mode	Generate 1-second signal from fC4 and count seconds, minutes, hours, and days of the week.	
Output Compare Mode	Count a count source and detect compare matches.	

Table 1.2 Corresponding Mode of RTC in RL78/G14

RTC in RL78/G14		
Peripheral function	Function	
Real-Time Clock	 Has counters of year, month, week, day, hour, minute, and second, and can count up to 99 years. Constant-period interrupt function (period: 0.5 seconds, 1 second, 1 minute, 1 hour, 1 day, 1 month) Alarm interrupt function (alarm: week, hour, minute) Pin output function of 1 Hz 	



TAU in RL78/G14		
Mode Function		
Interval timer	The timer array unit can be used as a reference timer that generates INTTMmn (timer interrupt) at fixed intervals.	
Square wave output	TOmn performs a toggle operation as soon as INTTMmn has been generated, and outputs a square wave with a duty factor of 50%.	
External event counter	The timer array unit can be used as an external event counter that counts the number of times the valid input edge (external event) is detected in the TImn pin.	
Divider	A clock input from a timer input pin (TI00) is divided and output from an output pin (TOm0).	
Input pulse interval measurement	The count value can be captured at the TImn valid edge and the interval of the pulse input to TImn car be measured.	
Measurement of high-/low-level width of input signal	By starting counting at one edge of the TImn pin input and capturing the number of counts at another edge, the signal width (high-level width/low-level width) of TImn can be measured.	
Delay counter	It is possible to start counting down when the valid edge of the TImn pin input is detected (an external event), and then generate INTTMmn (a timer interrupt) after any specified interval.	
One-shot pulse output	By using two channels as a set, a one-shot pulse having any delay pulse width can be generated from the signal input to the TImn pin.	
PWM output	Two channels can be used as a set to generate a pulse of any period and duty factor.	
Multiple PWM output	By extending the PWM function and using multiple slave channels, many PWM waveforms with different duty values can be output.	

Table 1.3 Corresponding Mode of TAU in RL78/G14



2. Differences between RL78/G14 and R8C/36M Group

2.1 Differences in Function Overview

Table 2.1 lists the differences between timer RE in R8C/36M Group and RTC or TAU in RL78/G14.

Item	R8C/36M Group	RL78/G14	RL78/G14	
	Timer RE	RTC	TAU	
Configuration	8-bit counter with a 4- bit prescaler	16-bit timer	16-bit timer Note 3	
Count sources	f4, f8, f32, fC4 Note 1	fSUB, fIL Note 2	fTCLK (between fCLK to fCLK/2 ¹⁵)	
Counters	 TRESEC register TREMIN register TREHR register TREWK register 	 SEC register MIN register HOUR register DAY register WEEK register MONTH register YEAR register 	TCRmn register	
Count value setting	 TRESEC register TREMIN register TREHR register TREWK register 	 SEC register MIN register HOUR register DAY register WEEK register MONTH register YEAR register 	TDRmn register	
Modes	 Real-time clock mode Output compare mode 	 Year, month, week, day, hour, minute and second counters Constant-period interrupt function Note 2 	 Interval timer Square wave output External event counter Divider (channel 0 in unit 0 only) Input pulse interval measurement Measurement of high-/low-level width of input signal Delay counter One-shot pulse output Note 4 PWM output Note 4 Multiple PWM output Note 4 	
Count operations	Increment	Count up	Count up Note 5 Count down Note 5	
Output pin	TREO pin	RTC1HZ pin	TOmn pin	
I/O pin selection (output port)	Yes	No	No	
Coordination with event link controller (ELC)	No	Yes	Yes	

Table 2.1 Differences

Notes: 1. Only fC4 can be used in real-time clock mode.

2. The constant-period interrupt function can be used only when fIL is selected as the count source. Years, months, weeks, days, hours, minutes, and seconds can be counted only when fSUB is selected as the count source.

- 3. Channels 1 and 3 can operate as 8-bit timers.
- 4. These modes are available by using a master channel to link with slave channels.
- 5. Count operations depend on modes specified.



2.2 Differences in Real-Time Clock Mode

The operation of real-time clock in RL78/G14 corresponds to the real-time clock mode in R8C/36M Group. Table 2.2 lists the differences between real-time clock mode in R8C/36M Group and real-time clock in RL78/G14.

R8C/36M Group RL78/G14		
ltem	(Timer RE (Real-Time Clock Mode))	(Real-Time Clock (RTC) when f _{RTC} = f _{SUB})
Count source	fC4	fSUB Note 1
Count operation	Increment	Count up
Count start	1 (count starts) is written to TSTART	1 (stars counter operation) is written to
condition	bit in TRECR1 register	RTCE bit in RTCC0 register
Count stop condition	0 (count stops) is written to TSTART bit in TRECR1 register	0 (stops counter operation) is written to RTCE bit in RTCC0 register
Interrupt request generation timing	Select any one of the following: • Update second data • Update minute data • Update hour data • Update day of week data • When day of week data is set to 000b (Sunday)	 Once every 0.5 seconds (synchronized with counting up seconds) Once per second (same time as counting up seconds) Once per minute (at 00 seconds every minute) Once per hour (at 00 minutes and 00 seconds every hour) Once per day (at 00 hours, 00 minutes, and 00 seconds every day) Once per month (on the 1st of every month at 00 hours, 00 minutes, and 00 seconds a.m.)
Pin function	Programmable I/O ports or output of the TREO pin (f2, fC, f4, f8 or, 1Hz)	Programmable I/O ports or output of the RTC1HZ pin (1Hz)
Read from timer	When reading TRESEC, TREMIN, TREHR, or TREWK register, the count value can be read. The values read from registers TRESEC, TREMIN, and TREHR are represented by the BCD code.	Read the counter after setting 1 to RWAIT first. When reading SEC, MIN, HOUR, WEEK, DAY, MONTH or YEAR register, the count value can be read. The values read from registers SEC, MIN, HOUR, WEEK, DAY, MONTH and YEAR are represented by the BCD code.
Write to timer	When bits TSTART and TCSTF in the TRECR1 register are set to 0 (timer stops), the value can be written to registers TRESEC, TREMIN, TREHR, and TREWK. The values written to registers TRESEC, TREMIN, and TREHR are represented by the BCD codes.	Write the counter after setting 1 to RWAIT first. When bit RWAIT in the RTCC1 register is set to 1 (stops SEC to YEAR counters), the value can be written to registers SEC, MIN, HOUR, WEEK, DAY, MONTH and YEAR. The values written to registers SEC, MIN, HOUR, WEEK, DAY, MONTH and YEAR are represented by the BCD code.
Selectable functions	 12-hour mode/24-hour mode switch function TREO pin select function P0_4 or P6_0 is selected by the TREOSEL0 bit in the TIMSR register. 	• 12-hour mode/24-hour mode switch function

Table 2.2 Differences between Timer RE (Real-Time Clock Mode) and Real-Time Clock (RTC)

Notes: 1. Years, months, weeks, days, hour, minutes, and seconds can be counted only when f_{SUB} is selected as the count source.

2.3 Differences in Output Compare Mode

The operation of square wave output in RL78/G14 corresponds to the output compare mode in R8C/36M Group. Table 2.3 lists the differences between output compare mode in R8C/36M Group and operation as square wave output in RL78/G14.

_	R8C/36M Group	RL78/G14
ltem	(Timer RE (Output Compare Mode))	(TAU (Square Wave Output))
Count sources	f4, f8, f32, fC4	fтськ (between fcьк to fcьк/2 ¹⁵)
Count operations	 Increment When the 8-bit counter content matches with the TREMIN register content, the value returns to 00H and count continues. The count value is held while count stops. 	 Count down When TCRmn = 0000H, the TCRmn register loads the value of the TDRmn register again. After that, the same operation is repeated.
Count period	 When RCS2 = 0 (4-bit counter is not used) 1/fi x 2 x (n+1) When RCS2 = 1 (4-bit counter is used) 1/fi x 32 x (n+1) fi: Frequency of count source n: Setting value of TREMIN register 	 Period of square wave output from TOmn = Period of count clock × (Set value of TDRmn + 1) × 2 Frequency of square wave output from TOmn = Frequency of count clock/{(Set value of TDRmn + 1) × 2}
Count start condition	1 (count starts) is written to the TSTART bit in the TRECR1 register	1 is written to the TSmn, TSHm1, or TSHm3 bit in the TSm register
Count stop conditions	0 (count stops) is written to the TSTART bit in the TRECR1 register	1 is written to the TTmn, TTHm1, or TTHm3 bit in the TTm register
Interrupt request generation timing	When the 8-bit counter content matches with the TREMIN register content	When TCRmn = 0000H, INTTMmn is output and TOmn is toggled at the next count clock.
Output pin functions	Select any one of the following: • Programmable I/O ports • Output f2, fC, f4, or f8 • Compare output	Select any one of the following: • Programmable I/O ports • Square wave output
Read from timer	When reading the TRESEC register, the 8- bit counter value can be read. When reading the TREMIN register, the compare value can be read.	Read the TCRmn register
Write to timer	Writing to the TRESEC register is disabled. When bits TSTART and TCSTF in the TRECR1 register are set to 0 (timer stops), writing to the TREMIN register is enabled.	Write to the TDRmn register
Selectable functions	 Select use of 4-bit counter Compare output function Every time the 8-bit counter value matches the TREMIN register value, TREO output polarity is reversed. The TREO pin outputs "L" after reset is deasserted and the timer RE is reset by the TRERST bit in the TRECR1 register. Output level is held by setting the TSTART bit to 0 (count stops). TREO pin select function P0_4 or P6_0 is selected by the TREOSEL0 bit in the TIMSR register. 	 Whether the timer interrupt is generated when counting is started Output pin level when pulse output is started

Table 2.3 Differences between Output Compare Mode and Operation as Square Wave Output

Remark m: Unit number (m = 0, 1), n: Channel number $(n = 0 \sim 3)$

RL78/G14, R8C/36M Group

2.4 Assigned I/O Pins

Table 2.4 lists the I/O pins assigned for use in R8C/36M Group.

Table 2.4 R8C/36M Group I/O Pins

Pin Name	Assigned Pins	I/O
TREO	P0_4, or P6_0	Output

Table 2.5 and Table 2.6 list the I/O pins assigned for use in RL78/G14.

Table 2.5 RL78/G14 I/O Pins (Real-Time Clock) (64-pin products)

Pin Name	Assigned Pins	I/O
RTC1HZ	P30	Output

Table 2.6 RL78/G14 I/O Pins (TAU) (64-pin products)

Unit Number	Target Channel	Pin Name	Assigned Pins	I/O
Unit 0	Channel 0	T100	P00	Input
		TO00	P01	Output
	Channel 1	TI01	P16	Input
		TO01	P16	Output
	Channel 2	TI02	P17	Input
		TO02	P17	Output
	Channel 3	TI03	P31	Input
		TO03	P31	Output



2.5 Register Compatibility (Real-Time Clock)

Register compatibilities between timer RE in R8C/36M Group and real-time clock in RL78/G14 are listed in Table 2.7 and Table 2.8.

Item R8C/36M Group (Timer RE		RL78/G14	
	(Real-Time Clock Mode))	(Real-Time Clock (RTC) when f _{RTC} = f _{SUB})	
Clock supply to the		PER0 register	
peripheral hardware	N/A	RTCEN bit	
Second count	TRESEC register	SEC register	
Count data register	TRESEC register	N/A	
Minute count	TREMIN register	MIN register	
		RTCC0 register	
Compare data register	TREMIN register	Bits CT0 to CT2	
Hour count	TREHR register	HOUR register	
Dov of wook count	TREWK register	• WEEK register	
Day of week count	Bits WK0 to WK2	WEEK register	
	 BSY bit in the TRESEC register 		
Busy flag	• BSY bit in the TREMIN register	N/A	
,	BSY bit in the TREHR register		
	BSY bit in the TREWK register		
Count status flag	TRECR1 register TCSTF bit	RTCC1 register RWST bit	
TREO pin output	TRECR1 register		
enable	TOENA bit	N/A	
	TRECR1 register		
Interrupt request timing	INT bit	N/A	
Reset setting	TRECR1 register	N/A	
iteset setting	TRERST bit		
A.m./p.m. select	 TRECR1 register 	N/A	
	PM bit		
Operating mode select	TRECR1 register	RTCC0 register	
	H12_H24 bit	AMPM bit	
Count start	TRECR1 register TSTART bit	RTCC0 register RTCE bit	
Periodic interrupt			
triggered every second	TRECR2 register	RTCC0 register	
enable/disable	SEIE bit	Bits CT0 to CT2	
Periodic interrupt	TRECR2 register	RTCC0 register	
triggered every minute	MNIE bit	Bits CT0 to CT2	
enable/disable			
Periodic interrupt triggered every hour	 TRECR2 register 	RTCC0 register	
enable/disable	HRIE bit	Bits CT0 to CT2	
Periodic interrupt	• TRECR2 register	• PTCC0 register	
triggered every day	TRECR2 register DYIE bit	RTCC0 register Bits CT0 to CT2	
enable/disable		510 010 10 012	
Periodic interrupt	TRECR2 register	N//A	
triggered every week enable/disable	WKIE bit	N/A	

Table 2.7 Register Compatibility (Real-Time Clock) (1/2)

Table 2.6 Register Compatibility (Real-Time Clock) (2/2)			
ltem	R8C/36M Group (Timer RE (Real-Time Clock Mode))	RL78/G14 (Real-Time Clock (RTC) when f _{RTC} = f _{SUB})	
Compare match interrupt enable	TRECR2 register COMIE bit	N/A	
Count source select	TRECSR register Bits RCS0 and RCS1	OSMC register WUTMMCK0 bit	
Use of 4-bit counter	TRECSR register RCS2 bit	N/A	
Real-time clock mode select	TRECSR register RCS3 bit	N/A	
Clock output select	 TRECSR register Bits RCS4 and RCS5 	N/A	
TREO pin select	TIMSR register TREOSEL0 bit	N/A	
RTC1HZ output control	N/A	RTCC0 register RCLOE1 bit	
Constant-period (0.5 second) interrupt enable/disable	N/A	• RTCC0 register Bits CT0 to CT2	
Constant-period (month) interrupt enable/disable	N/A	RTCC0 register Bits CT0 to CT2	
Alarm control	N/A	RTCC1 register WALE bit	
Alarm interrupt (INTRTC) function control	N/A	RTCC1 register WALIE bit	
Alarm detection status flag	N/A	RTCC1 register WAFG bit	
Constant-period interrupt status flag	N/A	RTCC1 register RIFG bit	
RTC wait control	N/A	RTCC1 register RWAIT bit	
Day count	N/A	DAY register	
Month count	N/A	MONTH register	
Year count	N/A	YEAR register	
Watch error correction timing setting	N/A	SUBCUD register DEV bit	
Watch error correction value setting	N/A	SUBCUD register F6 bit	
Alarm minute setting	N/A	ALARMWM register	
Alarm hour setting	N/A	ALARMWH register	
Alarm day of week setting	N/A	ALARMWW register	

Table 2.8 Register Compatibility (Real-Time Clock) (2/2)



2.6 Register Compatibility (Output Compare Mode)

Register compatibilities between timer RE in R8C/36M Group and TAU in RL78/G14 are listed in Table 2.9.

Table 2.9 Register Compatibility (Output Compare Mode)			
Item	R8C/36M Group	RL78/G14	
	(Timer RE	(TAU (Square Wave Output))	
	(Output Compare Mode))		
Clock supply to the	N/A	PER0 register	
peripheral hardware		Bits TAU0EN and TAU1EN	
Count data register	TRESEC register	 Registers TCRmn, TDRmn 	
oouni dala regioler		(TCRmn: read-only, TDRmn: read/write)	
Compare data register	TREMIN register	 Registers TCRmn, TDRmn 	
Compare data register		(TCRmn: read-only, TDRmn: read/write)	
Count status flag	 TRECR1 register 	TEm register	
Court status hay	TCSTF bit	Bits TEmn, TEHm1, TEHm3 Note 1	
TREO pin output	TRECR1 register	TOEm register	
enable	TOENA bit	TOEmn bit	
Interrupt request timing	TRECR1 register	N/A	
Interrupt request timing	INT bit	N/A	
Depart patting	TRECR1 register	N/A	
Reset setting	TRERST bit	N/A	
Compose motob	TRECR2 register COMIE bit	Registers MK0H, MK1L, MK1H, MK2L	
Compare match interrupt enable		and MK2H	
interrupt enable		Bits TMMKmn or TMMKmnH	
Operating mode select	 TRECSR register 	TMRmn register	
Operating mode select	RCS3 bit	Bits MDmn1 to MDmn3	
Count start	 TRECR1 register 	TSm register	
Count start	TSTART bit	Bits TSmn, TSHm1, TSHm3 Note 2	
	TRECSR register	TPSm register	
Count source select bit	Bits RCS0 to RCS1	TMRmn register	
	BIS RC30 IO RC31	Bits CKSmn0, CKSmn1, CCSmn	
4-bit counter select bit	TRECSR register	N/A	
	RCS2 bit	IN/A	
	TRECSR register	N/A	
Clock output select bit	Bits RCS4 to RCS6	IN/A	
	• TIMSB register	PMCxx register	
TREO pin select pin	TIMSR register	PMxx register	
	TREOSEL0 bit	Pxx register	

Table 2.9 Register Compatibility (Output Compare Mode)

Notes: 1. When channels 1 and 3 are in 8-bit timer mode, bits TEHm1 and TEHm3 indicate whether the higher 8-bit timer is enabled or stopped.

2. When channels 1 and 3 are in 8-bit timer mode, bits TSHm1 and TSHm3 are triggers to enable operation of (start) the higher 8-bit timer.



3. How to Migrate Timer RE in this Sample Code

In this sample program, the operation of timer RE of R8C/36M group is realized with RL78/G14 by the method shown in Table 3.1.

For detailed contents of the sample program, please refer to "4. Example of Migration from Real-Time Clock Mode" ~ "5. Example of Migration from Output Compare Mode".

Table 3.1 How to migrate from R8C/36M Group to RL78/G14 in this sample program

Timer RE in R8C/36M	TAU in RL78/G14
Peripheral function	Peripheral function
Timer RE (real-time clock mode)	Real-time clock (RTC)
Timer RE (output compare mode)	TAU (square wave output)



4. Example of Migration from Real-Time Clock Mode

4.1 Specifications

The same operation as that in real-time clock mode in timer RE of R8C/36M can be realized by using real-time clock of RL78/G14. The real-time clock has the following functions.

- Having counters of year, month, week, day, hour, minute, and second, and can count up to 99 years.
- Constant-period interrupt function (period: 0.5 seconds, 1 second, 1 minute, 1 hour, 1 day, 1 month)
- Alarm interrupt function (alarm: week, hour, minute)
- Pin output function of 1 Hz

Table 4.1 lists the peripheral functions to be used and their uses (example of migration from real-time clock mode), and Figure 4.1 shows the operation overview (example of migration from real-time clock mode).

Table 4.1 Peripheral Functions to be Used and Their Uses

(Example of Migration from Real-Time Clock Mode)

Peripheral Function	Use
Real-time clock (RTC)	Use to generate RTC interrupts (INTRTC).




Figure 4.1 Operation Overview (Example of Migration from Real-Time Clock Mode)



4.2 Operation Check Conditions

The sample code described in this chapter has been checked under the conditions listed in the table below.

Item	Description
Microcontroller used	RL78/G14 (R5F104LEAFB)
Operating frequency	High-speed on-chip oscillator (HOCO) clock: 32 MHz
	CPU/peripheral hardware clock: 32 MHz
	RTC operation clock (fsUB): 32.768 kHz (typical)
Operating voltage	5.0V (can run on a voltage range of 2.9 V to 5.5 V.)
	LVD operation (VLVD): Reset mode 2.81 V (2.76 V to 2.87 V)
Integrated development environment (CS+)	CS+ V6.00.00 from Renesas Electronics Corp.
C compiler (CS+)	CC-RL V1.05.00 from Renesas Electronics Corp.
Integrated development environment (e ² studio)	e ² studio V6.0.0 from Renesas Electronics Corp.
C compiler (e ² studio)	CC-RL V1.05.00 from Renesas Electronics Corp.

Table 4.2 Operation Check Conditions

4.3 Description of Hardware

4.3.1 Hardware Configuration Example

Figure 4.2 shows an example of hardware configuration that is used for this chapter.




Figure 4.2 Hardware Configuration

- Cautions: 1. The purpose of this circuit is only to provide the connection outline and the circuit is simplified accordingly. When designing and implementing an actual circuit, provide proper pin treatment and make sure that the hardware's electrical specifications are met (connect the input-only ports separately to V_{DD} or V_{SS} via a resistor).
 - 2. Connect any pins whose name begins with EVss to Vss and any pins whose name begins with EVDD to VDD, respectively.
 - 3. V_{DD} must be held at not lower than the reset release voltage (V_{LVD}) that is specified as LVD.

4.3.2 List of Pins to be Used

Table 4.3 lists the pins to be used and their functions.

Pin Name	I/O	Description
P30/RTC1HZ	Output	Real-time clock correction clock (1 Hz) output.

4.4 Description of Software

4.4.1 Operation Outline

When a subsystem clock ($f_{SUB} = 32.768 \text{ kHz}$) is selected as the operation clock of the real-time clock, the count of year, month, week, day, hour, minutes and second can be performed. And RTC1HZ can output 1 Hz.

Table 4.4 lists the peripheral functions to be used and their uses. Figure 4.3 shows the real-time clock and its interrupt operation.

(1) Initialize the RTC.

<Conditions for setting> Selects the subsystem clock (fSUB) as the RTC operating clock. Presents the time in 24-hour system. Sets the selection of fixed-cycle interruption (INTRTC) at a time (simultaneous with second count-up) every second. Initializes the current date and time to 2017/1/1 (Sunday) 00:00:00. Sets RTC1HZ pin to output mode. Enables output of the RTC1HZ pin (1 Hz).

(2) Sets "1" (starts counter operation) to RTCE bit of RTCC0 register to start the count of RTC.

(3) RTC generates a fixed-cycle (1 s) interrupt per second. And 1 Hz is output from the RTC1HZ pin.



RL78/G14, R8C/36M Group

Migration Guide from R8C to RL78: Timer RE to Real-Time Clock and Timer Array Unit

Table 4.4 Peripheral Functions to be Used and Their Uses

Use
Perform the count of year, month, week, day, hour, minutes and second




Figure 4.3 Overview of RTC Operation and Interrupts



4.4.2 List of Option Byte Setting

Table 4.5 summarizes the settings of the option bytes.

Table 4.5 Option Byte Settings

Address	Value	Description
000C0H/010C0H	01101110B	Disables the watchdog timer.
		(Stops counting after the release from the reset state.)
000C1H/010C1H	01111111B	LVD reset mode which uses 2.81 V (2.76 V to 2.87 V)
000C2H/010C2H	11101000B	HS mode, HOCO: 32 MHz
000C3H/010C3H	10000100B	Enables the on-chip debugger.

4.4.3 List of Functions

Table 4.6 lists the functions that are used in this sample program.

Table 4.6 Functions

Function Name	Outline
R_RTC_Create()	Initializes the real-time clock module.
R_RTC_Start()	Enables the real-time clock.

4.4.4 Function Specification

The followings are the functions that are used in this sample program.

[Function Name] R	_RTC_Create()
-------------------	---------------

Synopsis	RTC initialization
Header	r_cg_macrodriver.h
	r_cg_rtc.h
	r_cg_userdefine.h
Declaration	void R_RTC_Create(void)
Explanation	This function initializes RTC module and sets RTC1HZ pin.
Arguments	None
Return value	None
Remarks	None

[Function Name] R_RTC_Start()

Synopsis	RTC operation start
Header	r_cg_macrodriver.h
	r_cg_rtc.h
	r_cg_userdefine.h
Declaration	void R_RTC_Start(void)
Explanation	This function enables RTC interrupts and starts count operation.
Arguments	None
Return value	None
Remarks	None



4.4.5 Flow Chart

4.4.5.1 Overall Flow

Figure 4.4 shows the overall flow of the sample program described in this chapter.




Figure 4.4 Overall Flow

4.4.5.2 Initialization Function

Figure 4.5 shows the flowchart for the initialization function.




Figure 4.5 Initialization Function

4.4.5.3 System Function

Figure 4.6 shows the flowchart for the system function.




Figure 4.6 System Function



4.4.5.4 CPU Clock Setting

Figure 4.7 shows the flowchart for setting the CPU clock.




Figure 4.7 CPU Clock Setting

RENESAS

4.4.5.5 I/O Port Setting

Figure 4.8 shows the flowchart for setting the I/O ports.




Figure 4.8 I/O Port Setting

Caution: Please provide proper pin treatment and make sure that the electrical specifications are met. Connect each of any unused input-only ports to V_{DD} or V_{SS} via a separate resistor.



4.4.5.6 Real-Time Clock Setting

Figure 4.9 shows the flowchart for setting the real-time clock.




Figure 4.9 Real-Time Clock Setting



Enabling read and write operations for SFRs used by the RTCPeripheral enable register 0 (PER0) Starts to supply clock to RTC.

Symbol: PER0

7	6	5	4	3	2	1	0
RTCEN	IICA1EN	ADCEN	IICA0EN	SAU1EN	SAU0EN	TAU1EN	TAU0EN
1	Х	Х	Х	Х	Х	Х	Х

Bit 7

RTCEN	Control of supplying input clock for real-time clock (RTC) and 12-bit interval timer
0	 Stops input clock supply. SFR used by the real-time clock (RTC) and 12-bit interval timer cannot be written. The real-time clock (RTC) and 12-bit interval timer are in the reset status.
1	 Enables input clock supply. SFR used by the real-time clock (RTC) and 12-bit interval timer can be read and written.

x: Bits not used in this setting item



Stopping RTC counter operation

• Real-time clock control register 0 (RTCC0) Stops counter operation.

Symbol: RTCC0

7	6	5	4	3	2	1	0
RTCE	0	RCLOE1	0	AMPM	CT2	CT1	СТ0
0	0	Х	0	Х	Х	Х	Х

Bit 7

RTCE	Real-time clock operation control					
0	Stops counter operation.					
1	Starts counter operation.					

Disabling the RTC interrupt

• Interrupt mask flag register (MK1H)

Disables interrupt processing.

• Interrupt request flag register (IF1H) Clears the interrupt request flag.

Symbol: MK1H

_	7	6	5	4	3	2	1	0
	TMMK10	TRJMK0	SRMK3 CSIMK31 IICMK31	STMK3 CSIMK30 IICMK30	KRMK	ІТМК	RTCMK	ADMK
	Х	Х	Х	Х	Х	Х	1	Х

Bit 1

RTCMK	Interrupt servicing control						
0	Interrupt servicing enabled						
1	Interrupt servicing disabled						

Symbol: IF1H

7	6	5	4	3	2	1	0
TMIF10	TRJIF0	SRIF3 CSIIF31 IICIF31	STIF3 CSIIF30 IICIF30	KRIF	ITIF	RTCIF	ADIF
Х	Х	Х	Х	Х	Х	0	Х

Bit 1

RTCIF	Interrupt request flag				
0	No interrupt request signal is generated.				
1	Interrupt request is generated, interrupt request status.				

x: Bits not used in this setting item



Setting the RTC interrupt priority level

• Priority Specification Flag Register (PR11H, PR01H) Specifies level 3 (low priority level).

Symbol: PR11H

7	6	5	4	3	2	1	0
TMPR110	TRJPR10	SRPR13 CSIPR131 IICPR131	STPR13 CSIPR130 IICPR130	KRPR1	ITPR1	RTCPR1	ADPR1
Х	Х	Х	Х	Х	Х	1	Х

Symbol: PR01H

_	7	6	5	4	3	2	1	0
	TMPR010	TRJPR00	SRPR03 CSIPR031 IICPR031	STPR03 CSIPR030 IICPR030	KRPR0	ITPR0	RTCPR0	ADPR0
	Х	Х	Х	Х	Х	Х	1	Х

Bit 1

RTCPR1	RTCPR0	Priority level selection
0	0	Specify level 0 (high priority level)
0	1	Specify level 1
1	0	Specify level 2
1	1	Specify level 3 (low priority level)

x: Bits not used in this setting item



- Setting the RTC operation
- Real-time clock control register 0 (RTCC0) Outputs signals from the RTC1HZ pin: Stops disabling. Fixed-cycle interrupt function: 1 time per second (simultaneous with second count-up).

Symbol: RTCC0

7	6	5	4	3	2	1	0
RTCE	0	RCLOE1	0	AMPM	CT2	CT1	СТ0
Х	0	1	0	1	0	1	0

Bit 5

RCLOE1	RTC1HZ pin output control
0	Disables output of the RTC1HZ pin (1 Hz).
1	Enables output of the RTC1HZ pin (1 Hz).

Bit 3

AMPM	Selection of 12-/24-hour system
0	12-hour system (a.m. and p.m. are displayed.).
1	24-hour system

Bits 2 t	o 0		
CT2	CT1	CT0	Constant-period interrupt (INTRTC) selection
0	0	0	Does not use fixed-cycle interrupt function.
0	0	1	Once per 0.5 s (synchronized with second count up)
0	1	0	Once per 1 s (same time as second count up)
0	1	1	Once per 1 m (second 00 of every minute)
1	0	0	Once per 1 hour (minute 00 and second 00 of every hour)
1	0	1	Once per 1 day (hour 00, minute 00, and second 00 of every day)
1	1	Х	Once per 1 month (Day 1, hour 00 a.m., minute 00, and second 00 of every month)

x: Bits not used in this setting item



Specifying the date and time in the format of year, month, day, week, hour, minute and second. • Count registers (YEAR, MONTH, DAY, WEEK, HOUR, MIN and SEC)

Specifies the date and time.

Symbol: YEA	AR							
7	6	5	4	3	2	1	0	
YEAR80	YEAR40	YEAR20	YEAR10	YEAR8	YEAR4	YEAR2	YEAR1	
17 (BCD code)								

Set a decimal value of 00 to 99 to this register in BCD code.

Symbol: MONTH

7	6	5	4	3	2	1	0	
0	0	0	MONTH10	MONTH8	MONTH4	MONTH2	MONTH1	
0	0	0	1 (BCD code)					

Set a decimal value of 01 to 12 to this register in BCD code.

Symbol: DAY

7	6	5	4	3	2	1	0
0	0	DAY20	DAY10	DAY8	DAY4	DAY2	DAY1
0	0	1 (BCD code)					

Set a decimal value of 01 to 31 to this register in BCD code.

Symbol: WEEK

7	6	5	4	3	2	1	0
0	0	0	0	0	WEEK4	WEEK2	WEEK1
0	0	0	0	0	0 (BCD code)		

Set a decimal value of 00 to 06 to this register in BCD code.

Bits 2 to 0

Day	WEEK4	WEEK2	WEEK1
Sunday		00 H	
Monday		01 H	
Tuesday		02 H	
Wednesday		03 H	
Thursday		04 H	
Friday		05 H	
Saturday		06 H	

x: Bits not used in this setting item



Symbol: HOUR	
Symoon noon	

0	0	0 (BCD code)						
0	0	HOUR20	HOUR10	HOUR8	HOUR4	HOUR2	HOUR1	
7	6	5	4	3	2	1	0	
Symbol. HO	UK							

Specify a decimal value of 00 to 23, 01 to 12, or 21 to 32 by using BCD code according to the time system specified using bit 3 (AMPM) of real-time clock control register 0 (RTCC0).

Bits 5 to 0

24-Hour Di	splay (AMPM = 1)	12-Hour Display (AMPM = 0)		
Time	Time Bits HOUR1 to HOUR20		Bits HOUR1 to HOUR20	
0	00 H	12 a.m.	12 H	
1	01 H	1 a.m.	01 H	
2	01 H	2 a.m.	02 H	
•	•	0 9	:	
:	•	0 0	:	
*	:	*	:	
21	21 H	9 p.m.	29 H	
22	22 H	10 p.m.	30 H	
23	23 H	11 p.m.	31 H	

Symbol: MIN

7	6	5	4	3	2	1	0
0	MIN40	MIN20	MIN10	MIN8	MIN4	MIN2	MIN1
0	0 (BCD code)						

Set a decimal value of 00 to 59 to this register in BCD code.

Symbol: SEC	2						
7	6	5	4	3	2	1	0
0	SEC40	SEC20	SEC10	SEC8	SEC4	SEC2	SEC1
0	0 (BCD code)						

Set a decimal value of 00 to 59 to this register in BCD code.

x: Bits not used in this setting item



RL78/G14, R8C/36M Group

Migration Guide from R8C to RL78: Timer RE to Real-Time Clock and Timer Array Unit

Setting the RTC1HZ port

• Port register 3 (P3)

Sets the output latch value.

Symbol: P3

7	6	5	4	3	2	1	0
0	0	0	0	0	0	P31	P30
0	0	0	0	0	0	Х	0

Bit 0

P30	Output data control (in output mode)
0	Output 0
1	Output 1

Symbol: PM3

4	6 5	3	2	1	0
1	1 1	1	1	PM31	PM30
1	1 1	1	1	Х	0

Bit 0

PM30	P30 pin I/O mode selection
0	Output mode (the pin functions as an output port (output buffer on))
1	Input mode (the pin functions as an input port (output buffer off))

x: Bits not used in this setting item



4.4.5.7 Main Processing

Figure 4.10 shows the flowchart for main processing.




Figure 4.10 Main Processing



4.4.5.8 Real-Time Clock Operation Start

Figure 4.11 shows the flowchart for starting timer array unit operation.




Figure 4.11 Real-Time Clock Operation Start



RL78/G14, R8C/36M Group

Migration Guide from R8C to RL78: Timer RE to Real-Time Clock and Timer Array Unit

- Configuring the timer interrupt
- Interrupt request flag register (IF1H) Clears the interrupt request flag.
- Interrupt mask flag register (MK1H) Enables interrupt processing.

Symbol: IF1H

_	7	6	5	4	3	2	1	0
	TMIF10	TRJIF0	SRIF3 CSIIF31 IICIF31	STIF3 CSIIF30 IICIF30	KRIF	ITIF	RTCIF	ADIF
I	Х	Х	Х	Х	Х	Х	0	Х

Bit 1

RTCIF	Interrupt request flag
0	No interrupt request signal is generated
1	Interrupt request is generated, interrupt request status

Symbol: MK1H

_	້ 7	6	5	4	3	2	1	0
	TMMK10	TRJMK0	SRMK3 CSIMK31 IICMK31	STMK3 CSIMK30 IICMK30	KRMK	ІТМК	RTCMK	ADMK
	Х	Х	Х	Х	Х	Х	0	Х

Bit 1

RTCMK	Interrupt processing control			
0	Interrupt servicing enabled			
1	Interrupt servicing disabled			

Starting RTC counter operation

• Real-time clock control register 0 (RTCC0) Starts counter operation.

Symbol: RTCC0

7	6	5	4	3	2	1	0
RTCE	0	RCLOE1	0	AMPM	CT2	CT1	СТ0
1	0	Х	0	Х	Х	Х	Х

Bit 7

RTCE	Real-time clock operation control
0	Stops counter operation
1	Starts counter operation

x: Bits not used in this setting item



4.4.5.9 INTRTC Interrupt Processing

Figure 4.12 shows the flowchart for INTRTC interrupt processing.




Figure 4.12 INTRTC Interrupt Processing



5. Example of Migration from Output Compare Mode

5.1 Specifications

The same operation as that in output compare mode in timer RE of R8C/36M can be realized by using square wave output in TAU of RL78/G14.

TOmn performs a toggle operation as soon as INTTMmn is generated, and outputs a square wave with a duty factor of 50%.

Table 5.1 lists the peripheral functions to be used and their uses (example of migration from output compare mode), and Figure 5.1 shows operation overview (example of migration from output compare mode).

Table 5.1 Peripheral Functions to be Used and Their Uses

(Example of Migration from Output Compare Mode)

Peripheral Function	Use
Timer array unit (square wave output)	TOmn outputs a square wave with a duty factor of 50%.




Figure 5.1 Operation Overview (Example of Migration from Output Compare Mode)

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)



5.2 Operation Check Conditions

The sample code described in this chapter has been checked under the conditions listed in the table below.

Item	Description
Microcontroller used	RL78/G14 (R5F104LEAFB)
Operating frequency	High-speed on-chip oscillator (HOCO) clock: 32 MHz
	CPU/peripheral hardware clock: 32 MHz
Operating voltage	5.0V (can run on a voltage range of 2.9 V to 5.5 V.)
	LVD operation (VLVD): Reset mode 2.81 V (2.76 V to 2.87 V)
Integrated development environment (CS+)	CS+ V6.00.00 from Renesas Electronics Corp.
C compiler (CS+)	CC-RL V1.05.00 from Renesas Electronics Corp.
Integrated development environment (e ² studio)	e ² studio V6.0.0 from Renesas Electronics Corp.
C compiler (e ² studio)	CC-RL V1.05.00 from Renesas Electronics Corp.

Table 5.2 Operation Check Conditions

5.3 Description of Hardware

5.3.1 Hardware Configuration Example

Figure 5.2 shows an example of the hardware configuration that is used for this chapter.




Figure 5.2 Hardware Configuration

- Cautions: 1. The purpose of this circuit is only to provide the connection outline and the circuit is simplified accordingly. When designing and implementing an actual circuit, provide proper pin treatment and make sure that the hardware's electrical specifications are met (connect the input-only ports separately to V_{DD} or V_{SS} via a resistor).
 - 2. Connect any pins whose name begins with EV_{SS} to V_{SS} and any pins whose name begins with EV_{DD} to V_{DD} , respectively.
 - 3. VDD must be held at not lower than the reset release voltage (V_{LVD}) that is specified as LVD.



5.3.2 List of Pins to be Used

Table 5.3 lists the pins to be used and their functions.

Table 5.3 Pins to be Used and T	Their Functions
---------------------------------	-----------------

Pin Name	I/O	Description
P31/TO03	Output	Square wave output port

5.4 Description of Software

5.4.1 Operation Outline

The sample program covered in this chapter implements square wave output from P31/TO03 by operating TAU unit 0 channel 3.

TO03 outputs a square wave with a duty factor of 50%.

Table 5.4 lists the peripheral functions to be used and their uses. Figure 5.3 shows the timer operation and its interrupt generating timing.

(1) Initialize the TAU.

<Conditions for setting>

Uses the square wave output as the timer operation mode. Initializes timer data register 03 (TDR03) to 100 μ s. Sets the P31/TO03 pin to a square wave output, and the initial output value is 0. Uses timer interrupts (INTTM03) from timer channel 3.

- (2) TAU0's channel 3 starts operation.
- (3) A HALT instruction is executed.
- (4) When the counter of channel 3 reaches 0000H, the value of the TDR03 register is loaded again to the TCR03 register, and the counter counts down. At the same time, square wave output (TO03) toggles and INTTM03 interrupt occurs.
- (5) The operation described in (3) and (4) above are repeated.



Peripheral FunctionUseTimer array unit 0 channel 3Square wave output control for inversion of TO03 pin
output

Table 5.4 Required Peripheral Functions and Their Uses




Figure 5.3 Overview of Timer Operation and Interrupts



5.4.2 List of Option Byte Setting

Table 5.5 summarizes the settings of the option bytes.

Table 5.5 Option Byte Settings

Address	Value	Description
000C0H/010C0H	01101110B	Disables the watchdog timer.
		(Stops counting after the release from the reset state.)
000C1H/010C1H	01111111B	LVD reset mode which uses 2.81 V (2.76 V to 2.87 V)
000C2H/010C2H	11101000B	HS mode, HOCO: 32 MHz
000C3H/010C3H	10000100B	Enables the on-chip debugger.

5.4.3 List of Functions

Table 5.6 lists the functions that are used in this sample program.

Table 5.6 Functions

Function	Outline
R_TAU0_Create	TAU0 initialization
R_TAU0_Channel3_Start	TAU0 channel 3 start processing

5.4.4 Function Specification

The followings are the functions that are used in this sample program.

[Function Name] R	R_TAU0_Create
Synopsis	TAU0 initialization
Header	r_cg_macrodriver.h
	r_cg_timer.h
	r_cg_userdefine.h
Declaration	void R_TAU0_Create(void)
Explanation	This function initializes TAU0 module.
Arguments	None
Return value	None
Remarks	None

Synopsis	TAU0 channel 3 start processing
Header	r_cg_macrodriver.h
	r_cg_timer.h
	r_cg_userdefine.h
Declaration	void R_TAU0_Channel3_Start(void)
Explanation	This function starts the count operation of TAU0 channel 3.
Arguments	None
Return value	None
Remarks	None



5.4.5 Flow Chart

5.4.5.1 Overall Flow

Figure 5.4 shows the overall flow of the sample program described in this chapter.




Figure 5.4 Overall Flow

5.4.5.2 Initialization Function

Figure 5.5 shows the flowchart for the initialization function.




Figure 5.5 Initialization Function

5.4.5.3 System Function

Figure 5.6 shows the flowchart for the system function.




Figure 5.6 System Function



5.4.5.4 CPU Clock Setting

Figure 5.7 shows the flowchart for setting the CPU clock.




Figure 5.7 CPU Clock Setting

5.4.5.5 I/O Port Setting

Figure 5.8 shows the flowchart for setting the I/O ports.





Figure 5.8 I/O Port Setting

Caution: Please provide proper pin treatment and make sure that the electrical specifications are met. Connect each of any unused input-only ports to V_{DD} or V_{SS} via a separate resistor.



5.4.5.6 Timer Array Unit Setting

Figures 5.9 shows the flowchart for setting the timer array unit.







Starting clock signal supply to the timer array unit 0

• Peripheral enable register 0 (PER0) Starts clock signal supply to the timer array unit 0.

Symbol: PER0

7	6	5	4	3	2	1	0
RTCEN	IICA1EN	ADCEN	IICA0EN	SAU1EN	SAU0EN	TAU1EN	TAU0EN
Х	Х	Х	Х	Х	Х	Х	1

Bit 0

TAU0EN	Control of timer array unit 0 input clock supply
0	Stops input clock supply
1	Enables input clock supply

x: Bits not used in this setting item



Configuring the timer clock frequency

• Timer clock select register 0 (TPS0)

Selects an operation clock for timer array unit 0.

Symbol: TPS0

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	PRS	PRS	0	0	PRS									
		031	030			021	020	013	012	011	010	003	002	001	000
0	0	Х	Х	0	0	Х	Х	Х	Х	Х	Х	0	0	0	0

Bits 3 to	0 0													
PRS	PRS	PRS	PRS	S Operation clock (CK00) selection										
003	002	PR3 001	000		fс∟к=	fс∟к=	fс∟к=	fс∟к=	fс∟к=					
003	002	001	000		2 MHz	4 MHz	8 MHz	20 MHz	32 MHz					
0	0	0	0	f _{CLK}	2 MHz	4 MHz	8 MHz	20 MHz	32 MHz					
0	0	0	1	fclk/2	1 MHz	2 MHz	4 MHz	10 MHz	16 MHz					
0	0	1	0	fськ/2 ²	500 kHz	1 MHz	2 MHz	5 MHz	8 MHz					
0	0	1	1	fськ/2 ³	250 kHz	500 kHz	1 MHz	2.5 MHz	4 MHz					
0	1	0	0	fськ/2 ⁴	125 kHz	250 kHz	500 kHz	1.25 MHz	2 MHz					
0	1	0	1	fськ/2 ⁵	62.5 kHz	125 kHz	250 kHz	625 kHz	1 MHz					
0	1	1	0	fськ/2 ⁶	31.3 kHz	62.5 kHz	125 kHz	313 kHz	500 kHz					
0	1	1	1	fськ/2 ⁷	15.6 kHz	31.3 kHz	62.5 kHz	156 kHz	250 kHz					
1	0	0	0	fськ/2 ⁸	7.81 kHz	15.6 kHz	31.3 kHz	78.1 kHz	125 kHz					
1	0	0	1	fськ/2 ⁹	3.91 kHz	7.81 kHz	15.6 kHz	39.1 kHz	62.5 kHz					
1	0	1	0	fclк/2 ¹⁰	1.95 kHz	3.91 kHz	7.81 kHz	19.5 kHz	31.25 kHz					
1	0	1	1	fclк/2 ¹¹	977 Hz	1.95 kHz	3.91 kHz	9.77 kHz	15.6 kHz					
1	1	0	0	fclк/2 ¹²	488 Hz	977 Hz	1.95 kHz	4.88 kHz	7.81 kHz					
1	1	0	1	fclк/2 ¹³	244 Hz	488 Hz	977 Hz	2.44 kHz	3.91 kHz					
1	1	1	0	fclk/214	122 Hz	244 Hz	488 Hz	1.22 kHz	1.95 kHz					
1	1	1	1	fськ/2 ¹⁵	61.0 Hz	122 Hz	244 Hz	610 Hz	977 Hz					

x: Bits not used in this setting item



Setting the channel 3 operation mode

• Timer mode register 03 (TMR03) Selects an operation clock (f_{MCK}). Selects a count clock. Selects a start trigger and capture trigger. Sets operation mode.

Symbol: TMR03

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKS 031	CKS 030	0	CCS 03	SPLIT 03	STS 032	STS 031	STS 030	CIS 031	CIS 030	0	0	MD 033	MD 032	MD 031	MD 030
0	0	0	0	0						_	_			0	

Bits 15 and 14

CKS031	CKS030	Selection of operation clock (f _{MCK}) of channel 3						
0	0	Operation clock CK00 set by timer clock select register 0 (TPS0)						
0	1	Operation clock CK02 set by timer clock select register 0 (TPS0)						
1	0	Operation clock CK01 set by timer clock select register 0 (TPS0)						
1	1	Operation clock CK03 set by timer clock select register 0 (TPS0)						

Bit 12

CCS03	Selection of count clock (f _{TCLK}) of channel 3
0	Operation clock (f _{MCK}) specified by the CKS030 and CKS031 bits
1	Valid edge of input signal input from the TI03 pin

Bits 10 to	8		
STS032	STS031	STS030	Setting of start trigger or capture trigger of channel 3
0	0	0	Only software trigger start is valid (other trigger sources are unselected).
0	0	1	Valid edge of the TI03 pin input is used as both the start trigger and capture trigger.
0	1	0	Both the edges of the TI03 pin input are used as a start trigger and a capture trigger.
1	0	0	Interrupt signal of the master channel is used (when the channel is used as a slave channel with the simultaneous channel operation function).
Ot	her than ab	ove	Setting prohibited

x: Bits not used in this setting item



Migration Guide from R8C to RL78: Timer RE to Real-Time Clock and Timer Array Unit

Symbol:	TMR	03

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKS 031	CKS 030	0	CCS 03	SPLIT 03	STS 032		STS 030	CIS 031	CIS 030	0	0	MD 033		MD 031	
0	0	0	0	0	0	0	0	Х	Х	0	0	0	0	0	0

Bits 3 to 0

MD033	MD032	MD031	MD030	Operation mode of channel 0	Corresponding function	Count operation of TCR
0	0	0	1/0	Interval timer mode	Interval timer / Square wave output / Divider function / PWM output (master)	Counting down
0	1	0	1/0	Capture mode	Input pulse interval measurement	Counting up
0	1	1	0	Event counter mode	External event counter	Counting down
1	0	0	1/0	One-count mode	Delay counter / One-shot pulse output / PWM output (slave)	Counting down
1	1	0	0	Capture & one- count mode	Measurement of high-/low-level width of input signal	Counting up
	Other th	an above		Setting prohibite	d	

The operation of each mode varies depending on MD030 bit (see table below).

Operation mode (Value set by the MD033 to MD031 bits (see table above))	MD030	Setting of starting counting and interrupt
 Interval timer mode (0, 0, 0) Capture mode (0, 1, 0) 	0	Timer interrupt is not generated when counting is started (timer output does not change, either).
	1	Timer interrupt is generated when counting is started (timer output also changes).
• Event counter mode (0, 1, 1)	0	Timer interrupt is not generated when counting is started (timer output does not change, either).
 One-count mode (1, 0, 0) 	0	Start trigger is invalid during counting operation. At that time, interrupt is not generated.
	1	Start trigger is valid during counting operation. At that time, interrupt is not generated.
• Capture & one-count mode (1, 1, 0)	0	Timer interrupt is not generated when counting is started (timer output does not change, either). Start trigger is invalid during counting operation. At that time interrupt is not generated.
Other than above		Setting prohibited

x: Bits not used in this setting item



Migration Guide from R8C to RL78: Timer RE to Real-Time Clock and Timer Array Unit

Setting the square wave width

• Timer data register 03 (TDR03)

Configures the square wave output width.

Symb	Symbol: TDR03														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Square wave width = $(TDR03 \text{ setting } + 1) \times Count clock cycle time$ $100 [µs] = (1/32[MHz]) \times (TDR03 \text{ setting } + 1)$

 \Rightarrow TDR03 setting = 3199

Setting the timer output mode

• Timer output mode register 0 (TOM0)

Sets the timer output mode for each channel.

Symbol: TOM0

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	TOM03	TOM02	TOM01	0
0	0	0	0	0	0	0	0	0	0	0	0	0	Х	Х	0

Bit 3

TOM03	Control of timer output mode of channel 3
0	Master channel output mode (to produce toggle output by timer interrupt request signal (INTTM03))
1	Slave channel output mode (output is set by the timer interrupt request signal (INTTM00) of the master channel, and reset by the timer interrupt request signal (INTTM03) of the slave channel)

Configuring the output level for the timer output pin

• Timer output level register 0 (TOL0)

Configures the output level for the timer output pin for each channel.

Symbol: TOL0

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	TOL03	TOL02	TOL01	0
0	0	0	0	0	0	0	0	0	0	0	0	0	Х	Х	0

 Bit 3
 Control of timer output level of channel 3

 O
 Positive logic output (active-high)

 1
 Negative logic output (active-low)

x: Bits not used in this setting item



Configuring the output value for the timer output pin

• Timer output register 0 (TO0)

Configures the output value for the timer output pin for channel 3.

Symbol: TO0

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	TO03	TO02	TO01	TO00
0	0	0	0	0	0	0	0	0	0	0	0	0	Х	Х	Х

Bit 3

TO03	Timer output of channel 3
0	Timer output value is "0"
1	Timer output value is "1"

Enabling the timer output

• Timer output enable register 0 (TOE0)

Enables the timer output for channel 3.

Symbol: TOE0

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	TOE03	TOE02	TOE01	TOE00
0	0	0	0	0	0	0	0	0	0	0	0	1	Х	Х	Х

Bit 3	
TOE03	Timer output enable/disable of channel 3
0	Timer output is disabled. Timer operation is not applied to the TO03 bit and the output is fixed. Writing to the TO03 bit is enabled and the level set in the TO03 bit is output from the TO03 pin.
1	Timer output is enabled. Timer operation is applied to the TO03 bit and an output waveform is generated. Writing to the TO03 bit is ignored.

x: Bits not used in this setting item



Migration Guide from R8C to RL78: Timer RE to Real-Time Clock and Timer Array Unit

Setting the PWM output pin

• Port register (P3)

Sets the output latch.

Symbol: P3

7	6	5	4	3	2	1	0
0	0	0	0	0	0	P31	P30
0	0	0	0	0	0	0	Х

Bit 1

P31	Output data control
0	Output 0
1	Output 1

• Port mode register (PM3) Selects the P31 I/O mode.

Symbol: PM3

7 6		5	4	3	2	1	0
1	1	1	1	1	1	PM31	PM30
1	1	1	1	1	1	0	Х

Bit 1

PM31	P31 pin I/O mode selection								
0	utput mode (the pin functions as an output port (output buffer on))								
1	Input mode (the pin functions as an input port (output buffer off))								

x: Bits not used in this setting item



5.4.5.7 Main Processing

Figure 5.10 shows the flowchart for main processing.




Figure 5.10 Main Processing



5.4.5.8 Timer Array Unit Operation Start

Figure 5.11 shows the flowchart for starting timer array unit operation.




Figure 5.11 Timer Array Unit Operation Start



Migration Guide from R8C to RL78: Timer RE to Real-Time Clock and Timer Array Unit

- Configuring the timer interrupt
- Interrupt request flag register (IF1L) Clears the interrupt request flag.
- Interrupt mask flag register (MK1L) Enables interrupt processing.

Symbol: IF1L

7	6	5	4	3	2	1	0
TMIF03	TMIF02	TMIF01	TMIF00	IICAIF0	SREIF1 TMIF03H	SRIF1 CSIIF11 IICIF11	STIF1 CSIIF10 IICIF10
0	Х	Х	Х	Х	Х	Х	Х

Bit 7

TMIF00	Interrupt request flag							
0	o interrupt request signal is generated							
1	Interrupt request is generated, interrupt request status							

Symbol: MK1L

7	6	5	4	3	2	1	0
ТММК03	ТММК02	TMMK01	ТММК00	ІІСАМКО	SREMK1 TMMK03H	SRMK1 CSIMK11 IICMK11	STMK1 CSIMK10 IICMK10
0	Х	Х	Х	Х	Х	Х	Х

Bit 7

TMMK00	Interrupt servicing control
0	Interrupt servicing enabled
1	Interrupt servicing disabled

x: Bits not used in this setting item



Enabling the timer output

• Timer output enable register 0 (TOE0) Enables the timer output for each channel.

Symbol: TOE0

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	TOE03	TOE02	TOE01	TOE00
0	0	0	0	0	0	0	0	0	0	0	0	1	Х	Х	Х

Bit 3	
TOE03	Timer output enable/disable of channel 3
	Timer output is disabled.
0	Timer operation is not applied to the TO03 bit and the output is fixed.
	Writing to the TO03 bit is enabled and the level set in the TO03 bit is output from the TO03 pin.
	Timer output is enabled.
1	Timer operation is applied to the TO03 bit and an output waveform is generated.
	Writing to the TO03 bit is ignored.

Configuring the timer startup

• Timer channel start register 0 (TS0)

Enables count operation of channel 0 and channel 3.

Symbol: TS0

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	TSH03	0	TSH01	0	0	0	0	0	TS03	TS02	TS01	TS00
0	0	0	0	Х	0	Х	0	0	0	0	0	1	Х	Х	Х

Bit 3

TS03	Operation enable (start) trigger of channel 3
0	No trigger operation
1	The TE03 bit is set to 1 and the count operation becomes enabled. The TCR03 register count operation start in the count operation enabled state varies depending on each operation mode.

x: Bits not used in this setting item



5.4.5.9 INTTM03 Interrupt Processing

Figure 5.12 shows the flowchart for INTTM03 interrupt processing.




Figure 5.12 INTTM03 Interrupt Processing



6. Sample Code

Sample code can be downloaded from the Renesas Electronics website.

7. Reference Application Note

RL78/G14, R8C/36M Group Migration Guide from R8C to RL78: Timer RE to Real-time Clock (R01AN1502) The latest versions can be downloaded from the Renesas Electronics website.

8. Reference Documents

User's Manual: Hardware RL78/G14 User's Manual: Hardware (R01UH0186) R8C/36M Group User's Manual: Hardware (R01UH0259) The latest versions can be downloaded from the Renesas Electronics website.

Technical Update/Technical News

The latest information can be downloaded from the Renesas Electronics website.

Website and Support

Renesas Electronics Website <u>http://www.renesas.com/</u>

Inquiries http://www.renesas.com/contact/

All trademarks and registered trademarks are the property of their respective owners.



Revision History

Rev. Date Page Summary	
The full full building	
1.00 Mar. 30, 2018 - First edition issued	

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Handling of Unused Pins

Handle unused pins in accordance with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- Processing at Power-on

2.

The state of the product is undefined at the moment when power is supplied.

— The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do not access these
 addresses; the correct operation of LSI is not guaranteed if they are accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to a product with a different part number, confirm that the change will not lead to problems.

— The characteristics of Microprocessing unit or Microcontroller unit products in the same group but having a different part number may differ in terms of the internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc. Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersear repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and informatical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws
 or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or
 transactions.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Refer to "http://www.renesas.com/" for the latest and detailed information

(Rev.4.0-1 November 2017)



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Renesas Electronics America Inc. 1001 Murphy Ranch Road, Milpitas, CA 95035, U.S.A. Tel: +1-408-432-8888, Fax: +1-408-434-5351 Renesas Electronics Canada Limited 9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 Tel: +1-905-237-2004 Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-651-700, Fax: +44-1628-651-804 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-6503-0, Fax: +49-211-6503-1327 Renesas Electronics (China) Co., Ltd. Room 1709 Quantum Plaza, No.27 ZhichunLu, Haidian District, Beijing, 100191 P. R. China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679 Renesas Electronics (Shanghai) Co., Ltd. Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, 200333 P. R. China Tel: +86-21-2226-0888, Fax: +86-21-2226-0999 Renesas Electronics Hong Kong Limited Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-2265-6688, Fax: +852 2886-9022 Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670 Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949 Tel: +65-6213-0200, Fax: +65-6213-0300 Renesas Electronics Malaysia Sdn.Bhd. Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510 Renesas Electronics India Pvt. Ltd. No.777C, 100 Feet Road, HAL 2nd Stage, Indiranagar, Bangalore 560 038, India Tel: +91-80-67208700, Fax: +91-80-67208777 Renesas Electronics Korea Co., Ltd. 17F, KAMCO Yangjae Tower, 262, Gangnam-daero, Gangnam-gu, Seoul, 06265 Korea Tel: +82-2-558-3737, Fax: +82-2-558-5338