ISL6329

Dual PWM Controller Powering AMD SVI Split-Plane Processors

Product Status: Mass Production

OVERVIEW

The ISL6329 dual PWM controller delivers high efficiency and tight regulation from two synchronous buck DC/DC converters. The ISL6329 supports power control of AMD processors, which operate from a serial VID interface (SVI). The dual output ISL6329 features a multiphase controller to support the Core voltage (VDD) and a single phase controller to power the Northbridge (VDDNB).

A precision core voltage regulation system is provided by a one-to-six-phase PWM voltage regulator (VR) controller. The integration of two power MOSFET drivers adds flexibility in layout and reduces the number of external components in the multi-phase section. A single phase PWM controller with integrated driver provides a second precision voltage regulation system for the Northbridge portion of the processor. This monolithic, dual controller with integrated driver solution provides a cost and space saving power management solution.

For applications that benefit from load line programming to reduce bulk output capacitors, the ISL6329 features temperature compensated output voltage droop. The multiphase portion also includes advanced control loop features for optimal transient response to load application and removal. One of these features is highly accurate, fully differential, continuous DCR current sensing for load line programming and channel current balance. Dual edge modulation is another unique feature, allowing for quicker initial response to high di/dt load transients.

The ISL6329 supports Power Savings Mode by dropping the number of phases to one or two when the PSI_L bit is set. For even greater power efficiency, diode emulation and gate voltage optimization are implemented in PSI mode.

KEY FEATURES

  • Processor Core Voltage Via Integrated Multiphase Power Conversion
  • Configuration Flexibility
  • 1 or 2-Phase Operation with Internal Drivers
  • 3, 4, 5 or 6-Phase Operation with External PWM Drivers
  • PSI_L Support
  • Phase Shedding for Improved Efficiency at Light Load
  • Diode Emulation in PSI mode
  • Gate Voltage Optimization
  • I2C Interface with 8 Selectable Addresses
  • Precision Core Voltage Regulation
  • Differential Remote Voltage Sensing
  • ±0.6% System Accuracy Over-Temperature
  • Optimal Processor Core Voltage Transient Response
  • Adaptive Phase Alignment (APA)
  • Active Pulse Positioning Modulation
  • Fully Differential, Continuous DCR Current Sensing
  • Accurate Load Line Programming
  • Precision Channel Current Balancing
  • Temperature Compensated
  • Serial VID Interface Handles up to 3.4MHz Clock Rates
  • Two Level Overcurrent Protection Allows for High Current Throttling (IDD_SPIKE)
  • Multi-tiered Overvoltage Protection
  • Selectable Switching Frequency up to 1MHz
  • Simultaneous Digital Soft-Start of Both Outputs
  • Pb-Free (RoHS Compliant)

BLOCK DIAGRAM

 Block Diagram

PARAMETRICS

Parameters
ISL6329
Basic Information
Production Status
Mass Production
Max # of Outputs
2
Max # of Phases
6
Input Voltage Min (V)
5
Input Voltage Max (V)
12
Output Voltage Min (V)
0.0125
Output Voltage Max (V)
1.55
Output Current Max (A)
200
Bias Voltage Range (V)
4.75 to 5.25
VID
Yes
Parametric Applications
AMD SVI Split-Plane Processors
Qualification Level
Standard
Droop
Yes
Integrated MOSFET Driver (s)
Yes
Can Sample
YES
Temperature Range
0 to +70

Confirm below disclaimers

Input Renesas account name and password