

RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan
Renesas Electronics Corporation

Product Category	System LSI	Document No.	TN-RIN-A023A/E	Rev.	1.00
Title	Notification of R-IN32M4-CL2 User's Manual (Rev.1.01 to Rev.1.02) Revised contents: Corrections and new functions		Information Category	Technical Notification	
Applicable Product	See following	Lot No.	Reference Document	R-IN32M4-CL2 Series User's Manual: R9J03G019GBG Rev.1.02 (R18UZ0033EJ0102)	
		All lots			

R-IN32M4-CL2 User's Manual Rev. 1.02 (R18UZ0033EJ0102) has been released on Renesas website. This technical update follows revision 1.01 and includes the entirety of revised items. For details, refer to "2. Documentation Updates" given below.

1 Applicable Product

Product Type	Model Marking	Product Code
R-IN32M4-CL2	R9J03G019	R9J03G019GBG

2 Documentation Updates

No	Applicable Item (Rev. 2.01 Section)	Applicable Page (Rev. 2.01)	Contents
1	2.1.2 Ethernet Pins	13	Error correction
2	2.1.11 CC-Link Pins (Intelligent Device Station)	25	Complement
3	2.1.13 System Pins	27	Expression alignment
4	2.5.2 Ethernet Pins	46	Error correction
5	4.2 List of Interrupts (Table 4.1)	57	Expression alignment
6	4.2 List of Interrupts (Table 4.1)	59	New function
7	5. Peripheral Modules	60	Expression alignment
8	6.1.1 CC-Link IE Field (Intelligent Device Station) Bus Size Control Register (CIEBSC)	62	Error correction
9	6.1.3 CC-Link IE Field (Intelligent Device Station) Clock Gate Register (CIECLKGTD)	63	Complement
10	7.3.5 Port Function Control Expansion Registers (PFCE, RPFCE, EXTPFCE)	88	Complement
11	8.4 DC Characteristics (Table 8.7)	119	Error correction

No.1 2.1.2 Ethernet Pins
Nonexistent Pins (for thermal sensor and regulator) deleted

V1.01						V1.02							
Page	Description					Page	Description						
13, 14	[2.1.2 Ethernet Pins]					13	[2.1.2 Ethernet Pins]						
	Function Name	Pin Name	I/O	Description	Active	Level during Reset		Function Name	Pin Name	I/O	Description	Active	Level during Reset
	REF_FILTER	—	I/O	Copper media reference filter pin.	—	—		REF_FILTER	—	I/O	Copper media reference filter pin.	—	—
	REF_REXT	—	I/O	Copper media reference external pin.	—	—		REF_REXT	—	I/O	Copper media reference external pin.	—	—
	THERMDA	—	I/O	Thermal diode anode.	—	—		VDD1	—	—	1.0 V internal power supply	—	—
	THERMDC_VSS	—	I/O	Thermal diode cathode connected to device ground. Temperature sensor must be chosen accordingly.	—	—		VDD1A	—	—	1.0 V analog power requiring additional PCB power supply filtering	—	—
	VDD1	—	—	1.0 V internal power supply	—	—		VDD25A	—	—	2.5 V general analog power supply	—	—
	VDD1A	—	—	1.0 V analog power requiring additional PCB power supply filtering	—	—		VDD33_GPHY	—	—	3.3 V general I/O power supply	—	—
	VDD25A	—	—	2.5 V general analog power supply	—	—		PHY0_LED0	—	Output	GbE-PHY LED0_PHY0 output signal	Low	High
	VDD33_GPHY	—	—	3.3 V general I/O power supply	—	—		PHY1_LED0	—	Output	GbE-PHY LED0_PHY1 output signal	Low	High
								ETHSWSYNCOUT	P24	Output	Ether switch event output	High	Hi-Z (High)
	Function Name	Pin Name	I/O	Description	Active	Level during Reset							
	PHY0_LED0	—	Output	GbE-PHY LED0_PHY0 output signal	Low	High							
	PHY1_LED0	—	Output	GbE-PHY LED0_PHY1 output signal	Low	High							
	ETHSWSYNCOUT	P24	Output	Ether switch event output	High	Hi-Z (High)							
	VDDREG_33_10	—	—	3.3 V power for 1.0V regulator ^{Note}	—	—							
	VDDREG_33_25	—	—	3.3 V power for 2.5V regulator ^{Note}	—	—							
	REG_EN_10	—	Input	1.0 V Regulator enable ^{Note}	—	—							
	REG_EN_25	—	Input	2.5 V Regulator enable ^{Note}	—	—							
	ERRIN_10	—	—	Off-chip compensation for regulator ^{Note}	—	—							
	ERROUT_10	—	—	Off-chip compensation for regulator ^{Note}	—	—							
	ERRNEG_10	—	—	Off-chip compensation for regulator ^{Note}	—	—							
	ERRIN_25	—	—	Off-chip compensation for regulator ^{Note}	—	—							
	ERROUT_25	—	—	Off-chip compensation for regulator ^{Note}	—	—							
	ERRNEG_25	—	—	Off-chip compensation for regulator ^{Note}	—	—							
	REG_OUT_10	—	—	1.0 V Regulator output ^{Note}	—	—							
	REG_OUT_25	—	—	2.5 V Regulator output ^{Note}	—	—							
	<p>Note. This product does not support an internal regulator. These pins should be handled appropriately when they are not in use.</p> <p>For details, see section 2.5.2 Ethernet Pins.</p>												

No.2 2.1.11 CC-Link Pins (Intelligent Device Station)

Feature of the CCM_MDIN0-3 signals modified

V1.01						V1.02							
Page	Description					Page	Description						
26	[2.1.11 CC-Link Pins (Intelligent Device Station)]					25	[2.1.11 CC-Link Pins (Intelligent Device Station)]						
	Function Name	Pin Name	I/O	Description	Active	Level during Reset		Function Name	Pin Name	I/O	Description	Active	Level during Reset
	CCM_LINKERRZ	P20	Output	Link error LED control output	Low	Hi-Z (High)		CCM_LINKERRZ	P20	Output	Link error LED control output	Low	Hi-Z (High)
	CCM_ERRZ	P21	Output	Error LED control output				CCM_ERRZ	P21	Output	Error LED control output		
	CCM_RUNZ	P26	Output	Run LED control output				CCM_RUNZ	P26	Output	Run LED control output		
	CCM_MDIN0- CCM_MDIN3	P62-P65	Input	Mode setting switch input	—			CCM_MDIN0- CCM_MDIN3	P62-P65	Input	Transfer rate and mode setting switch input	—	
	CCM_SNIN0- CCM_SNIN7	P70-P77	Input	Station no. setting switch input				CCM_SNIN0- CCM_SNIN7	P70-P77	Input	Station no. setting switch input		

No.3 2.1.16 System Pins

Function of PONRZ modified

V1.01					V1.02						
Page	Description				Page	Description					
28	[2.1.13 System Pins]				27	[2.1.13 System Pins]					
	Pin Name	I/O	Function	Active	Level during & after Reset		Pin Name	I/O	Function	Active	Level during & after Reset
	PONRZ	I	Internal RAM power on reset input	Low	-		PONRZ	I	Power on reset input	Low	-

No.4 2.5.2 Ethernet Pins

Nonexistent pins (for thermal sensor) deleted

V1.01				V1.02					
Page	Description			Page	Description				
47	[2.5.2 Ethernet Pins]			46	[2.5.2 Ethernet Pins]				
	Pin Name	I/O	Interface	Recommended Connection when Not in Use		Pin Name	I/O	Interface	Recommended Connection when Not in Use
	REF_FILT	I/O	Copper media reference filter pin.	Connect the pin to GND via an external 1uF capacitor. Handle the pin in this way at all times.		REF_FILT	I/O	Copper media reference filter pin.	Connect the pin to GND via an external 1uF capacitor. Handle the pin in this way at all times.
	REF_REXT	I/O	Copper media reference external pin.	Connect the pin to GND via an external 2.0k Ohm (1%) resistor. Handle the pin in this way at all times.		REF_REXT	I/O	Copper media reference external pin.	Connect the pin to GND via an external 2.0 kΩ (1%) resistor. Handle the pin in this way at all times.
	THERMDA	I/O	Thermal diode anode.	Open					
	THERMDC_VSS	I/O	Thermal diode cathode connected to device ground. Temperature sensor must be chosen accordingly.	Open					
	VDD1	—	1.0-V internal power supply	Connect to VDD (1.0V)		VDD1	—	1.0 V internal power supply	Connect to VDD (1.0V)
	VDD1A	—	1.0-V analog power requiring additional PCB power supply filtering	Connect to VDD (1.0V)		VDD1A	—	1.0 V analog power requiring additional PCB power supply filtering	Connect to VDD (1.0V)
	VDD25A	—	2.5-V general analog power supply	Connect to VDD (2.5V)		VDD25A	—	2.5 V general analog power supply	Connect to VDD (2.5V)
	VDD33_GPHY	—	3.3-V general I/O power supply	Connect to VDD (3.3V)		VDD33_GPHY	—	3.3 V general I/O power supply	Connection to VDD (3.3V)
	PHY0_LED0	Output	GbE-PHY LED0_PHY0 output signal Output buffer (3.3V) 3m A	Open		PHY0_LED0	Output	GbE-PHY LED0_PHY0 output signal Output buffer (3.3V) 3m A	Open
	PHY1_LED0	Output	GbE-PHY LED0_PHY1 output signal Output buffer (3.3V) 3m A	Open		PHY1_LED0	Output	GbE-PHY LED0_PHY1 output signal Output buffer (3.3V) 3m A	Open

No.5 4.2 List of Interrupts

Exception No.54 INTETHSW: Interrupt source name changed

V1.01							V1.02										
Page	Description						Page	Description									
58	[4.2 List of Interrupts] [Table 4.1 List of Interrupts]						57	[4.2 List of Interrupts] [Table 4.1 List of Interrupts]									
	Exception No.	Name	Interrupt Source	Connected to				Exception No.	Name	Interrupt Source	Connected to						
				NVIC	HW-RTOS	DMAC	Real Time Port	Timer TAUJ2 /TAUD				NVIC	HW-RTOS	DMAC	Real Time Port	Timer TAUJ2 /TAUD	
	54	INTETHSW	Ether SWITCH interrupt	○	○	○	○	○		54	INTETHSW	Ether SWITCH Timer interrupt <R>	○	○	○	○	○

No.6 4.2 List of Interrupts

Table 4.1, ECC error interrupts added

V1.01		V1.02																																																																																																																																																																																																																											
Page	Description	Page	Description																																																																																																																																																																																																																										
60	<p>[4.2 List of Interrupts] [Table 4.1 List of Interrupts (4/4)]</p> <table border="1"> <thead> <tr> <th rowspan="2">Exception No.</th> <th rowspan="2">Name</th> <th rowspan="2">Interrupt Source</th> <th colspan="5">Connected to</th> </tr> <tr> <th>NVIC</th> <th>HW-RTOS</th> <th>DMAC</th> <th>Real Time Port</th> <th>Timer TAUJ2 /TAUD</th> </tr> </thead> <tbody> <tr> <td>111</td> <td>INTLED0PHY0</td> <td>Gigabit Ethernet PHY LED0_PHY0 input interrupt</td> <td>○</td> <td>○</td> <td>○</td> <td>○</td> <td>○</td> </tr> <tr> <td>112</td> <td>INTLED0PHY1</td> <td>Gigabit Ethernet PHY LED0_PHY1 input interrupt</td> <td>○</td> <td>○</td> <td>○</td> <td>○</td> <td>○</td> </tr> <tr> <td>113</td> <td>—</td> <td>Reserved</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> </tr> <tr> <td>114</td> <td>—</td> <td>Reserved</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> </tr> <tr> <td>115</td> <td>—</td> <td>Reserved</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> </tr> <tr> <td>116</td> <td>—</td> <td>Reserved</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> </tr> <tr> <td>117</td> <td>—</td> <td>Reserved</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> </tr> <tr> <td>118</td> <td>—</td> <td>Reserved</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> </tr> <tr> <td>119</td> <td>—</td> <td>Reserved</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> </tr> <tr> <td>120</td> <td>—</td> <td>Reserved</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> </tr> <tr> <td>121</td> <td>—</td> <td>Reserved</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> </tr> <tr> <td>122</td> <td>—</td> <td>Reserved</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> </tr> </tbody> </table>	Exception No.	Name	Interrupt Source	Connected to					NVIC	HW-RTOS	DMAC	Real Time Port	Timer TAUJ2 /TAUD	111	INTLED0PHY0	Gigabit Ethernet PHY LED0_PHY0 input interrupt	○	○	○	○	○	112	INTLED0PHY1	Gigabit Ethernet PHY LED0_PHY1 input interrupt	○	○	○	○	○	113	—	Reserved	—	—	—	—	—	114	—	Reserved	—	—	—	—	—	115	—	Reserved	—	—	—	—	—	116	—	Reserved	—	—	—	—	—	117	—	Reserved	—	—	—	—	—	118	—	Reserved	—	—	—	—	—	119	—	Reserved	—	—	—	—	—	120	—	Reserved	—	—	—	—	—	121	—	Reserved	—	—	—	—	—	122	—	Reserved	—	—	—	—	—	59	<p>[4.2 List of Interrupts] [Table 4.1 List of Interrupts (4/4)]</p> <table border="1"> <thead> <tr> <th rowspan="2">Exception No.</th> <th rowspan="2">Name</th> <th rowspan="2">Interrupt Source</th> <th colspan="5">Connected to</th> </tr> <tr> <th>NVIC</th> <th>HW-RTOS</th> <th>DMAC</th> <th>Real Time Port</th> <th>Timer TAUJ2 /TAUD</th> </tr> </thead> <tbody> <tr> <td>111</td> <td>INTLED0PHY0</td> <td>Gigabit Ethernet PHY LED0_PHY0 input interrupt</td> <td>✓</td> <td>✓</td> <td>✓</td> <td>✓</td> <td>✓</td> </tr> <tr> <td>112</td> <td>INTLED0PHY1</td> <td>Gigabit Ethernet PHY LED0_PHY1 input interrupt</td> <td>✓</td> <td>✓</td> <td>✓</td> <td>✓</td> <td>✓</td> </tr> <tr> <td>113</td> <td>—</td> <td>Reserved</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> </tr> <tr> <td>114</td> <td>—</td> <td>Reserved</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> </tr> <tr> <td>115</td> <td>IRAMECCSEC</td> <td>Internal instruction RAM 1-bit ECC error correction interrupt</td> <td>✓</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> </tr> <tr> <td>116</td> <td>DRAMECCSEC</td> <td>Data RAM 1-bit ECC error correction interrupt</td> <td>✓</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> </tr> <tr> <td>117</td> <td>BRAMECCSEC</td> <td>Buffer RAM 1-bit ECC error correction interrupt</td> <td>✓</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> </tr> <tr> <td>118</td> <td>IRAMECCDED</td> <td>Internal instruction RAM 2-bit ECC error detection interrupt</td> <td>✓</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> </tr> <tr> <td>119</td> <td>DRAMECCDED</td> <td>Data RAM 2-bit ECC error detection interrupt</td> <td>✓</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> </tr> <tr> <td>120</td> <td>BRAMECCDED</td> <td>Buffer RAM 2-bit ECC error detection interrupt</td> <td>✓</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> </tr> <tr> <td>121</td> <td>—</td> <td>Reserved</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> </tr> <tr> <td>122</td> <td>—</td> <td>Reserved</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> </tr> </tbody> </table>	Exception No.	Name	Interrupt Source	Connected to					NVIC	HW-RTOS	DMAC	Real Time Port	Timer TAUJ2 /TAUD	111	INTLED0PHY0	Gigabit Ethernet PHY LED0_PHY0 input interrupt	✓	✓	✓	✓	✓	112	INTLED0PHY1	Gigabit Ethernet PHY LED0_PHY1 input interrupt	✓	✓	✓	✓	✓	113	—	Reserved	—	—	—	—	—	114	—	Reserved	—	—	—	—	—	115	IRAMECCSEC	Internal instruction RAM 1-bit ECC error correction interrupt	✓	—	—	—	—	116	DRAMECCSEC	Data RAM 1-bit ECC error correction interrupt	✓	—	—	—	—	117	BRAMECCSEC	Buffer RAM 1-bit ECC error correction interrupt	✓	—	—	—	—	118	IRAMECCDED	Internal instruction RAM 2-bit ECC error detection interrupt	✓	—	—	—	—	119	DRAMECCDED	Data RAM 2-bit ECC error detection interrupt	✓	—	—	—	—	120	BRAMECCDED	Buffer RAM 2-bit ECC error detection interrupt	✓	—	—	—	—	121	—	Reserved	—	—	—	—	—	122	—	Reserved	—	—	—	—	—
Exception No.	Name				Interrupt Source	Connected to																																																																																																																																																																																																																							
		NVIC	HW-RTOS	DMAC		Real Time Port	Timer TAUJ2 /TAUD																																																																																																																																																																																																																						
111	INTLED0PHY0	Gigabit Ethernet PHY LED0_PHY0 input interrupt	○	○	○	○	○																																																																																																																																																																																																																						
112	INTLED0PHY1	Gigabit Ethernet PHY LED0_PHY1 input interrupt	○	○	○	○	○																																																																																																																																																																																																																						
113	—	Reserved	—	—	—	—	—																																																																																																																																																																																																																						
114	—	Reserved	—	—	—	—	—																																																																																																																																																																																																																						
115	—	Reserved	—	—	—	—	—																																																																																																																																																																																																																						
116	—	Reserved	—	—	—	—	—																																																																																																																																																																																																																						
117	—	Reserved	—	—	—	—	—																																																																																																																																																																																																																						
118	—	Reserved	—	—	—	—	—																																																																																																																																																																																																																						
119	—	Reserved	—	—	—	—	—																																																																																																																																																																																																																						
120	—	Reserved	—	—	—	—	—																																																																																																																																																																																																																						
121	—	Reserved	—	—	—	—	—																																																																																																																																																																																																																						
122	—	Reserved	—	—	—	—	—																																																																																																																																																																																																																						
Exception No.	Name	Interrupt Source	Connected to																																																																																																																																																																																																																										
			NVIC	HW-RTOS	DMAC	Real Time Port	Timer TAUJ2 /TAUD																																																																																																																																																																																																																						
111	INTLED0PHY0	Gigabit Ethernet PHY LED0_PHY0 input interrupt	✓	✓	✓	✓	✓																																																																																																																																																																																																																						
112	INTLED0PHY1	Gigabit Ethernet PHY LED0_PHY1 input interrupt	✓	✓	✓	✓	✓																																																																																																																																																																																																																						
113	—	Reserved	—	—	—	—	—																																																																																																																																																																																																																						
114	—	Reserved	—	—	—	—	—																																																																																																																																																																																																																						
115	IRAMECCSEC	Internal instruction RAM 1-bit ECC error correction interrupt	✓	—	—	—	—																																																																																																																																																																																																																						
116	DRAMECCSEC	Data RAM 1-bit ECC error correction interrupt	✓	—	—	—	—																																																																																																																																																																																																																						
117	BRAMECCSEC	Buffer RAM 1-bit ECC error correction interrupt	✓	—	—	—	—																																																																																																																																																																																																																						
118	IRAMECCDED	Internal instruction RAM 2-bit ECC error detection interrupt	✓	—	—	—	—																																																																																																																																																																																																																						
119	DRAMECCDED	Data RAM 2-bit ECC error detection interrupt	✓	—	—	—	—																																																																																																																																																																																																																						
120	BRAMECCDED	Buffer RAM 2-bit ECC error detection interrupt	✓	—	—	—	—																																																																																																																																																																																																																						
121	—	Reserved	—	—	—	—	—																																																																																																																																																																																																																						
122	—	Reserved	—	—	—	—	—																																																																																																																																																																																																																						

No.7 5. Peripheral Modules

Notation of peripheral modules unified to that of User's Manual (Peripheral Modules)

V1.01		V1.02	
Page	Description	Page	Description
61	<p>[5. Peripheral Modules]</p> <ul style="list-style-type: none"> ● Clock function ● CPU ● Bus structure ● Boot procedure ● Hardware real-time OS ● Gigabit Ethernet PHY ● Gigabit Ethernet MAC ● Ethernet switch ● Asynchronous SRAM memory controller (ROM/RAM) ● Synchronous burst access memory controller ● External MCU interface ● Serial flash ROM memory controller ● DMA function ● 32-bit timer array unit (TAUJ2) ● 16-bit timer array unit (TAUD) ● Motor control (TAPA/PIC) ● Window watchdog timer A (WDTA) ● Asynchronous serial interface J (UARTJ) ● Clocked serial interface H (CSIH) ● I²C bus (IICB) ● CAN controller (FCN) ● 10-bit A/D converter ● CC-Link interface ● Other interface control ● Debugging 	60	<p>[5. Peripheral Modules]</p> <ul style="list-style-type: none"> ● Clocks and resets ● CPU and internal RAM ● Bus structure ● Boot procedure ● Hardware real-time OS ● Gigabit Ethernet PHY ● Gigabit Ethernet MAC ● Ethernet switch ● Asynchronous SRAM memory controller (ROM/RAM) ● Synchronous burst access memory controller ● External MCU interface ● Serial flash ROM memory controller ● DMA function ● 32-bit timer array unit (TAUJ2) ● 16-bit timer array unit (TAUD) ● Motor control (TAPA/PIC) ● Window watchdog timer A (WDTA) ● Asynchronous serial interface J (UARTJ) ● Clocked serial interface H (CSIH) ● I²C bus (IICB) ● CAN controller (FCN) ● 10-bit A/D converter ● CC-Link interface ● System registers (APB peripheral registers area) ● Debugging

No.8 6.1.1 CC-Link IE Field (Intelligent Device Station) Bus Size Control Register (CIEBSC)
Regitser symbol in the bit map corrected

V1.01		V1.02													
Page	Description	Page	Description												
63	<p>[6.1.1 CC-Link IE Field (Intelligent Device Station) Bus Size Control Register (CIEBSC)]</p> <table border="1"> <thead> <tr> <th>Bit Position</th> <th>Bit Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>15 to 0</td> <td>CIEBSC15-0</td> <td>Set these bits to FFFFH.</td> </tr> </tbody> </table>	Bit Position	Bit Name	Description	15 to 0	CIEBSC15-0	Set these bits to FFFFH.	62	<p>[6.1.1 CC-Link IE Field (Intelligent Device Station) Bus Size Control Register (CIEBSC)]</p> <table border="1"> <thead> <tr> <th>Bit Position</th> <th>Bit Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>15 to 0</td> <td>CIEBSC15-0</td> <td>Set these bits to FFFFH.</td> </tr> </tbody> </table>	Bit Position	Bit Name	Description	15 to 0	CIEBSC15-0	Set these bits to FFFFH.
Bit Position	Bit Name	Description													
15 to 0	CIEBSC15-0	Set these bits to FFFFH.													
Bit Position	Bit Name	Description													
15 to 0	CIEBSC15-0	Set these bits to FFFFH.													

No.9 6.1.3 CC-Link IE Field (Intelligent Device Station) Clock Gate Register (CIECLKGTD)
Reference for the relate registers added

V1.01		V1.02	
Page	Description	Page	Description
64	<p>[6.1.3 CC-Link IE Field (Intelligent Device Station) Clock Gate Register (CIECLKGTD)]</p> <p>The CIECLKGTD register is used to temporarily stop supply of the bus clock signal. This is to prevent the generation of a clock glitch when switching the bus clock signal from the CC-Link IE field network. Writing 1 to the effective bit of this register stops supply of the clock signal and writing 0 to it causes supply to resume.</p> <p>Before making the setting in the SRAMBRSEL register to switch between the settings to enable the SDRAM bus path from the system bus (AHB) and to enable the SRAM bus path from an external MCU, be sure to use this register to stop the bus clock signal.</p> <p>[0: CIECLKGTD] This bit stops supply of the bus clock signal in the CC-Link IE field network. 0: Operating 1: Stopped</p>	63	<p>[6.1.3 CC-Link IE Field (Intelligent Device Station) Clock Gate Register (CIECLKGTD)]</p> <p>The CIECLKGTD register is used to temporarily stop supply of the bus clock signal. This is to prevent the generation of a clock glitch when switching the bus clock signal from the CC-Link IE Field. Writing 1 to the effective bit of this register stops supply of the clock signal and writing 0 to it causes supply to resume.</p> <p>Before making the setting in the SRAM Bridge Select Register (SRAMBRSEL) to switch between the settings to enable the SRAM bus path from the system bus (AHB) and to enable the SRAM bus path from an external MCU, be sure to use this register to stop the bus clock signal. For details, see section 25.13, SRAM Bridge Select Register (SRAMBRSEL), in the R-IN32M4-CL2 User's Manual: Peripheral Modules.</p> <p>[0: CIECLKGTD] This bit stops supply of the bus clock signal in the CC-Link IE Field. 0: Operating 1: Stopped</p>

No.10 7.3.5 Port Function Control Expansion Registers (PFCE, RPFCE, EXTPFCE)

Erroneously omitted register EXTPFC was added to notes 1 and 2.

V1.01		V1.02	
Page	Description	Page	Description
90	[7.3.5 Port Function Control Expansion Registers (PFCE, RPFCE, EXTPFCE)]	88	[7.3.5 Port Function Control Expansion Registers (PFCE, RPFCE, EXTPFCE)]
	<p>Notes To use multiplexed function 1 or 3, the corresponding bit in</p> <ol style="list-style-type: none"> 1. the PFC or RPFC register must be set to 0. 2. To use multiplexed function 2 or 4, the corresponding bit in the PFC or RPFC register must be set to 1. 		<p>Notes To use multiplexed function 1 or 3, the corresponding bit in the</p> <ol style="list-style-type: none"> 1. PFC, RPFCE, or EXTPFC register must be set to 0. 2. To use multiplexed function 2 or 4, the corresponding bit in the PFC, RPFCE, or EXTPFC register must be set to 1.

No.11 8.4 DC Characteristics

Table 8.7, Symbol for the high-level output voltage modified

V1.01		V1.02																																																																																																																																																							
Page	Description	Page	Description																																																																																																																																																						
121	[8.4 DC Characteristics] [Table 8.7 DC Characteristics (VDD = 3.3±0.165V, TA = - 40 to +85°C) (2/2)]	119	[8.4 DC Characteristics] [Table 8.7 DC Characteristics (VDD = 3.3±0.165V, TA = - 40 to +85°C) (2/2)]																																																																																																																																																						
	<table border="1"> <thead> <tr> <th>Parameter</th> <th>Symbol</th> <th>Conditions</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> <th>Unit</th> </tr> </thead> <tbody> <tr> <td rowspan="2">Low-level output current (3.3 V buffer)</td> <td rowspan="2">I_{OL}</td> <td rowspan="2">V_{OL} = 0.4V</td> <td>6 mA type</td> <td>6.0</td> <td>—</td> <td>—</td> <td>mA</td> </tr> <tr> <td>12 mA type</td> <td>12.0</td> <td>—</td> <td>—</td> <td>mA</td> </tr> <tr> <td>Low-level output current (5V-tolerant buffer)</td> <td>I_{OL}</td> <td>V_{OL} = 0.4V</td> <td>4 mA type</td> <td>4.0</td> <td>—</td> <td>—</td> <td>mA</td> </tr> <tr> <td rowspan="2">High-level output current (3.3-V buffer)</td> <td rowspan="2">I_{OH}</td> <td rowspan="2">V_{OH} = 2.4V</td> <td>6 mA type</td> <td>- 6.0</td> <td>—</td> <td>—</td> <td>mA</td> </tr> <tr> <td>12 mA type</td> <td>- 12.0</td> <td>—</td> <td>—</td> <td>mA</td> </tr> <tr> <td>High-level output current (5V-tolerant buffer)</td> <td>I_{OH}</td> <td>V_{OH} = 2.4V</td> <td>4 mA type</td> <td>- 4.0</td> <td>—</td> <td>—</td> <td>mA</td> </tr> <tr> <td rowspan="2">Low-level output current</td> <td rowspan="2">V_{OL}</td> <td rowspan="2">I_{OL} = 0mA</td> <td>3.3V buffer</td> <td>—</td> <td>—</td> <td>0.1</td> <td>V</td> </tr> <tr> <td>5V-Tolerant buffer</td> <td>—</td> <td>—</td> <td>0.1</td> <td>V</td> </tr> <tr> <td rowspan="2">High-level output current</td> <td rowspan="2">V_{OH}</td> <td rowspan="2">I_{OH} = 0mA</td> <td>3.3V buffer</td> <td>V_{DD} - 0.1</td> <td>—</td> <td>—</td> <td>V</td> </tr> <tr> <td>5V-Tolerant buffer</td> <td>V_{DD} - 0.1</td> <td>—</td> <td>—</td> <td>V</td> </tr> </tbody> </table>	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	Low-level output current (3.3 V buffer)	I _{OL}	V _{OL} = 0.4V	6 mA type	6.0	—	—	mA	12 mA type	12.0	—	—	mA	Low-level output current (5V-tolerant buffer)	I _{OL}	V _{OL} = 0.4V	4 mA type	4.0	—	—	mA	High-level output current (3.3-V buffer)	I _{OH}	V _{OH} = 2.4V	6 mA type	- 6.0	—	—	mA	12 mA type	- 12.0	—	—	mA	High-level output current (5V-tolerant buffer)	I _{OH}	V _{OH} = 2.4V	4 mA type	- 4.0	—	—	mA	Low-level output current	V _{OL}	I _{OL} = 0mA	3.3V buffer	—	—	0.1	V	5V-Tolerant buffer	—	—	0.1	V	High-level output current	V _{OH}	I _{OH} = 0mA	3.3V buffer	V _{DD} - 0.1	—	—	V	5V-Tolerant buffer	V _{DD} - 0.1	—	—	V		<table border="1"> <thead> <tr> <th>Parameter</th> <th>Symbol</th> <th>Conditions</th> <th>MIN.</th> <th>TYP.</th> <th>MAX.</th> <th>Unit</th> </tr> </thead> <tbody> <tr> <td rowspan="2">Low-level output current (3.3 V buffer)</td> <td rowspan="2">I_{OL}</td> <td rowspan="2">V_{OL} = 0.4V</td> <td>6 mA type</td> <td>6.0</td> <td>—</td> <td>—</td> <td>mA</td> </tr> <tr> <td>12 mA type</td> <td>12.0</td> <td>—</td> <td>—</td> <td>mA</td> </tr> <tr> <td>Low-level output current (5V-tolerant buffer)</td> <td>I_{OL}</td> <td>V_{OL} = 0.4V</td> <td>4 mA type</td> <td>4.0</td> <td>—</td> <td>—</td> <td>mA</td> </tr> <tr> <td rowspan="2">High-level output current (3.3-V buffer)</td> <td rowspan="2">I_{OH}</td> <td rowspan="2">V_{OH} = 2.4V</td> <td>6 mA type</td> <td>- 6.0</td> <td>—</td> <td>—</td> <td>mA</td> </tr> <tr> <td>12 mA type</td> <td>- 12.0</td> <td>—</td> <td>—</td> <td>mA</td> </tr> <tr> <td>High-level output current (5V-tolerant buffer)</td> <td>I_{OH}</td> <td>V_{OH} = 2.4V</td> <td>4 mA type</td> <td>- 4.0</td> <td>—</td> <td>—</td> <td>mA</td> </tr> <tr> <td rowspan="2">Low-level output current</td> <td rowspan="2">V_{OL}</td> <td rowspan="2">I_{OL} = 0mA</td> <td>3.3V buffer</td> <td>—</td> <td>—</td> <td>0.1</td> <td>V</td> </tr> <tr> <td>5V-tolerant buffer</td> <td>—</td> <td>—</td> <td>0.1</td> <td>V</td> </tr> <tr> <td rowspan="2">High-level output current</td> <td rowspan="2">V_{OH}</td> <td rowspan="2">I_{OH} = 0mA</td> <td>3.3V buffer</td> <td>V_{DD} - 0.1</td> <td>—</td> <td>—</td> <td>V</td> </tr> <tr> <td>5V-tolerant buffer</td> <td>V_{DD} - 0.1</td> <td>—</td> <td>—</td> <td>V</td> </tr> </tbody> </table>	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	Low-level output current (3.3 V buffer)	I _{OL}	V _{OL} = 0.4V	6 mA type	6.0	—	—	mA	12 mA type	12.0	—	—	mA	Low-level output current (5V-tolerant buffer)	I _{OL}	V _{OL} = 0.4V	4 mA type	4.0	—	—	mA	High-level output current (3.3-V buffer)	I _{OH}	V _{OH} = 2.4V	6 mA type	- 6.0	—	—	mA	12 mA type	- 12.0	—	—	mA	High-level output current (5V-tolerant buffer)	I _{OH}	V _{OH} = 2.4V	4 mA type	- 4.0	—	—	mA	Low-level output current	V _{OL}	I _{OL} = 0mA	3.3V buffer	—	—	0.1	V	5V-tolerant buffer	—	—	0.1	V	High-level output current	V _{OH}	I _{OH} = 0mA	3.3V buffer	V _{DD} - 0.1	—	—	V	5V-tolerant buffer	V _{DD} - 0.1	—	—	V
Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit																																																																																																																																																			
Low-level output current (3.3 V buffer)	I _{OL}	V _{OL} = 0.4V	6 mA type	6.0	—	—	mA																																																																																																																																																		
			12 mA type	12.0	—	—	mA																																																																																																																																																		
Low-level output current (5V-tolerant buffer)	I _{OL}	V _{OL} = 0.4V	4 mA type	4.0	—	—	mA																																																																																																																																																		
High-level output current (3.3-V buffer)	I _{OH}	V _{OH} = 2.4V	6 mA type	- 6.0	—	—	mA																																																																																																																																																		
			12 mA type	- 12.0	—	—	mA																																																																																																																																																		
High-level output current (5V-tolerant buffer)	I _{OH}	V _{OH} = 2.4V	4 mA type	- 4.0	—	—	mA																																																																																																																																																		
Low-level output current	V _{OL}	I _{OL} = 0mA	3.3V buffer	—	—	0.1	V																																																																																																																																																		
			5V-Tolerant buffer	—	—	0.1	V																																																																																																																																																		
High-level output current	V _{OH}	I _{OH} = 0mA	3.3V buffer	V _{DD} - 0.1	—	—	V																																																																																																																																																		
			5V-Tolerant buffer	V _{DD} - 0.1	—	—	V																																																																																																																																																		
Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit																																																																																																																																																			
Low-level output current (3.3 V buffer)	I _{OL}	V _{OL} = 0.4V	6 mA type	6.0	—	—	mA																																																																																																																																																		
			12 mA type	12.0	—	—	mA																																																																																																																																																		
Low-level output current (5V-tolerant buffer)	I _{OL}	V _{OL} = 0.4V	4 mA type	4.0	—	—	mA																																																																																																																																																		
High-level output current (3.3-V buffer)	I _{OH}	V _{OH} = 2.4V	6 mA type	- 6.0	—	—	mA																																																																																																																																																		
			12 mA type	- 12.0	—	—	mA																																																																																																																																																		
High-level output current (5V-tolerant buffer)	I _{OH}	V _{OH} = 2.4V	4 mA type	- 4.0	—	—	mA																																																																																																																																																		
Low-level output current	V _{OL}	I _{OL} = 0mA	3.3V buffer	—	—	0.1	V																																																																																																																																																		
			5V-tolerant buffer	—	—	0.1	V																																																																																																																																																		
High-level output current	V _{OH}	I _{OH} = 0mA	3.3V buffer	V _{DD} - 0.1	—	—	V																																																																																																																																																		
			5V-tolerant buffer	V _{DD} - 0.1	—	—	V																																																																																																																																																		