RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan Renesas Electronics Corporation

Product Category	System LSI	Document No.	TN-RIN-A021	A/E	Rev.	1.00
Title	Notification of R-IN32M3 Series User's Ma design edition (Rev. 2.04 to Rev. 3.00) Revised contents: Corrections and new fu	Information Category Technical Notification				
Applicabl e Product		Lot No.		R-IN32M3 Series User's Manual:		
	See following	All lots	Reference Document	R-IN32M3-EC R-IN32M3-CL Rev.3.00 (R18UZ0021EJ0300)		

R-IN32M3 Series User's Manual: Board design edition (for R-IN32M3-EC and R-IN32M3-CL) Rev. 3.00 (R18UZ0021EJ0300) has been released on Renesas website. For details, see "2. Documentation Updates" below.

1 Applicable Product

Product Type	Model Marking	Product Code		
	MC 10397E1	MC-10287F1-HN4-A		
	INIC-10207F1	MC-10287F1-HN4-M1-A		
R-IIN32IVI3-EC	MC 10397BE1	MC-10287BF1-HN4-A		
	INIC-10207 BF1	MC-10287BF1-HN4-M1-A		
	D60510E1	UPD60510F1-HN4-A		
	Doostori	UPD60510F1-HN4-M1-A		
R-IIN32IVI3-CL	D60510BE1	UPD60510BF1-HN4-A		
		UPD60510BF1-HN4-M1-A		

2 Documentation Updates

	1		(1/2)
No	Applicable Item (Rev. 3.00 Section)	Applicable Page (Rev. 3.00)	Contents
1	1.1 Definition of Pin Handling and Symbols in This Manual	1	Complement
2	3.3 Oscillation Circuit Configuration Example	8	Expression alignment
3	3.3 Oscillation Circuit Configuration Example	8	Complement
4	4.1 Recommended Configuration of Filter	9	Expression alignment
5	5.1 Built-in Regulator Used	11	Complement
6	5.1 Built-in Regulator Used	12	Complement
7	5.2 Built-in Regulator Unused	13	Complement
8	6. GPIO Port Pins	14	Errors corrected
9	Ethernet PHY Pins (R-IN32M3-EC Only)	15	Complement
10	7.1 Ethernet PHY Power Supply Pins	15	Errors corrected
11	7.2 100Base-TX Pins	16	Complement
12	7.2 100Base-TX Pins	17	Errors corrected
13	7.2 100Base-TX Pins	17	Complement
14	7.3 100Base-FX Pins (Optical Fiber)	20	Errors corrected
15	8. GMII Pins (R-IN32M3-CL Only)	21	Expression alignment
16	8.2 Circuit Design around GMII	22	Errors corrected
17	9. CC-Link Pins	24	Errors corrected
18	11. External MCU/Memory Interface Pins	26	Complement
19	11.1.1 Asynchronous SRAM Interface Mode	28	Expression alignment
20	11.1.2 Synchronous SRAM Interface Mode	30	Expression alignment
21	11.1.3 Synchronous SRAM-Type Transfer Mode	32	Expression alignment
22	11.2 External Memory Interface	34	Expression alignment
23	11.2.1.1 Connection Example with SRAM	35	Expression alignment
24	11.2.2.1 Connection Example with SRAM	38	Expression alignment
25	11.2.2.2 Connection Example with Paged ROM	39	Expression alignment
26	12. Serial Flash ROM Connection Pins	37	Complement
27	13. Asynchronous Serial Interface J Connection Pins	38	Complement
28	14. I ² C Connection Pins	39	Complement
29	15. EtherCAT EEPROM I ² C Connection Pins (R-IN32M3-EC Only)	40	Complement
30	16. CAN Pins	41	Complement
31	17. JTAG/Trace Pins	42	Complement



RENESAS TECHNICAL UPDATE TN-RIN-A021A/E

			(2/2)
No	Applicable Item (Rev. 9.01 Section)	Applicable Page (Rev. 9.01)	Contents
32	17. JTAG/Trace Pins	43	Complement
33	17. JTAG/Trace Pins	44	Complement
34	22. IBIS Information	51	Errors corrected
35	23.1 R-IN32M3-EC	52	Errors corrected
36	23.2 R-IN32M3-CL	52	Errors corrected
37	24. Guide to Thermal Design	53 to 61	Complement



No.1 1.1 Definition of Pin Handling and Symbols in This Manual

"1.1 Definition of Pin Handling and Symbols in This Manual" was newly added.

V2.04			V3.00			
Page	Description Contents	Page	Revised Contents			
1	(Not described)	1	[1.1 Definition of Pin Handling and Symbols in This Manual]			

No.2 3.3 Oscillation Circuit Configuration Example



No.3 3.3 Oscillation Circuit Configuration Example

Caution on a resonator was modified.

	V2.04	V3.00			
Page	Description Contents	Page	Revised Contents		
7	[3.3 Oscillation circuit configuration example] [Figure 3.2 Configuration example of the oscillation circuit] Caution R-IN32M3's input is fixed 25MHz. Load of resonator should be 8pF or lower. But it depends on the resonator and the design situation. Please consult the design information given by the resonator manufacturer	7	[3.3 Oscillation Circuit Configuration Example] [Figure 3.2 Configuration Example of the Oscillation Circuit] Caution. The input of the R-IN32M3 is fixed to 25 MHz. When a resonator is to be used, contact the resonator manufacturer and ask for a corresponding part number and external constants. Renesas recommends the following oscillator and resonator manufacturers. • Nihon Dempa Kogyo Co., Ltd. (NDK) URL: http://www.ndk.com/jp/index.html/ • KYOCERA Crystal Device Corporation URL: http://www.kyocera-crystal.jp/		



No.4 4.1 Recommended Configuration of Filter

Pin handling and the GND description in Figure 4.1 were modified.





No.5 5.1 Built-in Regulator Used

Pin handling and the GND description in Figure 5.1 were modified. The description on the capacitor substitution method was added.





No.6 5.1 Built-in Regulator Used

Table 5.1 was added to complement the list of the recommended parts.

V2.04			V3.00					
Page	Description Contents	Page	Page Revised Contents					
11	[5.1 Built-in regulator used] Use recommended parts	11	[5.1 Built-in Regulator Used] [Table 5.1 List of Recommended Parts for Use]					
	D1 : Schottky diode (STPS1L30UPBF, Vishay)		Parts	Туре	Characteristics	Recommend Ports		
	 L1 : Inductor 10µH (VLCF5028T provided by TDK) 		D1	Schottky diode	30 V, 1 A	STPS1L30UPBF (ST)		
	 C1, C2 : Capacitor 22µF Tantal (ESR = 300mΩ), PSLB21A226M, NEC Tokin 		L1	Inductor	10 uH	VLC5028T (TDK)		
			C1, C2	Tantalum capacitor	22 uF±20%	PSLB21A226M (NEC TOKIN)		
					ESR: 75 to 300 mΩ			
			C1a, C2a	Ceramic capacitor	22 uF±10%	GRM32ER71A226KE20L (Murata)		
			R	Resistor	100 mΩ±1%	MCR18EZHFLR100 (ROHM)		



No.7 5.2 Built-in Regulator Unused

Pin handling and the GND description in Figure 5.3 were modified.



No.8 6. GPIO Port Pins

The reference in separate user's manuals, modified

V2.04			V3.00		
Page	Description Contents	Page	Revised Contents		
13	[6. GPIO port pins] GPIO is general purpose IO port. Regarding internal structure, please refer below document. R-IN32M3-EC: User's Manual R-IN32M3-EC 2.3.5 Port Signals R-IN32M3-CL: User's Manual R-IN32M3-CL 2.5.5 Port Signals	13	[6. GPIO Port Pins] GPIO is a general-purpose I/O port. As for the internal configuration, see the section in the following document. R-IN32M3-EC: User's Manual R-IN32M3-EC "2.3.6 Port Signals" R-IN32M3-CL: User's Manual R-IN32M3-CL "2.5.6 Port Signals"		

No.9 7. Ethernet PHY Pins (R-IN32M3-EC Only)

The description that this section was for the R-IN32M3-EC only was added to the section title.

V2.04			V3.00			
Page	Description Contents	Page	Revised Contents			
14	[7. Ethernet PHY pins]	15	[7. Ethernet PHY Pins (R-IN32M3-EC Only)]			

No.10 7.1 Ethernet PHY Power Supply Pins

Pin names of Rx/Tx analog power supply pins and the description of power supply pins were modified.



No.11 7.2 100Base-TX Pins

Pin handling and the GND description in Figure 7.2 were modified. Remark and Notes were moved to outside of the figure frame.





No.12 7.2 100Base-TX Pins

Pin handling and the GND description in Figure 7.3 were modified. Remark and Notes were moved to outside of the figure frame.





No.13 7.2 100Base-TX Pins

Note was added to R1 to R6 in Table 7.1.

	V2.04					V3.00				
Page	Description Contents				Page	Je Revised Contents				
16	[7.2 100Base -1 [Table 7.1 Parts	`X pins] list (100Base-T	TX interface)]		16	[7.2 100Base-T) [Table 7.1 Parts				
	Part	Туре	Characteristics	Recommended components		Part	Туре	Characteristics	Recommended Components	
	R1, R2, R3, R4	Resistor	49.9 Ω ± 1% 1/16W	-		R1, R2, R3, R4	Resistor	49.9Ω±1% 1/16W Note	-	
	R5, R6	Resistor	10 Ω \pm 1% 1/16W	-		R5, R6	Resistor	10Ω±1% 1/16W Note	-	
	R7, R8, R9, R10	Resistor	75 $\Omega\pm$ 1% 1/16W	-		R7, R8, R9, R10	Resistor	75Ω±1% 1/16W	-	
	C1	Capacitor	10nF - 100nF	-		C1	Capacitor	10 nF to 100 nF	-	
	C2	Capacitor	10nF - 100nF			C2	Capacitor	10 nF to 100 nF	-	
	C3	Capacitor	10nF - 22nF	-		C3	Capacitor	10 nF to 2 2 nF	-	
	C4	Capacitor	10nF - 22nF	-		C4	Capacitor	10 nF to 22 nF	-	
	C5	Capacitor	4.7nF±10%	-		C5	Capacitor	4.7 nF±10%	-	
			One channel	Pulse Electronics H1012NL,		Pulse transformer		One channel	Pulse Electronics H1012NL, H1102NL	
	Transformer			H1102NL				Two channels	Pulse Electronics H1270N+, HX1294	
	Tursionici		Twochannel	Pulse Electronics H1270N+, HX1294		RJ-45 connector (Pulse transformer		Two channels	Pulse Electronics JG0-0031NL	
	RJ45 with integrated magnetics Two channel Pulse Electronics JG0-0031NL			incorporation)						
						Note. We rea	commend 1/8W wh	nen using in harsh environme	nts, such as at high temperature.	



No.14 7.3 100Base-FX Pins (Optical Fiber)

Pin handling and the GND description in Figure 7.7 were modified. Remark was moved to outside of the figure frame.





No.15 8. GMII Pins (R-IN32M3-CL Only)

Pin handling in Figure 8.1 was modified. Remark was moved to outside of the figure frame.



No.16 8.2 Circuit Design around GMII

The description of the number for Ethernet ports was modified.

V2.04			V3.00		
Page	Description Contents	Page	Revised Contents		
21	[8.2 Circuit design around GMII]	21	[8.2 Circuit Design around GMII]		
	Please be set to the same address as the port mumber of the R-IN32M3-CL and The PHY address. Connect to the PHY assigned address1 to MAC port1, And Connect to the PHY assigned address2 to MAC port2		• For PHY address Set to the same address as the port number of the R-IN32M3-CL to the PHY address. Connect the PHY assigned to address 0 to MAC port 0, and connect the PHY assigned to address 1 to MAC port 1.		



No.17 9. CC-Link Pins

Pin handling and the GND description in Figure 9.1 were modified. The name for CC-Link clock pins was modified. Note 3 was added.





TN-RIN-A021A/E

No.18 11. External MCU/Memory Interface Pins

As the mode setting pin, the ADMUXMODE pin was added. Note when accessing the CC-Link IE field wad added.

V2.04					V3.00					
Page	Description Contents				Page	Revised Contents				
25	[11. External M	IPU/memory inte	erface pins]		25	[11. External M	ICU/Memory In	terface Pins]		
	The connection mode is decided as Table 11.1 by the signal level of the MEMIFSEL pin, MEMCSEL pin and HIFSYNC pin.					The connection mode is decided by the signal level of the MEMIFSEL, MEMCSEL, HIFSYN and ADMUXMODE pins as shown in Table 11.1.				MEMIFSEL, MEMCSEL, HIFSYNC,
	Table 11.1 The	mode selecton of	external MPU/men	nory connection		Table 11.1 Mode	Selection of Exte	rnal MCU/Memor	y Connection	
		Mode setting		The connection mode to external parts			Mode	Setting		
	MEMIFSEL	MEMCSEL	HIFSYNC			MEMIFSEL	MEMCSEL	HIFSYNC	ADMUXMODE	External Connection Mode
	Low	Low	-	External memory interface Asynchronous SRAM MEMC		Low	Low	-	-	External memory interface Asynchronous SRAM MEMC
		High	-	External memory interface			High	-	-	External memory interface Synchronous burst access MEMC
	High	Low	Low	External MPU interface		High	Low	Low	-	External MCU interface Asynchronous SRAM interface mode
		_	High	Asynchronous SRAM interface External MPU interface				High	-	External MCU interface Synchronous SRAM interface mode Note
				Synchronous SRAM interface			High	Low	-	Setting prohibited
		High	Low	Prohibition of a setup				High	Low	Setting prohibited
			High	External MPU interface Synchronous SRAM type transmission mode					High	External MCU interface Svnchronous SRAM-tvpe transfer mode (address/data multiplexed)
						Note Before a (MEMIF the R-IN	access to the CC SEL high, MEMC (32M3-CL.)	-Link IE field, sel SEL Iow, HIFSYN	ect the synchron IC high). (The CC	ous SRAM interface mode -Link IE field is incorporated only in



TN-RIN-A021A/E

No.19 11.1.1 Asynchronous SRAM Interface Mode

The description of pin handling in Figure 11.1 and Figure 11.2 was modified. The position for the HBUSCLK pin and Note was modified.





No.20 11.1.2 Synchronous SRAM Interface Mode

The position for the HBUSCLK pin and Note in Figure 11.3 and Figure 11.4 were modified.



TN-RIN-A021A/E

No.21 Synchronous SRAM-Type Transfer Mode

The description of pin handling in Figure 11.5 and Figure 11.6 was modified. The position for the HBUSCLK pin and Note was modified.





No.22 11.2 External Memory Interface

As it was not needed, the description on the MEMIFSEL pin was deleted.

V2.04		V3.00	
Page	Description Contents	Page	Revised Contents
32	[11.2 External memory interface] This section describes about the connection to an external memory. The connection mode of the external memory interface depends on the signal levels of the MEMCSEL pin and MEMIFSEL pin. (Please refer the Table 11.1.)	34	[11.2 External Memory Interface] This section describes the connection as a master device to an external memory. The operating connection mode of the external memory interface depends on the level of the signal on the MEMIFSEL pin (see Table 11.1).



No.23 11.2.1.1 Connection Example with SRAM

Remarks in Figure 11.7 and Figure 11.8 were moved to outside of the figure frame.





No.24 11.2.2.1 Connection Example with SRAM

Remarks in Figure 11.11 and Figure 11.12 were moved to outside of the figure frame. The description of Note was modified.





No.25 11.2.2.2 Connection Example with Paged ROM

The description of Note in Figure 11.13 and Figure 11.14 was modified.





No.26 12. Serial Flash ROM Connection Pins

The name of port pin was added to the pin name in Figure 12.1.



No.27 13. Asynchronous Serial Interface J Connection Pins

The section title was modified. The name of port pin was modified in Figure 13.1.





No.28 14. I²C Connection Pins

Pin handling in Figure 14.1 was modified. The name of I²C pin was added to the port pin.





TN-RIN-A021A/E

No.29 15. EtherCAT EEPROM I2C Connection Pins (R-IN32M3-EC Only)

The description of pin handling in Figure 15.1 was modified. The name of the multiplexing port was added to the EtherCAT pin.





No.30 16. CAN Pins

The name of port pin was modified in Figure 16.1. The name of the CAN pin was added. Remark was moved to outside of the figure frame.





No.31 17. JTAG/Trace Pins

The connection of the ICE connector to the nRESET pin in Figure 17.1 was modified. Pin handling and the GND description were modified.





No.32 17. JTAG/Trace Pins

The connection of the ICE connector to the nRESET pin in Figure 17.2 was modified. The description on the wiring limitation was modified. Pin handling and the GND description were modified.



No.33 17. JTAG/Trace Pins

The connection of the ICE connector to the nRESET pin in Figure 17.3 was modified. Pin handling and the GND description were modified.



No.34 22. IBIS Information

The website was modified.

V2.04		V3.00	
Page	Description Contents	Page	Revised Contents
50	[22. IBIS Information] Please obtaion from the following website IBIS information. http://japan.renesas.com/products/soc/assp/fa_lsi/multi_protocol_communication/r-in32m3/peer /documents.jsp	51	[22. IBIS Information] Please obtain the IBIS information from the following website. https://www.renesas.com/products/factory-automation/multi-protocol-communication.html

No.35 23.1 R-IN32M3-EC

The product name and the marking information of the R-IN32M3-EC were modified.



No.36 23.2 R-IN32M3-CL

The product name and the marking information of the R-IN32M3-CL were modified.

	V2.04		V3.00
Page	Description Contents	Page	Revised Contents
51	[23.2 R-IN32M3-CL] Product name: UPD60510F1-HN4-M1-A Image: Constant of the system of	52	[23.2 R-IN32M3-CL] Product name: UPD60510BF1-HN4-A, UPD60510BF1-HN4-M1-A Image: Comparison of the system of the s

No.37 24. Guide to Thermal Design

The guide to the thermal design for the R-IN32M3-EC was newly added.

V2.04		V3.00	
Page	Description Contents	Page	Revised Contents
-	(Not described)	53 to	24. Guide to Thermal Design
		61	

