

# RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan  
Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-RL*-A0119A/E	Rev.	1.00
Title	Correction for Incorrect Description Notice RL78/I1C Descriptions in the User's Manual: Hardware Rev. 2.11 Changed		Information Category	Technical Notification		
Applicable Product	RL78/I1C Group	Lot No.	Reference Document	RL78/I1C User's Manual: Hardware Rev. 2.11 R01UH0587EJ0211 (Nov. 2022)		
		All lots				

This document describes misstatements found in the RL78/I1C User's Manual: Hardware Rev. 2.11 (R01UH0587EJ0211).

## Corrections

Applicable Item	Applicable Page	Contents
41.3.2 Supply current characteristics	Page 1134 to Page 1139	Incorrect descriptions revised

## Document Improvement

The above corrections will be made for the next revision of the User's Manual: Hardware.

Corrections in the User's Manual: Hardware

No.	Corrections and Applicable Items			Pages in this document for corrections
	Document No.	English	R01UH0587EJ0211	
1	41.3.2 Supply current characteristics		Page 1134 to Page 1139	Page 3 to Page 7

**Incorrect: Bold with underline**; Correct: Gray hatched

**Revision History**

RL78/I1C Correction for incorrect description notice

Document Number	Issue Date	Description
TN-RL*-A0119A/E	Jan. 20, 2023	First edition issued Corrections No.1 revised (this document)

1. **41.3.2 Supply current characteristics (Page 1134 to Page 1139)**

Incorrect:

41.3.2 Supply current characteristics

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.7\text{ V} \leq V_{DD0} = EV_{DD1} \leq V_{DD}^{\text{Note8}} \leq 5.5\text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{V}$ ) (1/6)

Parameter	Symbol	Conditions				MIN.	TYP.	MAX.	Unit
Supply current <sup>Note 1</sup>	I <sub>DD1</sub>	Operating mode	HS (high-speed main)	f <sub>CLK</sub> = 32 MHz <sup>Note 3</sup>	Normal operation	V <sub>DD</sub> = 5.0 V	5.2	8.5	mA
				PLL operation		V <sub>DD</sub> = 3.0 V	5.2	8.5	mA
		mode <sup>Note 5</sup>	Basic operation	f <sub>IH</sub> = 24 MHz <sup>Note 3</sup>	V <sub>DD</sub> = 5.0 V	1.7		mA	
				f <sub>IL</sub> = 15 kHz, T <sub>A</sub> = +25°C <sup>Note 7</sup>	Normal operation		4.1	11.0	μA

Correct:

41.3.2 Supply current characteristics

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.7\text{ V} \leq V_{DD0} = EV_{DD1} \leq V_{DD}^{\text{Note8}} \leq 5.5\text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{V}$ ) (1/6)

Parameter	Symbol	Conditions				MIN.	TYP.	MAX.	Unit
Supply current <sup>Note 1</sup>	I <sub>DD1</sub>	Operating mode	HS (high-speed main)	f <sub>CLK</sub> = 32 MHz <sup>Note 3</sup>	Normal operation	V <sub>DD</sub> = 5.0 V	5.2	8.5	mA
				PLL operation		V <sub>DD</sub> = 3.0 V	5.2	8.5	mA
		mode <sup>Note 5</sup>	Basic operation	f <sub>IH</sub> = 24 MHz <sup>Note 3</sup>	V <sub>DD</sub> = 5.0 V	1.7		mA	
				f <sub>IL</sub> = 15 kHz, T <sub>A</sub> = +25°C <sup>Note 7</sup>	Normal operation		4.1	11.0	μA

**Notes 1.** Total current flowing into V<sub>DD</sub>, EV<sub>DD</sub>, and V<sub>RTC</sub> including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, EV<sub>DD</sub> or V<sub>SS</sub>, EV<sub>SS</sub>. ~~The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the LCD controller/driver, A/D converter, ΔΣA/D converter, LVD circuit, battery backup circuit, I/O port, and on-chip pull-up/pull-down resistors.~~ When the VBAT pin (pin for battery backup) is selected, current flowing into VBAT.

**Notes 1.** Total current flowing into V<sub>DD</sub>, EV<sub>DD</sub>, and V<sub>RTC</sub> including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, EV<sub>DD</sub> or V<sub>SS</sub>, EV<sub>SS</sub>. When the VBAT pin (pin for battery backup) is selected, current flowing into VBAT. The following points apply in the HS (high-speed main), LS (low-speed main), LV (low-voltage main), and LP (low-power main) modes.

- The currents in the "TYP." column do not include the operating currents of the peripheral modules.
- The currents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing into the LCD controller/driver, A/D converter, ΔΣA/D converter, LVD circuit, battery backup circuit, I/O port, and on-chip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.

- When high-speed on-chip oscillator, middle-speed on-chip oscillator, low-speed on-chip oscillator, and subsystem clock are stopped.
- When high-speed system clock, middle-speed on-chip oscillator, low-speed on-chip oscillator, and subsystem clock are stopped.
- When high-speed on-chip oscillator, middle-speed on-chip oscillator, and high-speed system clock are stopped. When setting ultra-low current consumption (AMPHS1 = 1), ~~However, not including the current flowing into independent power supply RTC, 12-bit interval timer, and watchdog timer.~~
- Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the independent power supply RTC.

- When high-speed on-chip oscillator, middle-speed on-chip oscillator, low-speed on-chip oscillator, and subsystem clock are stopped.
- When high-speed system clock, middle-speed on-chip oscillator, low-speed on-chip oscillator, and subsystem clock are stopped.
- When high-speed on-chip oscillator, middle-speed on-chip oscillator, and high-speed system clock are stopped. When setting ultra-low current consumption (AMPHS1 = 1).

- HS (high-speed main) mode: 2.8 V ≤ V<sub>DD</sub> ≤ 5.5 V@1 MHz to 32 MHz  
 2.7 V ≤ V<sub>DD</sub> ≤ 5.5 V@1 MHz to 24 MHz  
 2.5 V ≤ V<sub>DD</sub> ≤ 5.5 V@1 MHz to 16 MHz  
 2.4 V ≤ V<sub>DD</sub> ≤ 5.5 V@1 MHz to 12 MHz  
 2.1 V ≤ V<sub>DD</sub> ≤ 5.5 V@1 MHz to 6 MHz
- LS (low-speed main) mode: 1.9 V ≤ V<sub>DD</sub> ≤ 5.5 V@1 MHz to 8 MHz
- LP (low-power main) mode: 1.9 V ≤ V<sub>DD</sub> ≤ 5.5 V@1 MHz
- LV (low-voltage main) mode: 1.7 V ≤ V<sub>DD</sub> ≤ 5.5 V@1 MHz to 4 MHz

6. When high-speed on-chip oscillator, low-speed on-chip oscillator, high-speed system clock, and subsystem clock are stopped.
7. When high-speed on-chip oscillator, middle-speed on-chip oscillator, high-speed system clock, and subsystem clock are stopped.
8. Either  $V_{DD}$  or  $V_{BAT}$  is selected by the battery backup function.

- Remarks**
1.  $f_{MX}$ : High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  2.  $f_{IH}$ : High-speed on-chip oscillator clock frequency
  3.  $f_{IM}$ : Middle-speed on-chip oscillator clock frequency
  4.  $f_{IL}$ : Low-speed on-chip oscillator clock frequency
  5.  $f_{SUB}$ : Subsystem clock frequency (XT1 clock oscillation frequency)
  6. Except subsystem clock operation, temperature condition of the TYP. value is  $T_A = 25^\circ\text{C}$

5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

- HS (high-speed main) mode:  $2.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz}$  to 32 MHz  
 $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz}$  to 24 MHz  
 $2.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz}$  to 16 MHz  
 $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz}$  to 12 MHz  
 $2.1\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz}$  to 6 MHz
- LS (low-speed main) mode:  $1.9\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz}$  to 8 MHz  
 LP (low-power main) mode:  $1.9\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz}$   
 LV (low-voltage main) mode:  $1.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz}$  to 4 MHz

6. When high-speed on-chip oscillator, low-speed on-chip oscillator, high-speed system clock, and subsystem clock are stopped.
7. When high-speed on-chip oscillator, middle-speed on-chip oscillator, high-speed system clock, and subsystem clock are stopped.
8. Either  $V_{DD}$  or  $V_{BAT}$  is selected by the battery backup function.

- Remarks**
1.  $f_{MX}$ : High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  2.  $f_{IH}$ : High-speed on-chip oscillator clock frequency
  3.  $f_{IM}$ : Middle-speed on-chip oscillator clock frequency
  4.  $f_{IL}$ : Low-speed on-chip oscillator clock frequency
  5.  $f_{SUB}$ : Subsystem clock frequency (XT1 clock oscillation frequency)
  6. Except subsystem clock operation, temperature condition of the TYP. value is  $T_A = 25^\circ\text{C}$

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} \leq \text{V}_{\text{DD}}^{\text{Note10}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{V}$ ) (3/6)

Parameter	Symbol	Conditions				MIN.	TYP.	MAX.	Unit
Supply current <sup>Note 1</sup>	I <sub>DD2</sub> <sup>Note 2</sup>	HALT mode	HS (high-speed main) mode <sup>Note 7</sup>	f <sub>CLK</sub> = 32 MHz <sup>Note 4</sup> , V <sub>DD</sub> = 5.0 V		0.80	2.0	mA	
				PLL operation	V <sub>DD</sub> = 3.0 V		0.80	2.0	mA
				f <sub>IH</sub> = 24 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		0.48	1.45	mA
					V <sub>DD</sub> = 3.0 V		0.48	1.45	mA
				f <sub>IH</sub> = 12 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		0.37	0.91	mA
					V <sub>DD</sub> = 3.0 V		0.37	0.91	mA
			f <sub>IH</sub> = 6 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		0.32	0.63	mA	
				V <sub>DD</sub> = 3.0 V		0.32	0.63	mA	
			f <sub>IH</sub> = 3 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		0.29	0.49	mA	
				V <sub>DD</sub> = 3.0 V		0.29	0.49	mA	
			LS (low-speed main) mode <sup>Note 7</sup>	f <sub>IH</sub> = 8 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		280	740	μA
					V <sub>DD</sub> = 2.0 V		280	740	μA
				f <sub>IH</sub> = 6 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		230	620	μA
					V <sub>DD</sub> = 2.0 V		230	620	μA
				f <sub>IH</sub> = 4 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		220	440	μA
					V <sub>DD</sub> = 2.0 V		220	440	μA
				f <sub>IM</sub> = 4 MHz <sup>Note 3</sup>	V <sub>DD</sub> = 3.0 V		55	300	μA
					V <sub>DD</sub> = 2.0 V		55	300	μA
		f <sub>IH</sub> = 3 MHz <sup>Note 4</sup>		V <sub>DD</sub> = 3.0 V		200	534	μA	
				V <sub>DD</sub> = 2.0 V		200	534	μA	
		LV (low-voltage main) mode <sup>Note 7</sup>		f <sub>IH</sub> = 4 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		450	825	μA
					V <sub>DD</sub> = 2.0 V		450	825	μA
		LP (low-power main) mode <sup>Note 7</sup>	f <sub>IH</sub> = 1 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		195	400	μA	
				V <sub>DD</sub> = 2.0 V		195	400	μA	
			f <sub>IM</sub> = 1 MHz <sup>Note 3</sup>	V <sub>DD</sub> = 3.0 V		33	100	μA	
				V <sub>DD</sub> = 2.0 V		33	100	μA	
		HS (high-speed main) mode <sup>Note 7</sup>	f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> , V <sub>DD</sub> = 5.0 V	Square wave input		0.31	1.08	mA	
				Resonator connection		0.48	1.28	mA	

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} \leq \text{V}_{\text{DD}}^{\text{Note10}} \leq 5.5\text{ V}$ ,  $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{V}$ ) (3/6)

Parameter	Symbol	Conditions				MIN.	TYP.	MAX.	Unit
Supply current <sup>Note 1</sup>	I <sub>DD2</sub> <sup>Note 2</sup>	HALT mode	HS (high-speed main) mode <sup>Note 7</sup>	f <sub>CLK</sub> = 32 MHz <sup>Note 4</sup> , V <sub>DD</sub> = 5.0 V		0.80	2.0	mA	
				PLL operation	V <sub>DD</sub> = 3.0 V		0.80	2.0	mA
				f <sub>IH</sub> = 24 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		0.48	1.45	mA
					V <sub>DD</sub> = 3.0 V		0.48	1.45	mA
				f <sub>IH</sub> = 12 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		0.37	0.91	mA
					V <sub>DD</sub> = 3.0 V		0.37	0.91	mA
			f <sub>IH</sub> = 6 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		0.32	0.63	mA	
				V <sub>DD</sub> = 3.0 V		0.32	0.63	mA	
			f <sub>IH</sub> = 3 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		0.29	0.49	mA	
				V <sub>DD</sub> = 3.0 V		0.29	0.49	mA	
			LS (low-speed main) mode <sup>Note 7</sup>	f <sub>IH</sub> = 8 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		280	740	μA
					V <sub>DD</sub> = 2.0 V		280	740	μA
		f <sub>IH</sub> = 6 MHz <sup>Note 4</sup>		V <sub>DD</sub> = 3.0 V		230	620	μA	
				V <sub>DD</sub> = 2.0 V		230	620	μA	
		f <sub>IH</sub> = 4 MHz <sup>Note 4</sup>		V <sub>DD</sub> = 3.0 V		220	440	μA	
				V <sub>DD</sub> = 2.0 V		220	440	μA	
		f <sub>IM</sub> = 4 MHz <sup>Note 5</sup>		V <sub>DD</sub> = 3.0 V		55	300	μA	
				V <sub>DD</sub> = 2.0 V		55	300	μA	
		f <sub>IH</sub> = 3 MHz <sup>Note 4</sup>		V <sub>DD</sub> = 3.0 V		200	534	μA	
				V <sub>DD</sub> = 2.0 V		200	534	μA	
		LV (low-voltage main) mode <sup>Note 7</sup>		f <sub>IH</sub> = 4 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		450	825	μA
					V <sub>DD</sub> = 2.0 V		450	825	μA
		LP (low-power main) mode <sup>Note 7</sup>	f <sub>IH</sub> = 1 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		195	400	μA	
				V <sub>DD</sub> = 2.0 V		195	400	μA	
f <sub>IM</sub> = 1 MHz <sup>Note 5</sup>	V <sub>DD</sub> = 3.0 V			33	100	μA			
	V <sub>DD</sub> = 2.0 V			33	100	μA			
HS (high-speed main) mode <sup>Note 7</sup>	f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> , V <sub>DD</sub> = 5.0 V	Square wave input		0.31	1.08	mA			
		Resonator connection		0.48	1.28	mA			

(T<sub>A</sub> = -40 to +85° C, 1.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub><sup>Note10</sup> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0V) (4/6)

(T<sub>A</sub> = -40 to +85° C, 1.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub><sup>Note10</sup> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0V) (4/6)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit		
Supply current <sup>Note 1</sup>	I <sub>DD2</sub> <sup>Note 2</sup>	HALT mode	LS (low-speed main) mode <sup>Note 7</sup>	f <sub>MX</sub> = 8 MHz <sup>Note 3</sup> , V <sub>DD</sub> = 3.0 V	Square wave input		110	360	μA
					Resonator connection		160	420	μA

Subsystem clock operation	I <sub>DD3</sub> <sup>Note 2</sup>	LS (low-speed main) mode <sup>Note 7</sup>	Subsystem clock operation	f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup>	Square wave input		0.80	1.60	μA
				T <sub>A</sub> = -40°C	Resonator connection		1.00	1.80	μA
				f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup>	Square wave input		0.93	1.70	μA
				T <sub>A</sub> = +25°C	Resonator connection		1.13	1.90	μA
				f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup>	Square wave input		1.10	3.00	μA
				T <sub>A</sub> = +50°C	Resonator connection		1.30	3.20	μA
				f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup>	Square wave input		1.50	5.00	μA
				T <sub>A</sub> = +70°C	Resonator connection		1.70	5.20	μA
				f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup>	Square wave input		2.80	9.00	μA
				T <sub>A</sub> = +85°C	Resonator connection		3.00	9.20	μA
				f <sub>IL</sub> = 15 kHz <sup>Note 9</sup> , T <sub>A</sub> = -40°C			0.78	1.60	μA
				f <sub>IL</sub> = 15 kHz <sup>Note 9</sup> , T <sub>A</sub> = +25°C			1.01	1.76	μA
				f <sub>IL</sub> = 15 kHz <sup>Note 9</sup> , T <sub>A</sub> = +85°C			2.25	8.45	μA

- Notes 1.** Total current flowing into V<sub>DD</sub>, EV<sub>DD</sub>, and V<sub>RTC</sub> including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, EV<sub>DD</sub> or V<sub>SS</sub>, EV<sub>SS</sub>. **The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the LCD controller/driver, A/D converter, ΔΣA/D converter, LVD circuit, battery backup circuit, I/O port, and on-chip pull-up/pull-down resistors.** When the VBAT pin (pin for battery backup) is selected, current flowing into VBAT.
- During HALT instruction execution by flash memory.
  - When high-speed on-chip oscillator, middle-speed on-chip oscillator, low-speed on-chip oscillator, and subsystem clock are stopped.
  - When high-speed system clock, middle-speed on-chip oscillator, low-speed on-chip oscillator, and Subsystem clock are stopped.

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit		
Supply current <sup>Note 1</sup>	I <sub>DD2</sub> <sup>Note 2</sup>	HALT mode	LS (low-speed main) mode <sup>Note 7</sup>	f <sub>MX</sub> = 8 MHz <sup>Note 3</sup> , V <sub>DD</sub> = 3.0 V	Square wave input		110	360	μA
					Resonator connection		160	420	μA
Subsystem clock operation	I <sub>DD3</sub> <sup>Note 2</sup>	LS (low-speed main) mode <sup>Note 7</sup>	Subsystem clock operation	f <sub>SUB</sub> = 32.768 kHz <sup>Note 6</sup>	Square wave input		0.80	1.60	μA
				T <sub>A</sub> = -40°C	Resonator connection		1.00	1.80	μA
				f <sub>SUB</sub> = 32.768 kHz <sup>Note 6</sup>	Square wave input		0.93	1.70	μA
				T <sub>A</sub> = +25°C	Resonator connection		1.13	1.90	μA
				f <sub>SUB</sub> = 32.768 kHz <sup>Note 6</sup>	Square wave input		1.10	3.00	μA
				T <sub>A</sub> = +50°C	Resonator connection		1.30	3.20	μA
				f <sub>SUB</sub> = 32.768 kHz <sup>Note 6</sup>	Square wave input		1.50	5.00	μA
				T <sub>A</sub> = +70°C	Resonator connection		1.70	5.20	μA
				f <sub>SUB</sub> = 32.768 kHz <sup>Note 6</sup>	Square wave input		2.80	9.00	μA
				T <sub>A</sub> = +85°C	Resonator connection		3.00	9.20	μA
				f <sub>IL</sub> = 15 kHz <sup>Note 9</sup> , T <sub>A</sub> = -40°C			0.78	1.60	μA
				f <sub>IL</sub> = 15 kHz <sup>Note 9</sup> , T <sub>A</sub> = +25°C			1.01	1.76	μA
				f <sub>IL</sub> = 15 kHz <sup>Note 9</sup> , T <sub>A</sub> = +85°C			2.25	8.45	μA

- Notes 1.** Total current flowing into V<sub>DD</sub>, EV<sub>DD</sub>, and V<sub>RTC</sub> including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, EV<sub>DD</sub> or V<sub>SS</sub>, EV<sub>SS</sub>. When the VBAT pin (pin for battery backup) is selected, current flowing into VBAT. The following points apply in the HS (high-speed main), LS (low-speed main), LV (low-voltage main), and LP (low-power main) modes.
- The currents in the "TYP." column do not include the operating currents of the peripheral modules.
  - The currents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing into LCD controller/driver, the A/D converter, ΔΣA/D converter, LVD circuit, battery backup circuit, I/O port, and on-chip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.
- In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the independent power supply RTC.
- In the STOP mode, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules.

5. When operating independent power supply RTC and setting ultra-low current consumption (AMPHS1 = 1). When high-speed on-chip oscillator, middle-speed on-chip oscillator, and high-speed system clock are stopped. ~~However, not including the current flowing into the 12-bit interval timer and watchdog timer. When high-speed on-chip oscillator and high-speed system clock are stopped.~~
6. ~~When high-speed on-chip oscillator, high-speed system clock, and subsystem clock are stopped. However, not including the current flowing into independent power supply RTC, 12-bit interval timer, and watchdog timer.~~
7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
  - HS (high-speed main) mode:  $2.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz to }32\text{ MHz}$   
 $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz to }24\text{ MHz}$   
 $2.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz to }16\text{ MHz}$   
 $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz to }12\text{ MHz}$   
 $2.1\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz to }6\text{ MHz}$
  - LS (low-speed main) mode:  $1.9\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz to }8\text{ MHz}$
  - LP (low-power main) mode:  $1.9\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz}$
  - LV (low-voltage main) mode:  $1.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz to }4\text{ MHz}$
8. If operation of the subsystem clock when STOP mode, same as when HALT mode of subsystem clock operation.
9. When high-speed on-chip oscillator, middle-speed on-chip oscillator, and high-speed system clock are stopped.
10. Either V<sub>DD</sub> or V<sub>BAT</sub> is selected by the battery backup function.

- Remarks**
1. f<sub>MX</sub>: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  2. f<sub>IH</sub>: High-speed on-chip oscillator clock frequency
  3. f<sub>IM</sub>: Middle-speed on-chip oscillator clock frequency
  4. f<sub>IL</sub>: Low-speed on-chip oscillator clock frequency
  5. f<sub>SUB</sub>: Subsystem clock frequency (XT1 clock oscillation frequency)
  6. Except subsystem clock operation, temperature condition of the TYP. value is T<sub>A</sub> = 25°C

2. During HALT instruction execution by flash memory.
3. When high-speed on-chip oscillator, middle-speed on-chip oscillator, low-speed on-chip oscillator, and clock are stopped.
4. When high-speed system clock, middle-speed on-chip oscillator, low-speed on-chip oscillator, and subsystem clock are stopped.
5. When high-speed on-chip oscillator, low-speed on-chip oscillator, high-speed system clock, and subsystem clock are stopped.
6. When operating independent power supply RTC and setting ultra-low current consumption (AMPHS1 = 1). When high-speed on-chip oscillator, middle-speed on-chip oscillator, and high-speed system clock are stopped.
7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
  - HS (high-speed main) mode:  $2.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz to }32\text{ MHz}$   
 $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz to }24\text{ MHz}$   
 $2.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz to }16\text{ MHz}$   
 $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz to }12\text{ MHz}$   
 $2.1\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz to }6\text{ MHz}$
  - LS (low-speed main) mode:  $1.9\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz to }8\text{ MHz}$
  - LP (low-power main) mode:  $1.9\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz}$
  - LV (low-voltage main) mode:  $1.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz to }4\text{ MHz}$
8. If operation of the subsystem clock when STOP mode, same as when HALT mode of subsystem clock operation.
9. When high-speed on-chip oscillator, middle-speed on-chip oscillator, and high-speed system clock are stopped.
10. Either V<sub>DD</sub> or V<sub>BAT</sub> is selected by the battery backup function.

- Remarks**
1. f<sub>MX</sub>: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  2. f<sub>IH</sub>: High-speed on-chip oscillator clock frequency
  3. f<sub>IM</sub>: Middle-speed on-chip oscillator clock frequency
  4. f<sub>IL</sub>: Low-speed on-chip oscillator clock frequency
  5. f<sub>SUB</sub>: Subsystem clock frequency (XT1 clock oscillation frequency)
  6. Except subsystem clock operation, temperature condition of the TYP. value is T<sub>A</sub> = 25°C