
intersil
HSP50415EVAL1 REV B
S/N
J1
C57
D1
C56
PWR
JTAG
P5
D4
TP10
TP11
D5
D3
D6
Y2
OVRF
EMPT
LCKD
FULL
C61
R28
L1
PWR ON
D2
TP7
TP8
CLKOUT
J6
L2
TP14
IOUT
P3
L3
TP15
R72
R71
R73
R69
R74
U4
TP13
GNDA
J2
IOUT
T1
IB
IA
R10
C37
R14
R18
R11
C38
R15
C6
R8
JP5
INT
EXT
REF
TP3
REF
GNDA
TP4
J3
QOUT
QA
QB
T2
C7
C41
R12
R16
R19
C44
R13
R17
C76
C4
R6
C5
R66
R3
R4
C3
J4
R5
JP6
CLK
U6
P1
PRN
U1
R37
R39
JP1
JP2
JP3
MODE
PROG
NORM
BRD ADD
R56
R58
R60
R62
D7
D8
D9
D10
GND
TP5
TP9
TP12
JS5
U2
156
105
157
104
208
53
1
52
DATACLK
REFCLK
JP4
SYMCLK2
R67
R68
C53
C29
C28
C49
C45
C55
U3
C43
J13
DIN
J15
HOST
81
100
80
51
50
31
30
1
P2
DEBUG
R25
R23
C25
R24
JP7
J5
REFCLK
U5
DATACLK
J7
GND
TP6
SYMCLK2
J8
GND
TP1



intersil
HSP50415EVAL1 REV B
S/N
J1
PWR
JTAG
P5
P1
PRN
U1
U2
U3
U4
U5
U6
Y2
OVRF
EMPT
LCKD
FULL
PWR ON
CLKOUT
J6
IOUT
P3
TP13
GNDA
J2
IOUT
REF
GNDA
J3
QOUT
GNDA
T1
T2
IB
IA
INT
EXT
REF
QA
QB
J13
DIN
J15
HOST
DATACLK
REFCLK
SYMCLK2
GND
MODE
PROG
NORM
BRD ADD
P2
DEBUG
J5
REFCLK
J7
DATACLK
GND
SYMCLK2
GND
J8
J4
CLK









P2
U8
U7
TP1
TP5
TP6
J1
J2
J9
C1
C2
C3
C4
C5
C6
C7
C8
C9
C10
C11
C12
C13
C14
C15
C16
C17
C18
C19
C20
C21
C22
C23
C24
C25
C26
C27
C28
C29
C30
C31
C32
C33
C34
C35
C36
C37
C38
C39
C40
C41
C42
C43
C44
C45
C46
C47
C48
C49
C50
C51
C52
C53
C54
C55
C56
C57
C58
C59
C60
C61
C62
C63
C64
C65
R1
R2
R3
R4
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
R43
R44
R45
R46
R47
R48
R49
R50
R51
R52
R53
R54
R55
R56
R57
R58
R59
R60
R61
R62
R63
R64
R65
R66
R67
R68
R69
R70
R71
R72
R73
R74
R75
J21
J22
J23
J24
J25
J26
J27
J28
J29


R76
R77
R78
R79
C60
C62
R44
R48
R49
R46
R50
R47
C59
C58
U8
R55
R51
R42
R45
R53
P2
TP5
R34
C63
C48
R52
R54
C52
R59
R57
C46
R30
R32
R27
R36
R33
JS3
JS4
JS1
JS2
C77
R61
R63
C42
R26
R35
C32
R29
R31
C34
C40
C36
C31
U7
R22
C30
JS7
R75
TP6
C27
C35
C33
C39
C26
C72
C65
C66
C19
C18
TP1
C12
C47
R70
C17
R65
C64
C13
C50
C54
C16
R40
R41
R64
C67
C14
C68
R43
C51
C24
C23
C71
C10
C22
R7
C11
C21
C69
R9
C8
C74
C70
C75
C9
C20
C1
R20
R21
C2
R1
R38
J59
R2
C15

REVISIONS				
ZONE	REV	DESCRIPTION	DATE	APPROVED
		DWG IN: CH IN: ECO NO: ———		





.062 THK
4 LAYERS

NOTES:

1. PRINTED WIRING BOARD DESIGN AND ACCEPTANCE CRITERIA SHALL BE IAW WITH THE REQUIREMENTS OF IPC-2221ß-2222 AND IPC-6011ß-6012.
2. MATERIAL: LAMINATED PLASTIC SHEET GFN (FR-4) .062 THICK IAW IPC-4101. MUST HAVE UL FLAMMIBILTY RATING OF 94V-0 OR BETTER.
3. FINISH: TIN/LEAD PLATE FUSED OR SOLDER COAT IAW IPC-2221ß-2222.
4. ALL PATTERNS ARE VIEWED FROM THE COMPONENT SIDE LOOKING THROUGH THE BOARD.
5. APPLY SOLDER MASK, BOTH SIDES OVER BARE COPPER IAW IPC-SM-840, CLASS 2 TYPE B1 (LPI) USE BLUE MASK
6. UNLESS OTHERWISE SPECIFIED ALL HOLE DIAMETERS ARE AFTER PLATING. TOLERANCE OF +/-.003.
7. DIMENSIONING AND TOLERANCING IAW ANSI Y14.5.
8. REMOVE ALL BURRS AND SHARP EDGES.
9. MINIMUM FINISHED LINE WIDTH SHALL BE .006.
10. APPLY SILKSCREEN TO BOTH SIDES IAW MARKING TEMPLATES, USING WHITE NON-CONDUCTIVE EPOXY INK.
11. PWB MUST BE 100% ELECTRICALLY TESTED FOR SHORTS AND CONTINUITY.
12. MARK DATE CODE AND MANUFACTURERS IDENTIFICATION ON SOLDER SIDE PER IPC-6011ß-6012.

DRILL CHART			
FIGURE	SIZE	PLATED	QTY
+	.012	PLATED	358
●	.030	PLATED	2
●	.037	PLATED	15
▲	.041	PLATED	109
◆	.043	PLATED	1
●	.048	PLATED	11
•	.055	PLATED	3
▪	.068	PLATED	20

REV	REVISION ASSY	MADE ON	
APPLICATION			

PART TO BE FREE OF BURRS AND SHARP EDGES. CONNECTOR TOLERANCES APPLY AT EDGE TO BE MEASURED WITH CONTACT PLT MARKS NORMALLY PLT UNDER. CONTACTS ARE PER ASTC-2221-6 CONNECTOR PER ASTC-2222-6 LEAD FINISH PER ASTC-2221-6 DIMENSIONING AND TOLERANCING PER ANSI Y14.5 ELEVATION AND ELECTRONIC DRAWING PER ANSI Y14.5 GRAPHIC SYMBOLS FOR ELECTRICAL AND ELECTRONIC DIAGRAMS PER ANSI Y32.2 REFERENCE AND ELECTRONIC REFERENCE DESIGNATIONS PER ANSI Y32.16 MODIFIED PER MIL-STD-806-9E-2 INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES AND INCLUDE APPLIED FINISH THICKNESS
2 PLACE DIM. ± .xx — 3 PLACE DIM. ± .xxx — ANGLES ± —°
MATL: X
FINISH: X

CONTRACT NO. XXXXXX
DRN BY 10-28-99 CHK BY
APD Inc.
ENGR ELEC ENGR
PROJ ENGR MFG ENGR
RELIABILITY COMPONENTRY
APPROVAL - EPIS QA
APPROVAL SYS ENGR

intersil

PRINTED WIRING BOARD-
HSP50415EVAL1

SIZE	CAGE CODE	DWG NO.	REV
E	77245	X	B
SCALE 2/1		SHEET 1 OF 1	



intersil
HSP50415EVAL1 REV B
SYN
PWR
JTAG
PRN
PWR ON
IOUT
OVRF
EMPT
LCKD
FULL
CLKOUT
DIN
HOST
DATACLK
REFCLK
SYMCLK2
GND
DEBUG
CLK
GNDA
QOUT
REF
EXT
INT
IA
IB
QA
QB