Datasheet

Specifications in this document are tentative and subject to change.

RL78/G1A

RENESAS MCU

Combines Multi-channel 12-Bit A/D Converter, True Low Power Platform (as low as 66 μA/MHz, and 0.57 μA for RTC + LVD), 1.6 V to 3.6 V operation, 16 to 64 Kbyte Flash, 41 DMIPS at 32 MHz

1. OUTLINE

1.1 Features

Ultra-Low Power Technology
- 1.6 V to 3.6 V operation from a single supply
- Stop (RAM retained): 0.23 μA, (LVD enabled): 0.31 μA
- Halt (RTC + LVD): 0.57 μA
- Snooze: 0.7 mA (UART), 0.6 mA (ADC)
- Operating: 66 μA/MHz

16-bit RL78 CPU Core
- Delivers 41 DMIPS at maximum operating frequency of 32 MHz
- Instruction Execution: 86% of instructions can be executed in 1 to 2 clock cycles
- CISC Architecture (Harvard) with 3-stage pipeline
- Multiply Signed & Unsigned: 16 x 16 to 32-bit result in 1 clock cycle
- MAC: 16 x 16 to 32-bit result in 2 clock cycles
- 16-bit barrel shifter for shift & rotate in 1 clock cycle
- 1-wire on-chip debug function

Code Flash Memory
- Density: 16 KB to 64 KB
- Block size: 1 KB
- On-chip single voltage flash memory with protection from block erase/writing
- Self-programming with secure boot swap function and flash shield window function

Data Flash Memory
- Data Flash with background operation
- Data flash size: 4 KB
- Erase Cycles: 1 Million (typ.)
- Erase/programming voltage: 1.8 V to 3.6 V

RAM
- 2 KB to 4 KB size options
- Supports operands or instructions
- Back-up retention in all modes

High-speed On-chip Oscillator
- 32 MHz with +/− 1% accuracy over voltage (1.8 V to 3.6 V) and temperature (−20 °C to +85 °C)
- Pre-configured settings: 32 MHz, 24 MHz, 16 MHz, 12 MHz, 8 MHz, 6 MHz, 4 MHz, 3 MHz, 2 MHz, and 1 MHz

Reset and Supply Management
- Power-on reset (POR) monitor/generator
- Low voltage detection (LVD) with 12 setting options (Interrupt and/or reset function)

Data Memory Access (DMA) Controller
- Up to 2 fully programmable channels
- Transfer unit: 8- or 16-bit

Multiple Communication Interfaces
- Up to 6 x I^{2}C master
- Up to 1 x I^{2}C multi-master
- Up to 6 x Simplified SPI (CSI[Note])/SPI (7-, 8-bit)
- Up to 3 x UART (7-, 8-, 9-bit)
- Up to 1 x LIN

Extended-Function Timers
- Multi-function 16-bit timers: Up to 8 channels
- Real-time clock (RTC): 1 channel (full calendar and alarm function with watch correction function)
- Interval Timer: 12-bit, 1 channel
- 15 kHz watchdog timer: 1 channel (window function)

Rich Analog
- ADC: Up to 28 channels, 12-bit resolution, 3.375 μs conversion time
- Supports 1.6 V
- Internal voltage reference (1.45 V)
- On-chip temperature sensor

Safety Features (IEC or UL 60730 compliance)
- Flash memory CRC calculation
- RAM parity error check
- RAM write protection
- SFR write protection
- Illegal memory access detection
- Clock stop/ frequency detection
- ADC self-test

General Purpose I/O
- 3.6 V tolerant, high-current (up to 20 mA per pin)
- Open-Drain, Internal Pull-up support

Operating Ambient Temperature
- Standard: −40 °C to +85 °C
- Extended: −40 °C to +105 °C

Package Type and Pin Count
From 3 mm x 3 mm to 10 mm x 10 mm
QFP: 48, 64
QFN: 32, 48
LGA: 25
BGA: 64

Note Although the CSI function is generally called SPI, it is also called CSI in this product, so it is referred to as such in this manual.

○ ROM, RAM capacities

Flash ROM	Data flash	RAM	RL78/G1A			
			25 pins	32 pins	48 pins	64 pins
64 KB	4 KB	4 KB Note	R5F10E8E	R5F10EBE	R5F10EGE	R5F10ELE
48 KB	4 KB	3 KB	R5F10E8D	R5F10EBD	R5F10EGD	R5F10ELD
32 KB	4 KB	2 KB	R5F10E8C	R5F10EBC	R5F10EGC	R5F10ELC
16 KB	4 KB	2 KB	R5F10E8A	R5F10EBA	R5F10EGA	−

Note This is about 3 KB when the self-programming function and data flash function are used. (For details, see **3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS T$_A$ = −40 to +105°C)**)

1.2   List of Part Numbers

<R>   **Figure 1-1.   Part Number, Memory Size, and Package of RL78/G1A**

Part Number

Ordering Part Number   R 5 F 1 0 E L C A x x x F B # 0 0

Packing
  #U0   : Tray (HWQFN, VFBGA, WFLGA)
  #00, #20, #60 : Tray (HWQFN)
  #10, #70   : Tray (LFQFP)
  #V0   : Tray (LFQFP)
  #W0   : Embossed Tape (HWQFN, VFBGA, WFLGA)
  #40   : Embossed Tape (HWQFN)
  #50   : Embossed Tape (LFQFP)
  #X0   : Embossed Tape (LFQFP)

Package type:
  BG : VFBGA, 0.40 mm pitch
  FB : LFQFP, 0.50 mm pitch
  LA : WFLGA, 0.50 mm pitch
  NA : HWQFN, 0.50 mm pitch

ROM number (Omitted with blank products)

Classification:
  A : Consumer applications : T_A = -40°C to 85°C
  G : Industrial applications : T_A = -40°C to 105°C

ROM capacity:
  A :   16 KB
  C :   32 KB
  D :   48 KB
  E :   64 KB

Pin count:
  8 : 25-pin
  B : 32-pin
  G : 48-pin
  L : 64-pin

RL78/G1A group

Memory type:
  F : Flash memory

Renesas MCU

Renesas semiconductor product

**Caution The part number above is valid as of when this manual was issued.   For the latest part number,
see the web page of the target product on the Renesas Electronics website.**

Table 1-1. List of Ordering Part Numbers

| Pin count	Package	Fields of Application Note	Ordering Part Number		RENESAS Code
			Part Number	Packaging specification	
25 pins	25-pin plastic WFLGA (3 × 3 mm, 0.5 mm pitch)	A	R5F10E8AALA, R5F10E8CALA, R5F10E8DALA, R5F10E8EALA	#U0, #W0	PWLG0025KA-A
		G	R5F10E8AGLA, R5F10E8CGLA, R5F10E8DGLA, R5F10E8EGLA		
32 pins	32-pin plastic HWQFN (5 × 5 mm, 0.5 mm pitch)	A	R5F10EBAANA, R5F10EBCANA, R5F10EBDANA, R5F10EBEANA	#U0, #W0	PWQN0032KB-A
				#00, #20, #40, #60	PWQN0032KE-A PWQN0032KG-A
		G	R5F10EBAGNA, R5F10EBCGNA, R5F10EBDGNA, R5F10EBEGNA	#U0, #W0	PWQN0032KB-A
				#00, #20, #40, #60	PWQN0032KE-A PWQN0032KG-A
48 pins	48-pin plastic LFQFP (7 × 7 mm, 0.5 mm pitch)	A	R5F10EGAAFB, R5F10EGCAFB, R5F10EGDAFB, R5F10EGEAFB	#V0, #X0, #10, #50, #70	PLQP0048KF-A
		G	R5F10EGAGFB, R5F10EGCGFB, R5F10EGDGFB, R5F10EGEGFB	#V0, #X0, #10, #50, #70	PLQP0048KF-A
	48-pin plastic HWQFN (7 × 7 mm, 0.5 mm pitch)	A	R5F10EGAANA, R5F10EGCANA, R5F10EGDANA, R5F10EGEANA	#U0, #W0	PWQN0048KB-A
				#00, #20, #40, #60	PWQN0048KE-A PWQN0048KG-A
		G	R5F10EGAGNA, R5F10EGCGNA, R5F10EGDGNA, R5F10EGEGNA	#U0, #W0	PWQN0048KB-A
				#00, #20, #40, #60	PWQN0048KE-A PWQN0048KG-A
64 pins	64-pin plastic LFQFP (10 × 10 mm, 0.5 mm pitch)	A	R5F10ELCAFB, R5F10ELDAFB, R5F10ELEAFB	#V0, #X0, #10, #50, #70	PLQP0064KF-A
		G	R5F10ELCGFB, R5F10ELDGFB, R5F10ELEGFB	#V0, #X0, #10, #50, #70	PLQP0064KF-A
	64-pin plastic VFBGA (4 × 4 mm, 0.4 mm pitch)	A	R5F10ELCABG, R5F10ELDABG, R5F10ELEABG	#U0, #W0	PVBG0064LA-A
		G	R5F10ELCGBG, R5F10ELDGBG, R5F10ELEGBG		

Note   For the fields of application, see **Figure 1-1   Part Number, Memory Size, and Package of RL78/G1A**.

Caution   The part number above is valid as of when this manual was issued.   For the latest part number, see the web page of the target product on the Renesas Electronics website.

1.3   Pin Configuration (Top View)

1.3.1   25-pin products

- 25-pin plastic WFLGA (3 × 3 mm, 0.50 mm pitch)

Top View   Bottom View

INDEX MARK   INDEX MARK

	A	B	C	D	E	
5	P40/TOOL0	$\overline{RESET}$	P03/ANI16/ RxD1/TO00/ (KR1)	P23/ANI3/ (KR3)	AVss	5
4	P122/X2/ EXCLK	P137/INTP0	P02/ANI17/ TxD1/TI00/ (KR0)	P22/ANI2/ (KR2)	AVDD	4
3	P121/X1	VDD	P21/ANI1/ AVREFM	P11/ANI20/ SI00/SDA00/ RxD0/ TOOLRxD	P10/ANI18/ SCK00/SCL00	3
2	REGC	Vss	P30/ANI27/ SCK11/SCL11/ INTP3	P51/ANI25/ SO11/INTP2	P50/ANI26/ SI11/SDA11 INTP1	2
1	P60/SCLA0	P61/SDAA0	P31/ANI29/TI03/ TO03/PCLBUZ0 /INTP4	P12/ANI21/ SO00/TxD0/ TOOLTxD	P20/ANI0/ AVREFP	1
	A	B	C	D	E	

Caution   Connect the REGC pin to Vss via a capacitor (0.47 to 1 μF).

Remarks 1. For pin identification, see **1.4   Pin Identification**.
2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

1.3.2   32-pin products

- 32-pin plastic HWQFN (5 × 5 mm, 0.5 mm pitch)

Caution   Connect the REGC pin to Vss via a capacitor (0.47 to 1 μF).

Remarks 1.   For pin identification, see **1.4   Pin Identification**.
       2.   Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).
   **3.**   It is recommended to connect an exposed die pad to Vss.

1.3.3　48-pin products

- 48-pin plastic LFQFP (7 × 7 mm, 0.5 mm pitch)

Top pins (36–25):
- 36: P140/PCLBUZ0/INTP6
- 35: P02/ANI17/TxD1/TI00/(KR0)
- 34: P03/ANI16/RxD1/TO00/(KR1)
- 33: P130
- 32: P20/ANI0/AV$_{REFP}$
- 31: P21/ANI1/AV$_{REFM}$
- 30: P22/ANI2/(KR2)
- 29: P23/ANI3/(KR3)
- 28: P24/ANI4/(KR4)
- 27: P25/ANI5/(KR5)
- 26: P26/ANI6
- 25: P27/ANI7

Left pins (37–48):
- 37: P120/ANI19
- 38: P41/ANI30/TI07/TO07
- 39: P40/TOOL0
- 40: RESET
- 41: P124/XT2/EXCLKS
- 42: P123/XT1
- 43: P137/INTP0
- 44: P122/X2/EXCLK
- 45: P121/X1
- 46: REGC
- 47: V$_{SS}$
- 48: V$_{DD}$

RL78/G1A
(Top View)

Right pins (24–13):
- 24: AV$_{SS}$
- 23: AV$_{DD}$
- 22: P150/ANI8
- 21: P10/ANI18/SCK00/SCL00/(KR0)
- 20: P11/ANI20/SI00/SDA00/RxD0/TOOLRxD/(KR1)
- 19: P12/ANI21/SO00/TxD0/TOOLTxD/(KR2)
- 18: P13/ANI22/SO20/TxD2/(KR3)
- 17: P14/ANI23/SI20/SDA20/RxD2/(KR4)
- 16: P15/ANI24/SCK20/SCL20/PCLBUZ1/(KR5)
- 15: P16/TI01/TO01/INTP5
- 14: P51/ANI25/SO11/INTP2
- 13: P50/ANI26/SI11/SDA11/INTP1

Bottom pins (1–12):
- 1: P60/SCLA0
- 2: P61/SDAA0
- 3: P62
- 4: P63
- 5: P31/ANI29/TI03/TO03/INTP4
- 6: P75/SCK01/SCL01/INTP9/KR5
- 7: P74/SI01/SDA01/INTP8/KR4
- 8: P73/SO01/KR3
- 9: P72/SO21/KR2
- 10: P71/SI21/SDA21/KR1
- 11: P70/ANI28/SCK21/SCL21/KR0
- 12: P30/ANI27/SCK11/SCL11/INTP3/RTC1HZ

Caution　**Connect the REGC pin to Vss via a capacitor (0.47 to 1 μF).**

Remarks 1.　For pin identification, see **1.4　Pin Identification**.
　　　　2.　Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

- 48-pin plastic HWQFN (7 × 7 mm, 0.5 mm pitch)

Top pins (36–25):
- 36: P140/PCLBUZ0/INTP6
- 35: P02/ANI17/TxD1/TI00/(KR0)
- 34: P03/ANI16/RxD1/TO00/(KR1)
- 33: P130
- 32: P20/ANI0/AV$_{REFP}$
- 31: P21/ANI1/AV$_{REFM}$
- 30: P22/ANI2/(KR2)
- 29: P23/ANI3/(KR3)
- 28: P24/ANI4/(KR4)
- 27: P25/ANI5/(KR5)
- 26: P26/ANI6
- 25: P27/ANI7

Left pins (37–48):
- 37: P120/ANI19
- 38: P41/ANI30/TI07/TO07
- 39: P40/TOOL0
- 40: RESET
- 41: P124/XT2/EXCLKS
- 42: P123/XT1
- 43: P137/INTP0
- 44: P122/X2/EXCLK
- 45: P121/X1
- 46: REGC
- 47: V$_{SS}$
- 48: V$_{DD}$

Center: RL78/G1A (Top View)

Right pins (24–13):
- 24: AV$_{SS}$
- 23: AV$_{DD}$
- 22: P150/ANI8
- 21: P10/ANI18/SCK00/SCL00/(KR0)
- 20: P11/ANI20/SI00/SDA00/RxD0/TOOLRxD/(KR1)
- 19: P12/ANI21/SO00/TxD0/TOOLTxD/(KR2)
- 18: P13/ANI22/SO20/TxD2/(KR3)
- 17: P14/ANI23/SI20/SDA20/RxD2/(KR4)
- 16: P15/ANI24/SCK20/SCL20/PCLBUZ1/(KR5)
- 15: P16/TI01/TO01/INTP5
- 14: P51/ANI25/SO11/INTP2
- 13: P50/ANI26/SI11/SDA11/INTP1

Bottom pins (1–12):
- 1: P60/SCLA0
- 2: P61/SDAA0
- 3: P62
- 4: P63
- 5: P31/ANI29/TI03/TO03/INTP4
- 6: P75/SCK01/SCL01/INTP9/KR5
- 7: P74/SI01/SDA01/INTP8/KR4
- 8: P73/SO01/KR3
- 9: P72/SO21/KR2
- 10: P71/SI21/SDA21/KR1
- 11: P70/ANI28/SCK21/SCL21/KR0
- 12: P30/ANI27/SCK11/SCL11/INTP3/RTC1HZ

Caution   Connect the REGC pin to Vss via a capacitor (0.47 to 1 μF).

Remarks 1. For pin identification, see **1.4   Pin Identification**.

   2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

1.3.4 64-pin products

- 64-pin plastic LFQFP (10 × 10 mm, 0.5 mm pitch)

RL78/G1A
(Top View)

Top pins (48–33):
AVss, AVDD, P150/ANI8, P151/ANI9/(KR6), P152/ANI10/(KR7), P153/ANI11/(KR8), P154/ANI12/(KR9), P10/ANI18/SCK00/SCL00/(KR0), P11/ANI20/SI00/SDA00/RxD0/TOOLRxD/(KR1), P12/ANI21/SO00/TxD0/TOOLTxD/(KR2), P13/ANI22/SO20/TxD2/(KR3), P14/ANI23/SI20/SDA20/RxD2/(KR4), P15/ANI24/SCK20/SCL20/(KR5), P16/TI01/TO01/INTP5, P51/ANI25/SO11/INTP2, P50/ANI26/SI11/SDA11/INTP1

Left pins (49–64):
- 49 P27/ANI7
- 50 P26/ANI6/(KR9)
- 51 P25/ANI5/(KR8)
- 52 P24/ANI4/(KR7)
- 53 P23/ANI3/(KR6)
- 54 P22/ANI2/(KR5)
- 55 P21/ANI1/AVREFM
- 56 P20/ANI0/AVREFP
- 57 P130
- 58 P04/SCK10/SCL10/(KR4)
- 59 P03/ANI16/SI10/SDA10/RxD1/(KR3)
- 60 P02/ANI17/SO10/TxD1/(KR2)
- 61 P01/TO00/(KR1)
- 62 P00/TI00/(KR0)
- 63 P141/PCLBUZ1/INTP7
- 64 P140/PCLBUZ0/INTP6

Right pins (32–17):
- 32 P30/ANI27/SCK11/SCL11/INTP3/RTC1HZ
- 31 P05/TI05/TO05/KR8
- 30 P06/TI06/TO06/KR9
- 29 P70/ANI28/SCK21/SCL21/KR0
- 28 P71/SI21/SDA21/KR1
- 27 P72/SO21/KR2
- 26 P73/SO01/KR3
- 25 P74/SI01/SDA01/INTP8/KR4
- 24 P75/SCK01/SCL01/INTP9/KR5
- 23 P76/INTP10/KR6
- 22 P77/INTP11/KR7
- 21 P31/ANI29/TI03/TO03/INTP4
- 20 P63
- 19 P62
- 18 P61/SDAA0
- 17 P60/SCLA0

Bottom pins (1–16):
P120/ANI19, P43, P42/TI04/TO04, P41/ANI30/TI07/TO07, P40/TOOL0, RESET, P124/XT2/EXCLKS, P123/XT1, P137/INTP0, P122/X2/EXCLK, P121/X1, REGC, Vss, EVss0, VDD, EVDD0

Cautions 1. Make EVss0 pin the same potential as Vss pin.

2. Make VDD pin the potential that is higher than EVDD0 pin.

3. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μF).

Remarks 1. For pin identification, see **1.4 Pin Identification.**

2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the VDD and EVDD0 pins and connect the Vss and EVss0 pins to separate ground lines.

**3.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

- 64-pin plastic VFBGA (4 × 4 mm, 0.4 mm pitch)

Top View

Bottom View

RL78/G1A
(Top View)

8
7
6
5
4
3
2
1

A   B   C   D   E   F   G   H

H   G   F   E   D   C   B   A

Index mark

Pin No.	Name	Pin No.	Name	Pin No.	Name	Pin No.	Name
A1	P05/TI05/TO05/KR8	C1	P51/ANI25/SO11/INTP2	E1	P153/ANI11/(KR8)	G1	AV_{DD}
A2	P30/ANI27/SCK11/SCL11/INTP3/RTC1HZ	C2	P71/SI21/SDA21/KR1	E2	P154/ANI12/(KR9)	G2	P25/ANI5/(KR8)
A3	P70/ANI28/SCK21/SCL21/KR0	C3	P74/SI01/SDA01/INTP8/KR4	E3	P10/ANI18/SCK00/SCL00/(KR0)	G3	P24/ANI4/(KR7)
A4	P75/SCK01/SCL01/INTP9/KR5	C4	P16/TI01/TO01/INTP5	E4	P11/ANI20/SI00/SDA00/RxD0/TOOLRxD/(KR1)	G4	P22/ANI2/(KR5)
A5	P77/INTP11/KR7	C5	P15/ANI24/SCK20/SCL20/(KR5)	E5	P03/ANI16/SI10/SDA10/RxD1/(KR3)	G5	P130
A6	P61/SDAA0	C6	P63	E6	P41/ANI30/TI07/TO07	G6	P02/ANI17/SO10/TxD1/(KR2)
A7	P60/SCLA0	C7	V_{SS}	E7	$\overline{RESET}$	G7	P00/TI00/(KR0)
A8	EV_{DD0}	C8	P121/X1	E8	P137/INTP0	G8	P124/XT2/EXCLKS
B1	P50/ANI26 /SI11/SDA11/INTP1	D1	P13/ANI22/SO20/TxD2/(KR3)	F1	P150/ANI8	H1	AV_{SS}
B2	P72/SO21/KR2	D2	P06/TI06/TO06/KR9	F2	P151/ANI9/(KR6)	H2	P27/ANI7
B3	P73/SO01/KR3	D3	P12/ANI21/SO00/TxD0/TOOLTxD/(KR2)	F3	P152/ANI10/(KR7)	H3	P26/ANI6/(KR9)
B4	P76/INTP10/KR6	D4	P14/ANI23/SI20/SDA20/RxD2/(KR4)	F4	P21/ANI1/AV_{REFM}	H4	P23/ANI3/(KR6)
B5	P31/ANI29/TI03/TO03/INTP4	D5	P42/TI04/TO04	F5	P04/SCK10/SCL10/(KR4)	H5	P20/ANI0/AV_{REFP}
B6	P62	D6	P40/TOOL0	F6	P43	H6	P141/PCLBUZ1/INTP7
B7	V_{DD}	D7	REGC	F7	P01/TO00/(KR1)	H7	P140/PCLBUZ0/INTP6
B8	EV_{SS0}	D8	P122/X2/EXCLK	F8	P123/XT1	H8	P120/ANI19

Cautions 1.   Make EV_{SS0} pin the same potential as V_{SS} pin.

2.   Make V_{DD} pin the potential that is higher than EV_{DD0} pin.

3.   Connect the REGC pin to Vss via a capacitor (0.47 to 1 μF).

Remarks 1.   For pin identification, see **1.4   Pin Identification.**

2.   When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V_{DD} and EV_{DD0} pins and connect the V_{SS} and EV_{SS0} pins to separate ground lines.

3.   Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

RENESAS

1.4   Pin Identification

ANI0 to ANI12, ANI16 to ANI30:	Analog input	PCLBUZ0, PCLBUZ1:	Programmable clock output/buzzer output
AV_{DD}:	Analog power supply	REGC:	Regulator capacitance
AV_{SS}:	Analog ground	RESET:	Reset
AV_{REFM}:	A/D converter reference potential ($-$ side) input	RTC1HZ:	Real-time clock correction clock (1 Hz) output
AV_{REFP}:	A/D converter reference potential (+ side) input	RxD0 to RxD2:	Receive data
EV_{DD0}:	Power supply for port	SCK00, SCK01, SCK10, SCK11, SCK20, SCK21:	Serial clock input/output
EV_{SS0}:	Ground for port	SCLA0, SCL00, SCL01,	
EXCLK:	External clock input (main system clock)	SCL10, SCL11, SCL20, SCL21:	Serial clock output
EXCLKS:	External clock input (subsystem clock)	SDAA0, SDA00, SDA01, SDA10, SDA11, SDA20,	
INTP0 to INTP11:	Interrupt Request from External	SDA21:	Serial data input/output
		SI00, SI01, SI10, SI11,	
KR0 to KR9:	Key return	SI20, SI21:	Serial data input
P00 to P06:	Port 0	SO00, SO01, SO10,	
P10 to P16:	Port 1	SO11, SO20, SO21:	Serial data output
P20 to P27:	Port 2	TI00, TI01, TI03 to TI07:	Timer input
P30, P31:	Port 3	TO00, TO01,	
P40 to P43:	Port 4	TO03 to TO07:	Timer output
P50, P51:	Port 5	TOOL0:	Data input/output for tool
P60 to P63:	Port 6	TOOLRxD, TOOLTxD:	Data input/output for external device
P70 to P77:	Port 7	TxD0 to TxD2:	Transmit data
P120 to P124:	Port 12	V_{DD}:	Power supply
P130, P137:	Port 13	V_{SS}:	Ground
P140, P141:	Port 14	X1, X2:	Crystal oscillator (main system clock)
P150 to P154:	Port 15	XT1, XT2:	Crystal oscillator (subsystem clock)

1.5   Block Diagram

1.5.1   25-pin products

Remark   Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

1.5.2 32-pin products

TIMER ARRAY UNIT (8ch)
- ch0 — TI00/P02, TO00/P03
- ch1
- ch2
- ch3 — TI03/TO03/P31
- ch4
- ch5
- ch6
- ch7 — RxD2/P14

WINDOW WATCHDOG TIMER

LOW-SPEED ON-CHIP OSCILLATOR

INTERVAL TIMER

REAL-TIME CLOCK

RL78 CPU CORE
- CODE FLASH MEMORY
- DATA FLASH MEMORY

SERIAL ARRAY UNIT0 (4ch)
- UART0 — RxD0/P11, TxD0/P12
- UART1 — RxD1/P03, TxD1/P02
- CSI00 — SCK00/P10, SI00/P11, SO00/P12
- CSI11 — SCK11/P30, SI11/P50, SO11/P51
- IIC00 — SCL00/P10, SDA00/P11
- IIC11 — SCL11/P30, SDA11/P50

SERIAL ARRAY UNIT1 (2ch)
- UART2 (LINSEL) — RxD2/P14, TxD2/P13
- CSI20 — SCK20/P15, SI20/P14, SO20/P13
- IIC20 — SCL20/P15, SDA20/P14

RAM

V$_{DD}$, AV$_{DD}$ V$_{SS}$, AV$_{SS}$ TOOLRxD/P11, TOOLTxD/P12

SERIAL INTERFACE IICA0 — SDAA0/P61, SCLA0/P60

BUZZER OUTPUT / CLOCK OUTPUT CONTROL — 2 PCLBUZ0/P31, PCLBUZ1/P15

MULTIPLIER & DIVIDER, MULTIPLY-ACCUMULATOR

CRC

DIRECT MEMORY ACCESS CONTROL

BCD ADJUSTMENT

PORT 0 — 2 P02, P03
PORT 1 — 6 P10 to P15
PORT 2 — 5 P20 to P24
PORT 3 — 2 P30, P31
PORT 4 — P40
PORT 5 — 2 P50, P51
PORT 6 — 3 P60 to P62
PORT 7 — P70
PORT 12 — P120, 2 P121, P122
PORT 13 — P137

KEY RETURN — 1(6) KR0/P70 (KR0/P10 to KR5/P15) (KR0/P120, KR1/P02, KR2/P03, KR3/P22 to KR5/P24)

A/D CONVERTER — 5 ANI0/P20 to ANI4/P24
13 ANI16/P01, ANI17/P00, ANI18/P10, ANI19/P120 to ANI24/P15, ANI26/P50, ANI27/P30, ANI28/P70, ANI29/P31
AV$_{REFP}$/P20
AV$_{REFM}$/P21

POWER ON RESET/ VOLTAGE DETECTOR — POR/LVD CONTROL

RESET CONTROL

ON-CHIP DEBUG — TOOL0/P40

SYSTEM CONTROL
HIGH-SPEED ON-CHIP OSCILLATOR — $\overline{RESET}$, X1/P121, X2/EXCLK/P122

VOLTAGE REGULATOR — REGC

INTERRUPT CONTROL — RxD2/P14, INTP0/P137, 2 INTP1/P50, INTP2/P51, 2 INTP3/P30, INTP4/P31

Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

1.5.3 48-pin products

TIMER ARRAY UNIT (8ch)
- ch0 — TI00/P02, TO00/P03
- ch1 — TI01/TO01/P16
- ch2
- ch3 — TI03/TO03/P31
- ch4
- ch5
- ch6
- ch7 — TI07/TO07/P41, RxD2/P14

WINDOW WATCHDOG TIMER

LOW-SPEED ON-CHIP OSCILLATOR → INTERVAL TIMER

REAL-TIME CLOCK — RTC1HZ/P30

SERIAL ARRAY UNIT0 (4ch)
- UART0 — RxD0/P11, TxD0/P12
- UART1 — RxD1/P03, TxD1/P02
- CSI00 — SCK00/P10, SI00/P11, SO00/P12
- CSI01 — SCK01/P75, SI01/P74, SO01/P73
- CSI11 — SCK11/P30, SI11/P50, SO11/P51
- IIC00 — SCL00/P10, SDA00/P11
- IIC01 — SCL01/P75, SDA01/P74
- IIC11 — SCL11/P30, SDA11/P50

SERIAL ARRAY UNIT1 (2ch)
- UART2 [LINSEL] — RxD2/P14, TxD2/P13
- CSI20 — SCK20/P15, SI20/P14, SO20/P13
- CSI21 — SCK21/P70, SI21/P71, SO21/P72
- IIC20 — SCL20/P15, SDA20/P14
- IIC21 — SCL21/P70, SDA21/P71

RL78 CPU CORE

CODE FLASH MEMORY

DATA FLASH MEMORY

RAM

VDD, AVDD   VSS, AVSS   TOOLRxD/P11, TOOLTxD/P12

SERIAL INTERFACE IICA0 — SDAA0/P61, SCLA0/P60

BUZZER OUTPUT / CLOCK OUTPUT CONTROL — 2 PCLBUZ0/P140, PCLBUZ1/P15

MULTIPLIER & DIVIDER, MULTIPLY-ACCUMULATOR

DIRECT MEMORY ACCESS CONTROL

BCD ADJUSTMENT

CRC

PORT 0 — 2 P02, P03
PORT 1 — 7 P10 to P16
PORT 2 — 8 P20 to P27
PORT 3 — 2 P30, P31
PORT 4 — 2 P40, P41
PORT 5 — 2 P50, P51
PORT 6 — 4 P60 to P63
PORT 7 — 6 P70 to P75
PORT 12 — P120, 4 P121 to P124
PORT 13 — P130, P137
PORT 14 — P140
PORT 15 — P150

A/D CONVERTER
- 9 ANI0/P20 to ANI7/P2, ANI8/P150
- 15 ANI16/P03, ANI17/P02, ANI18/P147, ANI19/P120, ANI20/P11 to ANI24/P15, ANI25, P51, ANI26/P50, P30/ANI27, ANI28/P70, ANI29/P31, ANI30/P41
- AVREFP/P20
- AVREFM/P21

KEY RETURN — 6(6) KR0/P70 to KR5/P75 (KR0/P10 to KR5/P15) (KR0/P02, KR1/P03, KR2/P22 to KR5/P25)

POWER ON RESET/ VOLTAGE DETECTOR — POR/LVD CONTROL

RESET CONTROL

ON-CHIP DEBUG — TOOL0/P40

SYSTEM CONTROL / HIGH-SPEED ON-CHIP OSCILLATOR
- RESET
- X1/P121
- X2/EXCLK/P122
- XT1/P123
- XT2/EXCLKS/P124

VOLTAGE REGULATOR — REGC

INTERRUPT CONTROL
- RxD2/P14
- INTP0/P137
- 2 INTP1/P50, INTP2/P51
- 2 INTP3/P30, INTP4/P31
- INTP5/P16
- INTP6/P140
- 2 INTP8/P74, INTP9/P75

Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

1.5.4 64-pin products

TIMER ARRAY UNIT (8ch)

TI00/P00 — ch0
TO00/P01

TI01/TO01/P16 — ch1

ch2

TI03/TO03/P31 — ch3

TI04/TO04/P42 — ch4

TI05/TO05/P05 — ch5

TI06/TO06/P06 — ch6

TI07/TO07/P41 — ch7
RxD2/P14

WINDOW WATCHDOG TIMER

LOW-SPEED ON-CHIP OSCILLATOR

INTERVAL TIMER

RTC1HZ/P30 — REAL-TIME CLOCK

SERIAL ARRAY UNIT0 (4ch)

RxD0/P11 — UART0
TxD0/P12

RxD1/P03 — UART1
TxD1/P02

SCK00/P10 — CSI00
SI00/P11
SO00/P12

SCK01/P75 — CSI01
SI01/P74
SO01/P73

SCK10/P04 — CSI10
SI10/P03
SO10/P02

SCK11/P30 — CSI11
SI11/P50
SO11/P51

SCL00/P10 — IIC00
SDA00/P11

SCL01/P75 — IIC01
SDA01/P74

SCL10/P04 — IIC10
SDA10/P03

SCL11/P30 — IIC11
SDA11/P50

SERIAL ARRAY UNIT1 (2ch)

RxD2/P14 — UART2
TxD2/P13   LINSEL

SCK20/P15 — CSI20
SI20/P14
SO20/P13

SCK21/P70 — CSI21
SI21/P71
SO21/P72

SCL20/P15 — IIC20
SDA20/P14

SCL21/P70 — IIC21
SDA21/P71

RL78 CPU CORE

CODE FLASH MEMORY

DATA FLASH MEMORY

RAM

V_{DD}, V_{SS}, TOOLRxD/P11,
EV_{DD0}, EV_{SS0}, TOOLTxD/P12
AV_{DD} AV_{SS}

SERIAL INTERFACE IICA0 — SDAA0/P61
— SCLA0/P60

BUZZER OUTPUT

CLOCK OUTPUT CONTROL — 2 PCLBUZ0/P140,
PCLBUZ1/P141

MULTIPLIER& DIVIDER, MULTIPLY-ACCUMULATOR

DIRECT MEMORY ACCESS CONTROL

BCD ADJUSTMENT

CRC

PORT 0 — 7 P00 to P06
PORT 1 — 7 P10 to P16
PORT 2 — 8 P20 to P27
PORT 3 — 2 P30, P31
PORT 4 — 4 P40 to P43
PORT 5 — 2 P50, P51
PORT 6 — 4 P60 to P63
PORT 7 — 8 P70 to P77
PORT 12 — P120
4 P121 to P124
PORT 13 — P130
— P137
PORT 14 — 2 P140, P141
PORT 15 — 5 P150 to P154

A/D CONVERTER
13 ANI0/P20 to ANI7/P27,
ANI8/P150 to ANI12/P154
15 ANI16/P03, ANI17/P02, ANI18/P10,
ANI19/P120, ANI20/P11 to ANI24/P15,
ANI25//P51, ANI26/P50, ANI27/P30,
ANI28/P70ANI29/P31, ANI30/P41
AV_{REFP}/P20
AV_{REFM}/P21

KEY RETURN
KR0/P70 to KR7/P77, KR8/P05, KR9/P06
10 (10) (KR0/P00 to KR4/P04, KR5/P22 to KR9/P26)
(KR0/P10 to KR5/P15, KR6/P151 to KR9/P154)

POWER ON RESET/ VOLTAGE DETECTOR — POR/LVD CONTROL

RESET CONTROL

ON-CHIP DEBUG — TOOL0/P40

SYSTEM CONTROL
HIGH-SPEED ON-CHIP OSCILLATOR
RESET
X1/P121
X2/EXCLK/P122
XT1/P123
XT2/EXCLKS/P124

VOLTAGE REGULATOR — REGC

INTERRUPT CONTROL
RxD2/P14
INTP0/P137
2 INTP1/P50, INTP2/P51
2 INTP3/P30, INTP4/P31
INTP5/P16
2 INTP6/P140, INTP7/P141
2 INTP8/P74, INTP9/P75
2 INTP10/P76, INTP11/P77

Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

1.6 Outline of Functions

(1/2)

Item		25-pin	32-pin	48-pin	64-pin
		R5F10E8x	R5F10EBx	R5F10EGx	R5F10ELx
Code flash memory (KB)		16 to 64	16 to 64	16 to 64	32 to 64
Data flash memory (KB)		4	4	4	4
RAM (KB)		2 to 4[Note1]	2 to 4[Note1]	2 to 4[Note1]	2 to 4[Note1]
Address space		1 MB			
Main system clock	High-speed system clock	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (High-speed main) mode: 1 to 20 MHz (V_{DD} = 2.7 to 3.6 V), HS (High-speed main) mode: 1 to 16 MHz (V_{DD} = 2.4 to 3.6 V), LS (Low-speed main) mode: 1 to 8 MHz (V_{DD} = 1.8 to 3.6 V), LV (Low-voltage main) mode: 1 to 4 MHz (V_{DD} = 1.6 to 3.6 V)			
	High-speed on-chip oscillator	HS (High-speed main) mode : 1 to 32 MHz (V_{DD} = 2.7 to 3.6 V), HS (High-speed main) mode : 1 to 16 MHz (V_{DD} = 2.4 to 3.6 V), LS (Low-speed main) mode : 1 to 8 MHz (V_{DD} = 1.8 to 3.6 V), LV (Low-voltage main) mode : 1 to 4 MHz (V_{DD} = 1.6 to 3.6 V)			
Subsystem clock		−		XT1 (crystal) oscillation, external subsystem clock input (EXCLKS) 32.768 kHz (TYP.)	
Low-speed on-chip oscillator		15 kHz (TYP.)			
General-purpose register		(8-bit register × 8) × 4 bank			
Minimum instruction execution time		0.03125 μs (High-speed on-chip oscillator: f_{IH} = 32 MHz operation)			
		0.05 μs (High-speed system clock: f_{MX} = 20 MHz operation)			
		−		30.5 μs (Subsystem clock: f_{SUB} = 32.768 kHz operation)	
Instruction set		• Data transfer (8/16 bits) • Adder and subtractor/logical operation (8/16 bits) • Multiplication (8 bits × 8 bits) • Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc.			
I/O port	Total	19	26	42	56
	CMOS I/O	14 (N-ch O.D. I/O [V_{DD} withstand voltage]: 6)	20 (N-ch O.D. I/O [V_{DD} withstand voltage]: 9)	32 (N-ch O.D. I/O [V_{DD} withstand voltage]: 11)	46 (N-ch O.D. I/O [V_{DD} withstand voltage]: 12)
	CMOS input	3	3	5	5
	CMOS output	−	−	1	1
	N-ch open-drain I/O (6 V tolerance)	2	3	4	4
Timer	16-bit timer	8 channels			
	Watchdog timer	1 channel			
	Real-time clock (RTC)	1 channel[Note 2]		1 channel	
	12-bit interval timer (IT)	1 channel			
	Timer output	2 channels (PWM outputs: 1[Note 3])		4 channels (PWM outputs: 3 [Note 3])	7 channels (PWM outputs: 6 [Note 3])
	RTC output	−		1 • 1 Hz (subsystem clock: f_{SUB} = 32.768 kHz)	

Notes 1. In the case of the 4 KB, this is about 3 KB when the self-programming function and data flash function are used. (For details, see **CHAPTER 3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS TA = −40 to +105°C)**)

2. Only the constant-period interrupt function when the low-speed on-chip oscillator clock (f_{IL}) is selected.

3. The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves). (**6.9.3 Operation as multiple PWM output function**).

(2/2)

Item		25-pin	32-pin	48-pin	64-pin
		R5F10E8x	R5F10EBx	R5F10EGx	R5F10ELx
Clock output/buzzer output		1	2	2	2
		• 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: f_{MAIN} = 20 MHz operation)		• 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: f_{MAIN} = 20 MHz operation) • 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: f_{SUB} = 32.768 kHz operation)	
8/12-bit resolution A/D converter		13 channels	18 channels	24 channels	28 channels
Serial interface		[25-pin products] • Simplified SPI (CSI): 1 channel/simplified I²C: 1 channel/UART: 1 channel • Simplified SPI (CSI): 1 channel/simplified I²C: 1 channel/UART: 1 channel [32-pin products] • Simplified SPI (CSI): 1 channel/simplified I²C: 1 channel/UART: 1 channel • Simplified SPI (CSI): 1 channel/simplified I²C: 1 channel/UART: 1 channel • Simplified SPI (CSI): 1 channel/simplified I²C: 1 channel/UART (UART supporting LIN-bus): 1 channel [48-pin products] • Simplified SPI (CSI): 2 channels/simplified I²C: 2 channels/UART: 1 channel • Simplified SPI (CSI): 1 channel/simplified I²C: 1 channel/UART: 1 channel • Simplified SPI (CSI): 2 channels/simplified I²C: 2 channels/UART (UART supporting LIN-bus): 1 channel [64-pin products] • Simplified SPI (CSI): 2 channels/simplified I²C: 2 channels/UART: 1 channel • Simplified SPI (CSI): 2 channels/simplified I²C: 2 channels/UART: 1 channel • Simplified SPI (CSI): 2 channels/simplified I²C: 2 channels/UART (UART supporting LIN-bus): 1 channel			
	I²C bus	1 channel	1 channel	1 channel	1 channel
Multiplier and divider/multiply-accumulator		• 16 bits × 16 bits = 32 bits (Unsigned or signed) • 32 bits ÷ 32 bits = 32 bits (Unsigned) • 16 bits × 16 bits + 32 bits = 32 bits (Unsigned or signed)			
DMA controller		2 channels			
Vectored interrupt sources	Internal	24	27	27	27
	External	6	6	10	13
Key interrupt		0 ch (4 ch)[Note 1]	1 ch (6 ch)[Note 1]	6 ch	10 ch
Reset		• Reset by $\overline{\text{RESET}}$ pin • Internal reset by watchdog timer • Internal reset by power-on-reset • Internal reset by voltage detector • Internal reset by illegal instruction execution[Note 2] • Internal reset by RAM parity error • Internal reset by illegal-memory access			
Power-on-reset circuit		• Power-on-reset: 1.51 V (TYP.) • Power-down-reset: 1.50 V (TYP.)			
Voltage detector		• Rising edge : 1.67 V to 3.14 V (12 stages) • Falling edge : 1.63 V to 3.06 V (12 stages)			
On-chip debug function		Provided			
Power supply voltage		V_{DD} = 1.6 to 3.6 V			
Operating ambient temperature		T_A = −40 to +85°C (A: Consumer application), T_A = −40 to +105°C (G: Industrial application)			

Notes 1.   Can be used by the Peripheral I/O redirection register (PIOR).

2.   The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

2.   ELECTRICAL   SPECIFICATIONS   (T$_A$ =   −40   to   +85°C)

This chapter describes the following electrical specifications.

Target products   A: Consumer applications   T$_A$ = −40 to +85°C
                                                     R5F10E8AALA, R5F10E8CALA, R5F10E8DALA, R5F10E8EALA
                                                     R5F10EBAANA, R5F10EBCANA, R5F10EBDANA, R5F10EBEANA
                                                     R5F10EGAAFB, R5F10EGCAFB, R5F10EGDAFB, R5F10EGEAFB
                                                     R5F10EGAANA, R5F10EGCANA, R5F10EGDANA, R5F10EGEANA
                                                     R5F10ELCAFB, R5F10ELDAFB, R5F10ELEAFB
                                                     R5F10ELCABG, R5F10ELDABG, R5F10ELEABG
           G: Industrial applications   When T$_A$ = −40 to +105°C products is used in the range of T$_A$ = −40
               to +85°C
               R5F10EBAGNA, R5F10EBCGNA, R5F10EBDGNA, R5F10EBEGNA
               R5F10EGAGFB, R5F10EGCGFB, R5F10EGDGFB, R5F10EGEGFB
               R5F10EGAGNA, R5F10EGCGNA, R5F10EGDGNA, R5F10EGEGNA
               R5F10ELCGFB, R5F10ELDGFB, R5F10ELEGFB

Cautions 1. **The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation.   Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed.   Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.**

               2. **With products not provided with an EV$_{DD0}$ or EV$_{SS0}$ pin, replace EV$_{DD0}$ with V$_{DD}$, or replace EV$_{SS0}$ with V$_{SS}$.**

2.1 Absolute Maximum Ratings

Absolute Maximum Ratings (T$_A$ = 25°C) (1/2)

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	V$_{DD}$		−0.5 to +6.5	V
	EV$_{DD0}$		−0.5 to +6.5	V
	AV$_{DD}$		−0.5 to +4.6	V
	AV$_{REFP}$		−0.3 to AV$_{DD}$ +0.3[Note 3]	V
	EV$_{SS0}$		−0.5 to +0.3	V
	AV$_{SS}$		−0.5 to +0.3	V
	AV$_{REFM}$		−0.3 to AV$_{DD}$ +0.3[Note 3] and AV$_{REFM}$ ≤ AV$_{REFP}$	V
REGC pin input voltage	V$_{IREGC}$	REGC	−0.3 to +2.8 and −0.3 to V$_{DD}$ +0.3[Note 1]	V
Input voltage	V$_{I1}$	P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P70 to P77, P120, P140, P141	−0.3 to EV$_{DD0}$ +0.3 and −0.3 to V$_{DD}$ +0.3[Note 2]	V
	V$_{I2}$	P60 to P63 (N-ch open-drain)	−0.3 to +6.5	V
	V$_{I3}$	P121 to P124, P137, EXCLK, EXCLKS, $\overline{RESET}$	−0.3 to V$_{DD}$ +0.3[Note 2]	V
	V$_{I4}$	P20 to P27, P150 to P154	−0.3 to AV$_{DD}$ +0.3[Note 2]	V
Output voltage	V$_{O1}$	P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P60 to P63, P70 to P77, P120, P130, P140, P141	−0.3 to EV$_{DD0}$ +0.3[Note 2]	V
	V$_{O2}$	P20 to P27, P150 to P154	−0.3 to AV$_{DD}$ +0.3[Note 2]	V
Analog input voltage	V$_{AI1}$	ANI16 to ANI30	−0.3 to EV$_{DD0}$ +0.3 and −0.3 to AV$_{REF(+)}$ +0.3[Notes 2, 4]	V
	V$_{AI2}$	ANI0 to ANI12	−0.3 to AV$_{DD}$ +0.3 and −0.3 to AV$_{REF(+)}$ +0.3[Notes 2, 4]	V

Notes 1. Connect the REGC pin to V$_{SS}$ via a capacitor (0.47 to 1 μF). This value regulates the absolute maximum rating of the REGC pin.   Do not use this pin with voltage applied to it.
   2. Must be 6.5 V or lower.
   3. Must be 4.6 V or lower.
   4. Do not exceed AV$_{REF(+)}$ + 0.3 V in case of A/D conversion target pin.

Caution   Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remarks 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
   2. AV$_{REF(+)}$: + side reference voltage of the A/D converter.
   3. V$_{SS}$: Reference voltage

Absolute Maximum Ratings (T$_A$ = 25°C) (2/2)

Parameter	Symbols	Conditions		Ratings	Unit
Output current, high	I$_{OH1}$	Per pin	P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P70 to P77, P120, P130, P140, P141	−40	mA
		Total of all pins −170 mA	P00 to P04, P40 to P43, P120, P130, P140, P141	−70	mA
			P05, P06, P10 to P16, P30, P31, P50, P51, P70 to P77,	−100	mA
	I$_{OH2}$	Per pin	P20 to P27, P150 to P154	−0.1	mA
		Total of all pins		−1.3	mA
Output current, low	I$_{OL1}$	Per pin	P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P60 to P63, P70 to P77, P120, P130, P140, P141	40	mA
		Total of all pins 170 mA	P00 to P04, P40 to P43, P120, P130, P140, P141	70	mA
			P05, P06, P10 to P16, P30, P31, P50, P51, P60 to P63, P70 to P77	100	mA
	I$_{OL2}$	Per pin	P20 to P27, P150 to P154	0.4	mA
		Total of all pins		6.4	mA
Operating ambient temperature	T$_A$	In normal operation mode		−40 to +85	°C
		In flash memory programming mode			
Storage temperature	T$_{stg}$			−65 to +150	°C

Caution **Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.**

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

2.2 Oscillator Characteristics

2.2.1 X1, XT1 oscillator characteristics

(T$_A$ = −40 to +85°C, 1.6 V ≤ V$_{DD}$ ≤ 3.6 V, V$_{SS}$ = 0 V)

Parameter	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation frequency (f$_X$)**Note**	Ceramic resonator/crystal resonator	2.7 V ≤ V$_{DD}$ ≤ 3.6 V	1.0		20.0	MHz
		2.4 V ≤ V$_{DD}$ < 2.7 V	1.0		16.0	MHz
		1.8 V ≤ V$_{DD}$ < 2.4 V	1.0		8.0	MHz
		1.6 V ≤ V$_{DD}$ < 1.8 V	1.0		4.0	MHz
XT1 clock oscillation frequency (f$_X$)**Note**	Crystal resonator		32	32.768	35	kHz

Note Indicates only permissible oscillator frequency ranges. See AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution   Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

2.2.2 On-chip oscillator characteristics

(T$_A$ = −40 to +85°C, 1.6 V ≤ V$_{DD}$ ≤ 3.6 V, V$_{SS}$ = 0 V)

Oscillators	Parameters	Conditions		MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency**Notes 1, 2**	f$_{IH}$			1		32	MHz
High-speed on-chip oscillator clock frequency accuracy		−20 to +85 °C	1.8 V ≤ V$_{DD}$ ≤ 3.6 V	−1.0		+1.0	%
			1.6 V ≤ V$_{DD}$ < 1.8 V	−5.0		+5.0	%
		−40 to −20 °C	1.8 V ≤ V$_{DD}$ ≤ 3.6 V	−1.5		+1.5	%
			1.6 V ≤ V$_{DD}$ < 1.8 V	−5.5		+5.5	%
Low-speed on-chip oscillator clock frequency	f$_{IL}$				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				−15		+15	%

Notes 1. High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte (000C2H/010C2H) and bits 0 to 2 of HOCODIV register.
2. This indicates the oscillator characteristics only. See AC Characteristics for instruction execution time.

2.3   DC Characteristics

2.3.1   Pin characteristics

(T$_A$ = −40 to +85°C, 1.6 V ≤ AV$_{DD}$ ≤ V$_{DD}$ ≤ 3.6 V, 1.6 V ≤ EV$_{DD0}$ ≤ V$_{DD}$ ≤ 3.6 V, V$_{SS}$ = EV$_{SS0}$ = 0 V)   (1/5)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high[Note 1]	I$_{OH1}$	Per pin for P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P70 to P77, P120, P130, P140, P141	1.6 V ≤ EV$_{DD0}$ ≤ 3.6 V			−10.0[Note 2]	mA
		Total of P00 to P04, P40 to P43, P120, P130, P140, P141 (When duty ≤ 70%[Note 3])	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V			−10.0	mA
			1.8 V ≤ EV$_{DD0}$ < 2.7 V			−5.0	mA
			1.6 V ≤ EV$_{DD0}$ < 1.8 V			−2.5	mA
		Total of P05, P06, P10 to P16, P30, P31, P50, P51, P70 to P77, (When duty ≤ 70%[Note 3])	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V			−19.0	mA
			1.8 V ≤ EV$_{DD0}$ < 2.7 V			−10.0	mA
			1.6 V ≤ EV$_{DD0}$ < 1.8 V			−5.0	mA
		Total of all pins (When duty ≤ 70%[Note 3])	1.6 V ≤ EV$_{DD0}$ ≤ 3.6 V			−29.0	mA
	I$_{OH2}$	Per pin for P20 to P27, P150 to P154	1.6 V ≤ AV$_{DD}$ ≤ 3.6 V			−0.1[Note 2]	mA
		Total of all pins (When duty ≤ 70%[Note 3])	1.6 V ≤ AV$_{DD}$ ≤ 3.6 V			−1.3	mA

Notes 1. Value of current at which the device operation is guaranteed even if the current flows from the EV$_{DD0}$, V$_{DD}$ pins to an output pin.

   2. However, do not exceed the total current value.

   3. Specification under conditions where the duty factor ≤ 70%.
   The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

   - Total output current of pins = (I$_{OH}$ × 0.7)/(n × 0.01)
     <Example> Where n = 80% and I$_{OH}$ = −10.0 mA
                 Total output current of pins = (−10.0 × 0.7)/(80 × 0.01) ≅ −8.7 mA

   However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Caution   P00, P02 to P04, P10 to P15, P43, P50, P71, and P74 do not output high level in N-ch open-drain mode.

Remark   Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(T$_A$ = −40 to +85°C, 1.6 V ≤ AV$_{DD}$ ≤ V$_{DD}$ ≤ 3.6 V, 1.6 V ≤ EV$_{DD0}$ ≤ V$_{DD}$ ≤ 3.6 V, V$_{SS}$ = EV$_{SS0}$ = 0 V)   (2/5)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, low[Note 1]	I$_{OL1}$	Per pin for P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P70 to P77, P120, P130, P140, P141				20.0[Note 2]	mA
		Per pin for P60 to P63				15.0[Note 2]	mA
		Total of P00 to P04, P40 to P43, P120, P130, P140, P141 (When duty ≤ 70%[Note 3])	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V			15.0	mA
			1.8 V ≤ EV$_{DD0}$ < 2.7 V			9.0	mA
			1.6 V ≤ EV$_{DD0}$ < 1.8 V			4.5	mA
		Total of P05, P06, P10 to P16, P30, P31, P50, P51, P60 to P63, P70 to P77 (When duty ≤ 70%[Note 3])	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V			35.0	mA
			1.8 V ≤ EV$_{DD0}$ < 2.7 V			20.0	mA
			1.6 V ≤ EV$_{DD0}$ < 1.8 V			10.0	mA
		Total of all pins (When duty ≤ 70%[Note 3])				50.0	mA
	I$_{OL2}$	Per pin for P20 to P27, P150 to P154				0.4[Note 2]	mA
		Total of all pins (When duty ≤ 70%[Note 3])	1.6 V ≤ AV$_{DD}$ ≤ 3.6 V			5.2	mA

Notes 1. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the EV$_{SS0}$ and V$_{SS}$ pin.

   2. However, do not exceed the total current value.

   3. Specification under conditions where the duty factor ≤ 70%.

   The output current value that has changed to the duty factor > 70% the duty ratio can can be calculated with the following expression (when changing the duty factor from 70% to n%).

   - Total output current of pins = (I$_{OL}$ × 0.7)/(n × 0.01)

   <Example> Where n = 80% and I$_{OL}$ = 10.0 mA

   Total output current of pins = (10.0 × 0.7)/(80 × 0.01) ≅ 8.7 mA

   However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(T$_A$ = −40 to +85°C, 1.6 V ≤ AV$_{DD}$ ≤ V$_{DD}$ ≤ 3.6 V, 1.6 V ≤ EV$_{DD0}$ ≤ V$_{DD}$ ≤ 3.6 V, V$_{SS}$ = EV$_{SS0}$ = 0 V) **(3/5)**

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage, high	V$_{IH1}$	P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P70 to P77, P120, P140, P141	Normal input buffer	0.8EV$_{DD0}$		EV$_{DD0}$	V
	V$_{IH2}$	P01, P03, P04, P10, P11, P13 to P16, P43	TTL input buffer 3.3 V ≤ EV$_{DD0}$ ≤ 3.6 V	2.0		EV$_{DD0}$	V
			TTL input buffer 1.6 V ≤ EV$_{DD0}$ < 3.3 V	1.5		EV$_{DD0}$	V
	V$_{IH3}$	P20 to P27, P150 to P154		0.7AV$_{DD}$		AV$_{DD}$	V
	V$_{IH4}$	P60 to P63		0.7EV$_{DD0}$		6.0	V
	V$_{IH5}$	P121 to P124, P137, EXCLK, EXCLKS, $\overline{\text{RESET}}$		0.8V$_{DD}$		V$_{DD}$	V
Input voltage, low	V$_{IL1}$	P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P70 to P77, P120, P140, P141	Normal input buffer	0		0.2EV$_{DD0}$	V
	V$_{IL2}$	P01, P03, P04, P10, P11, P13 to P16, P43	TTL input buffer 3.3 V ≤ EV$_{DD0}$ ≤ 3.6 V	0		0.5	V
			TTL input buffer 1.6 V ≤ EV$_{DD0}$ < 3.3 V	0		0.32	V
	V$_{IL3}$	P20 to P27, P150 to P154		0		0.3AV$_{DD}$	V
	V$_{IL4}$	P60 to P63		0		0.3EV$_{DD0}$	V
	V$_{IL5}$	P121 to P124, P137, EXCLK, EXCLKS, $\overline{\text{RESET}}$		0		0.2V$_{DD}$	V

Caution **The maximum value of V$_{IH}$ of pins P00, P02 to P04, P10 to P15, P43, P50, P71, and P74 is EV$_{DD0}$, even in the N-ch open-drain mode.**

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(T$_A$ = −40 to +85°C, 1.6 V ≤ AV$_{DD}$ ≤ V$_{DD}$ ≤ 3.6 V, 1.6 V ≤ EV$_{DD0}$ ≤ V$_{DD}$ ≤ 3.6 V, V$_{SS}$ = EV$_{SS0}$ = 0 V) (4/5)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output voltage, high	V$_{OH1}$	P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P70 to P77, P120, P130, P140, P141	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V, I$_{OH1}$ = −2.0 mA	EV$_{DD0}$ − 0.6			V
			1.8 V ≤ EV$_{DD0}$ ≤ 3.6 V, I$_{OH1}$ = −1.5 mA	EV$_{DD0}$ − 0.5			V
			1.6 V ≤ EV$_{DD0}$ ≤ 3.6 V, I$_{OH1}$ = −1.0 mA	EV$_{DD0}$ − 0.5			V
	V$_{OH2}$	P20 to P27, P150 to P154	1.6 V ≤ AV$_{DD}$ ≤ 3.6 V, I$_{OH2}$ = −100 μA	AV$_{DD}$ − 0.5			V
Output voltage, low	V$_{OL1}$	P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P70 to P77, P120, P130, P140, P141	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V, I$_{OL1}$ = 3.0 mA			0.6	V
			2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V, I$_{OL1}$ = 1.5 mA			0.4	V
			1.8 V ≤ EV$_{DD0}$ ≤ 3.6 V, I$_{OL1}$ = 0.6 mA			0.4	V
			1.6 V ≤ EV$_{DD0}$ < 1.8 V, I$_{OL1}$ = 0.3 mA			0.4	V
	V$_{OL2}$	P20 to P27, P150 to P154	1.6 V ≤ AV$_{DD}$ ≤ 3.6 V, I$_{OL2}$ = 400 μA			0.4	V
	V$_{OL3}$	P60 to P63	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V, I$_{OL3}$ = 3.0 mA			0.4	V
			1.8 V ≤ EV$_{DD0}$ ≤ 3.6 V, I$_{OL3}$ = 2.0 mA			0.4	V
			1.6 V ≤ EV$_{DD0}$ < 1.8 V, I$_{OL3}$ = 1.0 mA			0.4	V

Caution **P00, P02 to P04, P10 to P15, P43, P50, P71, and P74 do not output high level in N-ch open-drain mode.**

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(T_A = −40 to +85°C, 1.6 V ≤ AV_{DD} ≤ V_{DD} ≤ 3.6 V, 1.6 V ≤ EV_{DD0} ≤ V_{DD} ≤ 3.6 V, V_{SS} = EV_{SS0} = 0 V)   (5/5)

Items	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Input leakage current, high	I_{LIH1}	P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P60 to P63, P70 to P77, P120, P140, P141	V_I = EV_{DD0}				1	μA
	I_{LIH2}	P137, $\overline{RESET}$	V_I = V_{DD}				1	μA
	I_{LIH3}	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	V_I = V_{DD}	In input port or external clock input			1	μA
				In resonator connection			10	μA
	I_{LIH4}	P20 to P27, P150 to P154	V_I = AV_{DD}				1	μA
Input leakage current, low	I_{LIL1}	P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P60 to P67, P70 to P77, P120, P140, P141	V_I = EV_{SS0}				−1	μA
	I_{LIL2}	P137, $\overline{RESET}$	V_I = V_{SS}				−1	μA
	I_{LIL3}	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	V_I = V_{SS}	In input port or external clock input			−1	μA
				In resonator connection			−10	μA
	I_{LIL4}	P20 to P27, P150 to P154	V_I = AV_{SS}				−1	μA
On-chip pull-up resistance	R_U	P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P70 to P77, P120, P140, P141	V_I = EV_{SS0}, In input port		10	20	100	kΩ

Remark   Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

2.3.2 Supply current characteristics

(T$_A$ = −40 to +85°C, 1.6 V ≤ EV$_{DD0}$ ≤ V$_{DD}$ ≤ 3.6 V, V$_{SS}$ = EV$_{SS0}$ = 0 V)   (1/3)

Parameter	Symbol	Conditions					MIN.	TYP.	MAX.	Unit
Supply current[Note 1]	I$_{DD1}$	Operating mode	HS (high-speed main) mode[Note 5]	f$_{IH}$ = 32 MHz[Note 3]	Basic operation	V$_{DD}$ = 3.0 V		2.1		mA
					Normal operation	V$_{DD}$ = 3.0 V		4.6	7.0	mA
				f$_{IH}$ = 24 MHz[Note 3]	Normal operation	V$_{DD}$ = 3.0 V		3.7	5.5	mA
				f$_{IH}$ = 16 MHz[Note 3]	Normal operation	V$_{DD}$ = 3.0 V		2.7	4.0	mA
			LS (low-speed main) mode[Note 5]	f$_{IH}$ = 8 MHz[Note 3]	Normal operation	V$_{DD}$ = 3.0 V		1.2	1.8	mA
						V$_{DD}$ = 2.0 V		1.2	1.8	
			LV (Low-voltage main) mode[Note 5]	f$_{IH}$ = 4 MHz[Note 3]	Normal operation	V$_{DD}$ = 3.0 V		1.2	1.7	mA
						V$_{DD}$ = 2.0 V		1.2	1.7	
			HS (high-speed main) mode[Note 5]	f$_{MX}$ = 20 MHz[Note 2], V$_{DD}$ = 3.0 V	Normal operation	Square wave input		3.0	4.6	mA
						Resonator connection		3.2	4.8	
				f$_{MX}$ = 10 MHz[Note 2], V$_{DD}$ = 3.0 V	Normal operation	Square wave input		1.9	2.7	mA
						Resonator connection		1.9	2.7	
			LS (low-speed main) mode[Note 5]	f$_{MX}$ = 8 MHz[Note 2], V$_{DD}$ = 3.0 V	Normal operation	Square wave input		1.1	1.7	mA
						Resonator connection		1.1	1.7	
				f$_{MX}$ = 8 MHz[Note 2], V$_{DD}$ = 2.0 V	Normal operation	Square wave input		1.1	1.7	mA
						Resonator connection		1.1	1.7	
			Subsystem clock mode	f$_{SUB}$ = 32.768 kHz[Note 4] T$_A$ = −40°C	Normal operation	Square wave input		4.1	4.9	μA
						Resonator connection		4.2	5.0	
				f$_{SUB}$ = 32.768 kHz[Note 4] T$_A$ = +25°C	Normal operation	Square wave input		4.2	4.9	μA
						Resonator connection		4.3	5.0	
				f$_{SUB}$ = 32.768 kHz[Note 4] T$_A$ = +50°C	Normal operation	Square wave input		4.3	5.5	μA
						Resonator connection		4.4	5.6	
				f$_{SUB}$ = 32.768 kHz[Note 4] T$_A$ = +70°C	Normal operation	Square wave input		4.5	6.3	μA
						Resonator connection		4.6	6.4	
				f$_{SUB}$ = 32.768 kHz[Note 4] T$_A$ = +85°C	Normal operation	Square wave input		4.8	7.7	μA
						Resonator connection		4.9	7.8	

(**Notes** and **Remarks** are listed on the next page.)

Notes 1. Total current flowing into V$_{DD}$ and EV$_{DD0}$, including the input leakage current flowing when the level of the input pin is fixed to V$_{DD}$, EV$_{DD0}$ or V$_{SS}$, EV$_{SS0}$. The following points apply in the HS (high-speed main), LS (low-speed main), and LV (low-voltage main) modes.

　• The currents in the "TYP." column do not include the operating currents of the peripheral modules.

　• The currents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.

In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the RTC.

2. When high-speed on-chip oscillator and subsystem clock are stopped.

3. When high-speed system clock and subsystem clock are stopped.

4. When high-speed on-chip oscillator and high-speed system clock are stopped.　When setting ultra-low power consumption oscillation (AMPHS1 = 1)

5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode:　2.7 V ≤ V$_{DD}$ ≤ 3.6 V@1 MHz to 32 MHz

　　　　　　　　　　　　　　　2.4 V ≤ V$_{DD}$ ≤ 3.6 V@1 MHz to 16 MHz

LS (low-speed main) mode:　1.8 V ≤ V$_{DD}$ ≤ 3.6 V@1 MHz to 8 MHz

LV (Low-voltage main) mode:　1.6 V ≤ V$_{DD}$ ≤ 3.6 V@1 MHz to 4 MHz

Remarks 1. f$_{MX}$:　High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

2. f$_{IH}$:　High-speed on-chip oscillator clock frequency

3. f$_{SUB}$: Subsystem clock frequency (XT1 clock oscillation frequency)

4. Except subsystem clock operation, temperature condition of the TYP. value is T$_A$ = 25°C

(T_A = −40 to +85°C, 1.6 V ≤ EV_{DD0} ≤ V_{DD} ≤ 3.6 V, V_{SS} = EV_{SS0} = 0 V) (2/3)

Parameter	Symbol	Conditions				MIN.	TYP.	MAX.	Unit
Supply current[Note 1]	I_{DD2}[Note 2]	HALT mode	HS (high-speed main) mode[Note 7]	f_{IH} = 32 MHz[Note 4]	V_{DD} = 3.0 V		0.54	1.63	mA
				f_{IH} = 24 MHz[Note 4]	V_{DD} = 3.0 V		0.44	1.28	mA
				f_{IH} = 16 MHz[Note 4]	V_{DD} = 3.0 V		0.40	1.00	mA
			LS (low-speed main) mode[Note 7]	f_{IH} = 8 MHz[Note 4]	V_{DD} = 3.0 V		270	530	μA
					V_{DD} = 2.0 V		270	530	
			LV (Low-voltage main) mode[Note 7]	f_{IH} = 4 MHz[Note 4]	V_{DD} = 3.0 V		435	640	μA
					V_{DD} = 2.0 V		435	640	
			HS (high-speed main) mode[Note 7]	f_{MX} = 20 MHz[Note 3], V_{DD} = 3.0 V	Square wave input		0.28	1.00	mA
					Resonator connection		0.45	1.17	
				f_{MX} = 10 MHz[Note 3], V_{DD} = 3.0 V	Square wave input		0.19	0.60	mA
					Resonator connection		0.26	0.67	
			LS (low-speed main) mode[Note 7]	f_{MX} = 8 MHz[Note 3], V_{DD} = 3.0 V	Square wave input		95	330	μA
					Resonator connection		145	380	
				f_{MX} = 8 MHz[Note 3], V_{DD} = 2.0 V	Square wave input		95	330	μA
					Resonator connection		145	380	
			Subsystem clock mode	f_{SUB} = 32.768 kHz[Note 5] T_A = −40°C	Square wave input		0.25	0.57	μA
					Resonator connection		0.44	0.76	
				f_{SUB} = 32.768 kHz[Note 5] T_A = +25°C	Square wave input		0.30	0.57	μA
					Resonator connection		0.49	0.76	
				f_{SUB} = 32.768 kHz[Note 5] T_A = +50°C	Square wave input		0.38	1.17	μA
					Resonator connection		0.57	1.36	
				f_{SUB} = 32.768 kHz[Note 5] T_A = +70°C	Square wave input		0.52	1.97	μA
					Resonator connection		0.71	2.16	
				f_{SUB} = 32.768 kHz[Note 5] T_A = +85°C	Square wave input		0.97	3.37	μA
					Resonator connection		1.16	3.56	
	I_{DD3}[Note 6]	STOP mode[Note 8]	T_A = −40°C				0.16	0.50	μA
			T_A = +25°C				0.23	0.50	
			T_A = +50°C				0.34	1.10	
			T_A = +70°C				0.46	1.90	
			T_A = +85°C				0.75	3.30	

(**Notes** and **Remarks** are listed on the next page.)

Notes 1. Total current flowing into V$_{DD}$ and EV$_{DD0}$, including the input leakage current flowing when the level of the input pin is fixed to V$_{DD}$, EV$_{DD0}$ or V$_{SS}$, EV$_{SS0}$. The following points apply in the HS (high-speed main), LS (low-speed main), and LV (low-voltage main) modes.

  • The currents in the "TYP." column do not include the operating currents of the peripheral modules.

  • The currents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-downresistors, and those flowing while the data flash memory is being rewritten.

In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the RTC.

In the STOP mode, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules.

2. During HALT instruction execution by flash memory.

3. When high-speed on-chip oscillator and subsystem clock are stopped.

4. When high-speed system clock and subsystem clock are stopped.

5. When high-speed on-chip oscillator and high-speed system clock are stopped.   When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1).

6. When subsystem clock is stopped.

7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

  HS (high-speed main) mode: 2.7 V $\leq$ V$_{DD}$ $\leq$ 3.6 V@1 MHz to 32 MHz

                                             2.4 V $\leq$ V$_{DD}$ $\leq$ 3.6 V@1 MHz to 16 MHz

  LS (low-speed main) mode: 1.8 V $\leq$ V$_{DD}$ < 3.6 V@1 MHz to 8 MHz

  LV (low-voltage main) mode: 1.6 V $\leq$ V$_{DD}$ $\leq$ 3.6 V@1 MHz to 4 MHz

8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.

Remarks 1. f$_{MX}$:   High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

2. f$_{IH}$:   High-speed on-chip oscillator clock frequency

3. f$_{SUB}$:   Subsystem clock frequency (XT1 clock oscillation frequency)

4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is T$_A$ = 25°C

(T_A = −40 to +85°C, 1.6 V ≤ EV_{DD0} ≤ V_{DD} ≤ 3.6 V, V_{SS} = EV_{SS0} = 0 V)   **(3/3)**

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Low-speed on-chip oscillator operating current	I_{FIL}[Note 1]				0.20		μA
RTC operating current	I_{RTC}[Notes 1, 2, 3]				0.02		μA
12-bit interval timer operating current	I_{IT}[Notes 1, 2, 4]				0.02		μA
Watchdog timer operating current	I_{WDT}[Notes 1, 2, 5]	f_{IL} = 15 kHz			0.22		μA
A/D converter operating current	I_{ADC}[Notes 6, 7]	AV_{DD} = 3.0 V, When conversion at maximum speed			420	720	μA
$AV_{REF(+)}$ current	I_{AVREF}[Note 8]	AV_{DD} = 3.0 V, ADREFP1 = 0, ADREFP0 = 0[Note 7]			14.0	25.0	μA
		AV_{REFP} = 3.0 V, ADREFP1 = 0, ADREFP0 = 1[Note 10]			14.0	25.0	μA
		ADREFP1 = 1, ADREFP0 = 0[Note 1]			14.0	25.0	μA
A/D converter reference voltage current	I_{ADREF}[Notes 1, 9]	V_{DD} = 3.0 V			75.0		μA
Temperature sensor operating current	I_{TMP}[Note 1]	V_{DD} = 3.0 V			75.0		μA
LVD operating current	I_{LVD}[Notes 1, 11]				0.08		μA
BGO operating current	I_{BGO}[Notes 1, 12]				2.5	12.2	mA
Self-programming operating current	I_{FSP}[Notes 1, 13]				2.5	12.2	mA
SNOOZE operating current	I_{SNOZ}	A/D converter operation (AV_{DD} = 3.0 V)	The mode is performed[Notes 1, 14]		0.50	0.60	mA
			During A/D conversion[Note 1]		0.60	0.75	mA
			During A/D conversion[Note 7]		420	720	μA
		Simplified SPI (CSI)/UART operation[Note 1]			0.70	0.84	mA

(**Notes** and **Remarks** are listed on the next page.)

Notes 1. Current flowing to V$_{DD}$.

  2. When high-speed on-chip oscillator and high-speed system clock are stopped.

  3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed on-chip ocsillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either I$_{DD1}$ or I$_{DD2}$, and I$_{RTC}$, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, I$_{FIL}$ should be added. I$_{DD2}$ subsystem clock operation includes the operational current of the real-time clock.

  4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip ocsillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either I$_{DD1}$ or I$_{DD2}$, and I$_{IT}$, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, I$_{FIL}$ should be added.

  5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 microcontrollers is the sum of I$_{DD1}$, I$_{DD2}$, or I$_{DD3}$ and I$_{WDT}$ when the watchdog timer is in operation.

  6. Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of I$_{DD1}$ or I$_{DD2}$ and I$_{ADC}$, I$_{AVREF}$, I$_{ADREF}$ when the A/D converter operates in an operation mode or the HALT mode.

  7. Current flowing to the AV$_{DD}$.

  8. Current flowing from the reference voltage source of A/D converter.

  9. Operation current flowing to the internal reference voltage.

  10. Current flowing to the AV$_{REFP}$.

  11. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of I$_{DD1}$, I$_{DD2}$ or I$_{DD3}$ and I$_{LVD}$ when the LVD circuit is in operation.

  12. Current flowing only during data flash rewrite.

  13. Current flowing only during self programming.

Remarks 1. f$_{IL}$: Low-speed on-chip oscillator clock frequency

  2. f$_{SUB}$: Subsystem clock frequency (XT1 clock oscillation frequency)

  3. f$_{CLK}$: CPU/peripheral hardware clock frequency

  4. Temperature condition of the TYP. value is T$_A$ = 25°C

2.4 AC Characteristics

(T$_A$ = –40 to +85°C, AV$_{DD}$ ≤ V$_{DD}$ ≤ 3.6 V, 1.6 V ≤ EV$_{DD0}$ ≤ V$_{DD}$ ≤ 3.6 V, V$_{SS}$ = EV$_{SS0}$ = 0 V)

Items	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum instruction execution time)	T$_{CY}$	Main system clock (f$_{MAIN}$) operation	HS (high-speed main) mode	2.7 V ≤ V$_{DD}$ ≤ 3.6 V	0.03125		1	μs
				2.4 V ≤ V$_{DD}$ < 2.7 V	0.0625		1	μs
			LS (low-speed main) mode	1.8 V ≤ V$_{DD}$ ≤ 3.6 V	0.125		1	μs
			LV (low-voltage main) mode	1.6 V ≤ V$_{DD}$ ≤ 3.6 V	0.25		1	μs
		Subsystem clock (f$_{SUB}$) operation		1.8 V ≤ V$_{DD}$ ≤ 3.6 V	28.5	30.5	31.3	μs
		In the self programming mode	HS (high-speed main) mode	2.7 V ≤ V$_{DD}$ ≤ 3.6 V	0.03125		1	μs
				2.4 V ≤ V$_{DD}$ < 2.7 V	0.0625		1	μs
			LS (low-speed main) mode	1.8 V ≤ V$_{DD}$ ≤ 3.6 V	0.125		1	μs
			LV (low-voltage main) mode	1.6 V ≤ V$_{DD}$ ≤ 3.6 V	0.25		1	μs
External system clock frequency	f$_{EX}$	2.7 V ≤ V$_{DD}$ ≤ 3.6 V			1.0		20.0	MHz
		2.4 V ≤ V$_{DD}$ < 2.7 V			1.0		16.0	MHz
		1.8 V ≤ V$_{DD}$ < 2.4 V			1.0		8.0	MHz
		1.6 V ≤ V$_{DD}$ < 1.8 V			1.0		4.0	MHz
	f$_{EXS}$				32		35	kHz
External system clock input high-level width, low-level width	t$_{EXH}$, t$_{EXL}$	2.7 V ≤ V$_{DD}$ ≤ 3.6 V			24			ns
		2.4 V ≤ V$_{DD}$ < 2.7 V			30			ns
		1.8 V ≤ V$_{DD}$ < 2.4 V			60			ns
		1.6 V ≤ V$_{DD}$ < 1.8 V			120			ns
	t$_{EXHS}$, t$_{EXLS}$				13.7			μs
TI00, TI01, TI03 to TI07 input high-level width, low-level width	t$_{TIH}$, t$_{TIL}$				1/f$_{MCK}$+10			ns[Note]
TO00, TO01, TO03 to TO07 output frequency	f$_{TO}$	HS (high-speed main) mode		2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V			8	MHz
				1.8 V ≤ EV$_{DD0}$ < 2.7 V			4	MHz
				1.6 V ≤ EV$_{DD0}$ < 1.8 V			2	MHz
		LS (low-speed main) mode		1.8 V ≤ EV$_{DD0}$ ≤ 3.6 V			4	MHz
				1.6 V ≤ EV$_{DD0}$ < 1.8 V			2	MHz
		LV (low-voltage main) mode		1.6 V ≤ EV$_{DD0}$ ≤ 3.6 V			2	MHz
PCLBUZ0, PCLBUZ1 output frequency	f$_{PCL}$	HS (high-speed main) mode		2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V			8	MHz
				1.8 V ≤ EV$_{DD0}$ < 2.7 V			4	MHz
				1.6 V ≤ EV$_{DD0}$ < 1.8 V			2	MHz
		LS (low-speed main) mode		1.8 V ≤ EV$_{DD0}$ ≤ 3.6 V			4	MHz
				1.6 V ≤ EV$_{DD0}$ < 1.8 V			2	MHz
		LV (low-voltage main) mode		1.8 V ≤ EV$_{DD0}$ ≤ 3.6 V			4	MHz
				1.6 V ≤ EV$_{DD0}$ < 1.8 V			2	MHz
Interrupt input high-level width, low-level width	t$_{INTH}$, t$_{INTL}$	INTP0		1.6 V ≤ V$_{DD}$ ≤ 3.6 V	1			μs
		INTP1 to INTP11		1.6 V ≤ EV$_{DD0}$ ≤ 3.6 V	1			μs
Key interrupt input high-level width, low-level width	t$_{KR}$	KR0 to KR9		1.8 V ≤ EV$_{DD0}$ ≤ 3.6 V, 1.8 V ≤ AV$_{DD0}$ ≤ 3.6 V	250			ns
				1.6 V ≤ EV$_{DD0}$ < 1.8 V, 1.6 V ≤ AV$_{DD0}$ < 1.8 V	1			μs
$\overline{\text{RESET}}$ low-level width	t$_{RSL}$				10			μs

(**Note** and **Remark** are listed on the next page.)

Note The following conditions are required for low-voltage interface when EV$_{DD0}$ < V$_{DD}$.

1.8 V ≤ EV$_{DD0}$ < 2.7 V : MIN. 125 ns

1.6 V ≤ EV$_{DD0}$ < 1.8 V : MIN. 250 ns

Remark f$_{MCK}$: Timer array unit operation clock frequency

(Operation clock to be set by the CKS0n bit of timer clock select register 0 (TPS0) and timer mode register 0n (TMR0n).   n: Channel number (n = 0 to 7))

Minimum Instruction Execution Time during Main System Clock Operation

T$_{CY}$ vs V$_{DD}$ (HS (high-speed main) mode)

T_CY vs V_DD (LS (low-speed main) mode)

T_CY vs V_DD (LV (low-voltage main) mode)

AC Timing Test Points

V$_{IH}$/V$_{OH}$　　　　　　　　　　　　　　　　　　　　V$_{IH}$/V$_{OH}$

Test points

V$_{IL}$/V$_{OL}$　　　　　　　　　　　　　　　　　　　　V$_{IL}$/V$_{OL}$

External System Clock Timing

1/f$_{EX}$

t$_{EXL}$　　　　　t$_{EXH}$

EXCLK

0.7 V$_{DD}$ MIN.
0.3 V$_{DD}$ MAX.

TI/TO Timing

t$_{TIL}$　　　　　t$_{TIH}$

TI00, TI01, TI03 to TI07

1/f$_{TO}$

TO00, TO01, TO03 to TO07

Interrupt Request Input Timing

t$_{INTL}$　　　　　t$_{INTH}$

INTP0 to INTP11

Key Interrupt Input Timing

t$_{KR}$

KR0 to KR9

$\overline{\text{RESET}}$ **Input Timing**

$\overline{\text{RESET}}$

2.5 Peripheral Functions Characteristics

AC Timing Test Points

2.5.1 Serial array unit

(1) During communication at same potential (UART mode)

(T_A = −40 to +85°C, 1.6 V ≤ EV_{DD0} ≤ V_{DD} ≤ 3.6 V, V_{SS} = EV_{SS0} = 0 V)

Parameter	Symbol	Conditions		HS[Note 1]		LS[Note 2]		LV[Note 3]		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate[Note 4]		2.4 V ≤ EV_{DD} ≤ 3.6 V			f_{MCK}/6		f_{MCK}/6		f_{MCK}/6	bps
			Theoretical value of the maximum transfer rate f_{MCK} = f_{CLK}[Note 6]		5.3[Note 5]		1.3		0.6	Mbps
		1.8 V ≤ EV_{DD} ≤ 3.6 V			f_{MCK}/6		f_{MCK}/6		f_{MCK}/6	bps
			Theoretical value of the maximum transfer rate f_{MCK} = f_{CLK}[Note 6]		5.3[Note 5]		1.3		0.6	Mbps
		1.7 V ≤ EV_{DD} ≤ 3.6 V			f_{MCK}/6		f_{MCK}/6		f_{MCK}/6	bps
			Theoretical value of the maximum transfer rate f_{MCK} = f_{CLK}[Note 6]		5.3[Note 5]		1.3[Note 5]		0.6	Mbps
		1.6 V ≤ EV_{DD} ≤ 3.6 V			–		f_{MCK}/6		f_{MCK}/6	bps
			Theoretical value of the maximum transfer rate f_{MCK} = f_{CLK}[Note 6]		–		1.3[Note 5]		0.6	Mbps

Notes 1. HS is condition of HS (high-speed main) mode.

   2. LS is condition of LS (low-speed main) mode.

   3. LV is condition of LV (low-voltage main) mode.

   4. Transfer rate in the SNOOZE mode is 4800 bps.

   5. The following conditions are required for low-voltage interface when EV_{DD0} < V_{DD}.

   2.4 V ≤ EV_{DD0} < 2.7 V : MAX. 2.6 Mbps

   1.8 V ≤ EV_{DD0} < 2.4 V : MAX. 1.3 Mbps

   1.6 V ≤ EV_{DD0} < 1.8 V : MAX. 0.6 Mbps

   6. f_{CLK} in each operating mode is as below.

   HS (high-speed main) mode: f_{CLK} = 32 MHz

   LS (low-speed main) mode: f_{CLK} = 8 MHz

   LV (low-voltage main) mode: f_{CLK} = 4 MHz

Caution   Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

UART mode connection diagram (during communication at same potential)

UART mode bit width (during communication at same potential) (reference)

Remarks 1. q: UART number (q = 0 to 2), g: PIM and POM number (g = 0, 1)

     2. f$_{MCK}$: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).   m: Unit number,

n: Channel number (mn = 00 to 03, 10, 11))

(2) During communication at same potential (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

(T_A = −40 to +85°C, 2.7 V ≤ EV_{DD0} ≤ V_{DD} ≤ 3.6 V, V_{SS} = EV_{SS0} = 0 V)

Parameter	Symbol	Conditions		HS[Note 1]		LS[Note 2]		LV[Note 3]		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	t_{KCY1}	2.7 V ≤ EV_{DD} ≤ 3.6 V	t_{KCY1} ≥ 2/f_{CLK}	83.3		250		500		ns
SCKp high-/low-level width	t_{KH1}, t_{KL1}	2.7 V ≤ EV_{DD} ≤ 3.6 V		t_{KCY1}/2 −10		t_{KCY1}/2 −50		t_{KCY1}/2 −50		ns
SIp setup time (to SCKp↑)[Note 4]	t_{SIK1}	2.7 V ≤ EV_{DD} ≤ 3.6 V		33		110		110		ns
SIp hold time (from SCKp↑)[Note 4]	t_{KSI1}	2.7 V ≤ EV_{DD} ≤ 3.6 V		10		10		10		ns
Delay time from SCKp↓ to SOp output[Note 5]	t_{KSO1}	C = 20 pF[Note 6]			10		10		10	ns

Notes **1.** HS is condition of HS (high-speed main) mode.
     2. LS is condition of LS (low-speed main) mode.
     3. LV is condition of LV (low-voltage main) mode.
     4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time or SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
     5. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
     6. C is the load capacitance of the SCKp and SOp output lines.

Caution **Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).**

Remarks **1.** p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0),
        g: PIM and POM numbers (g = 1)
     2. f_{MCK}: Serial array unit operation clock frequency
        (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))

(3) During communication at same potential (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output)

(T$_A$ = −40 to +85°C, 1.6 V ≤ EV$_{DD0}$ ≤ V$_{DD}$ ≤ 3.6 V, V$_{SS}$ = EV$_{SS0}$ = 0 V)

Parameter	Symbol	Conditions		HS[Note 1]		LS[Note 2]		LV[Note 3]		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	t$_{KCY2}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V	t$_{KCY1}$ ≥ 4/f$_{CLK}$	125		500		1000		ns
		2.4 V ≤ EV$_{DD0}$ ≤ 3.6 V	t$_{KCY1}$ ≥ 4/f$_{CLK}$	250		500		1000		ns
		1.8 V ≤ EV$_{DD0}$ ≤ 3.6 V	t$_{KCY1}$ ≥ 4/f$_{CLK}$	500		500		1000		ns
		1.7 V ≤ EV$_{DD0}$ ≤ 3.6 V	t$_{KCY1}$ ≥ 4/f$_{CLK}$	1000		1000		1000		ns
		1.6 V ≤ EV$_{DD0}$ ≤ 3.6 V	t$_{KCY1}$ ≥ 4/f$_{CLK}$	−		1000		1000		ns
SCKp high-/low-level width	t$_{KH2}$, t$_{KL2}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V		t$_{KCY2}$/2 −18		t$_{KCY2}$/2 −50		t$_{KCY2}$/2 −50		ns
		2.4 V ≤ EV$_{DD0}$ ≤ 3.6 V		t$_{KCY2}$/2 −38		t$_{KCY2}$/2 −50		t$_{KCY2}$/2 −50		ns
		1.8 V ≤ EV$_{DD0}$ ≤ 3.6 V		t$_{KCY2}$/2 −50		t$_{KCY2}$/2 −50		t$_{KCY2}$/2 −50		ns
		1.7 V ≤ EV$_{DD0}$ ≤ 3.6 V		t$_{KCY2}$/2 −100		t$_{KCY2}$/2 −100		t$_{KCY2}$/2 −100		ns
		1.6 V ≤ EV$_{DD0}$ ≤ 3.6 V		−		t$_{KCY2}$/2 −100		t$_{KCY2}$/2 −100		ns
SIp setup time (to SCKp↑)[Note 4]	t$_{SIK2}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V		44		110		110		ns
		2.4 V ≤ EV$_{DD0}$ ≤ 3.6 V		75		110		110		ns
		1.8 V ≤ EV$_{DD0}$ ≤ 3.6 V		110		110		110		ns
		1.7 V ≤ EV$_{DD0}$ ≤ 3.6 V		220		220		220		ns
		1.6 V ≤ EV$_{DD0}$ ≤ 3.6 V		−		220		220		ns
SIp hold time (from SCKp↑)[Note 4]	t$_{KSI2}$	1.7 V ≤ EV$_{DD}$ ≤ 3.6 V		19		19		19		ns
		1.6 V ≤ EV$_{DD}$ ≤ 3.6 V		−		19		19		ns
Delay time from SCKp↓ to SOp output[Note 5]	t$_{KSO2}$	1.7 V ≤ EV$_{DD}$ ≤ 3.6 V	C = 30 pF[Note 6]		25		25		25	ns
		1.6 V ≤ EV$_{DD}$ ≤ 3.6 V	C = 30 pF[Note 6]		−		25		25	ns

Notes 1. HS is condition of HS (high-speed main) mode.

2. LS is condition of LS (low-speed main) mode.

3. LV is condition of LV (low-voltage main) mode.

4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time or SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

5. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

6. C is the load capacitance of the SCKp and SOp output lines.

Caution **Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).**

Remark p: CSI number (p = 00, 01, 10, 11, 20, 21), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM numbers (g = 0, 1)

(4) During communication at same potential (Simplified SPI (CSI) mode) (slave mode, SCKp... external clock input)

(T$_A$ = −40 to +85°C, 1.6 V ≤ EV$_{DD0}$ ≤ V$_{DD}$ ≤ 3.6 V, V$_{SS}$ = EV$_{SS0}$ = 0 V)

Parameter	Symbol	Conditions		HS[Note 1]		LS[Note 2]		LV[Note 3]		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time[Note 4]	t$_{KCY2}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V	16 MHz < f$_{MCK}$	8/f$_{MCK}$		−		−		ns
			f$_{MCK}$ ≤ 16 MHz	6/f$_{MCK}$		6/f$_{MCK}$		6/f$_{MCK}$		ns
		2.4 V ≤ EV$_{DD0}$ ≤ 3.6 V		6/f$_{MCK}$ and 500ns		6/f$_{MCK}$ and 500ns		6/f$_{MCK}$ and 500ns		ns
		1.8 V ≤ EV$_{DD0}$ ≤ 3.6 V		6/f$_{MCK}$ and 750ns		6/f$_{MCK}$ and 750ns		6/f$_{MCK}$ and 750ns		ns
		1.7 V ≤ EV$_{DD0}$ ≤ 3.6 V		6/f$_{MCK}$ and 1500ns		6/f$_{MCK}$ and 1500ns		6/f$_{MCK}$ and 1500ns		ns
		1.6 V ≤ EV$_{DD0}$ ≤ 3.6 V		−		6/f$_{MCK}$ and 1500ns		6/f$_{MCK}$ and 1500ns		ns
SCKp high-/low-level width	t$_{KH2}$, t$_{KL2}$	2.7 V ≤ EV$_{DD}$ ≤ 3.6 V		t$_{KCY2}$/2 −8		t$_{KCY2}$/2 −8		t$_{KCY2}$/2 −8		ns
		1.8 V ≤ EV$_{DD0}$ ≤ 3.6 V		t$_{KCY2}$/2 −18		t$_{KCY2}$/2 −18		t$_{KCY2}$/2 −18		ns
		1.7 V ≤ EV$_{DD0}$ ≤ 3.6 V		t$_{KCY2}$/2 −66		t$_{KCY2}$/2 −66		t$_{KCY2}$/2 −66		ns
		1.6 V ≤ EV$_{DD0}$ ≤ 3.6 V		−		t$_{KCY2}$/2 −66		t$_{KCY2}$/2 −66		ns
SIp setup time (to SCKp↑)[Note 5]	t$_{SIK2}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V		1/f$_{MCK}$ +20		1/f$_{MCK}$ +30		1/f$_{MCK}$ +30		ns
		1.8 V ≤ EV$_{DD0}$ ≤ 3.6 V		1/f$_{MCK}$ +30		1/f$_{MCK}$ +30		1/f$_{MCK}$ +30		ns
		1.7 V ≤ EV$_{DD0}$ ≤ 3.6 V		1/f$_{MCK}$ +40		1/f$_{MCK}$ +40		1/f$_{MCK}$ +40		ns
		1.6 V ≤ EV$_{DD0}$ ≤ 3.6 V		−		1/f$_{MCK}$ +40		1/f$_{MCK}$ +40		ns
SIp hold time (from SCKp↑)[Note 5]	t$_{KSI2}$	1.8 V ≤ EV$_{DD0}$ ≤ 3.6 V		1/f$_{MCK}$ +31		1/f$_{MCK}$ +31		1/f$_{MCK}$ +31		ns
		1.7 V ≤ EV$_{DD0}$ ≤ 3.6 V		1/f$_{MCK}$+ 250		1/f$_{MCK}$+ 250		1/f$_{MCK}$+ 250		ns
		1.6 V ≤ EV$_{DD0}$ ≤ 3.6 V		−		1/f$_{MCK}$+ 250		1/f$_{MCK}$+ 250		ns
Delay time from SCKp↓ to SOp output[Note 6]	t$_{KSO2}$	C = 30 pF[Note 7]	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V		2/f$_{MCK}$ +44		2/f$_{MCK}$ +110		2/f$_{MCK}$ +110	ns
			2.4 V ≤ EV$_{DD0}$ ≤ 3.6 V		2/f$_{MCK}$ +75		2/f$_{MCK}$ +110		2/f$_{MCK}$ +110	ns
			1.8 V ≤ EV$_{DD0}$ ≤ 3.6 V		2/f$_{MCK}$ +110		2/f$_{MCK}$ +110		2/f$_{MCK}$ +110	ns
			1.7 V ≤ EV$_{DD0}$ ≤ 3.6 V		2/f$_{MCK}$ +220		2/f$_{MCK}$ +220		2/f$_{MCK}$ +220	ns
			1.6 V ≤ EV$_{DD0}$ ≤ 3.6 V		−		2/f$_{MCK}$ +220		2/f$_{MCK}$ +220	ns

(**Note**, **Caution** and **Remark** are listed on the next page.)

Notes 1. HS is condition of HS (high-speed main) mode.

    2. LS is condition of LS (low-speed main) mode.

    3. LV is condition of LV (low-voltage main) mode.

    4. Transfer rate in the SNOOZE mode: MAX. 1 Mbps

    5. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.   The SIp setup time or SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

    6. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.   The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

    7. C is the load capacitance of the SOp output lines.

Caution **Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).**

Remarks 1. p: CSI number (p = 00, 01, 10, 11, 20, 21), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3),
g: PIM number (g = 0, 1)

    2. f$_{MCK}$: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).   m: Unit number, n: Channel number (mn = 00 to 03, 10, 11))

Simplified SPI (CSI) mode connection diagram (during communication at same potential)

Simplified SPI (CSI) mode serial transfer timing (during communication at same potential)
(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)

Simplified SPI (CSI) mode serial transfer timing (during communication at same potential)
(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)

Remarks 1. p: CSI number (p = 00, 01, 10, 11, 20, 21)

   2. m: Unit number, n: Channel number (mn = 00 to 03, 10, 11)

(5) During communication at same potential (simplified I²C mode) (1/2)

(T_A = −40 to +85°C, 1.6 V ≤ EV_{DD0} ≤ V_{DD} ≤ 3.6 V, V_{SS} = EV_{SS0} = 0 V)

Parameter	Symbol	Conditions	HS[Note 1] MIN.	HS[Note 1] MAX.	LS[Note 2] MIN.	LS[Note 2] MAX.	LV[Note 3] MIN.	LV[Note 3] MAX.	Unit
SCLr clock frequency	f_{SCL}	2.7 V ≤ EV_{DD0} ≤ 3.6 V, C_b = 50 pF, R_b = 2.7 kΩ		1000[Note 4]		400[Note 4]		400[Note 4]	kHz
		1.8 V ≤ EV_{DD0} ≤ 3.6 V, C_b = 100 pF, R_b = 3 kΩ		400[Note 4]		400[Note 4]		400[Note 4]	kHz
		1.8 V ≤ EV_{DD0} < 2.7 V, C_b = 100 pF, R_b = 5 kΩ		300[Note 4]		300[Note 4]		300[Note 4]	kHz
		1.7 V ≤ EV_{DD0} < 1.8 V, C_b = 100 pF, R_b = 5 kΩ		250[Note 4]		250[Note 4]		250[Note 4]	kHz
		1.6 V ≤ EV_{DD0} < 1.8 V, C_b = 100 pF, R_b = 5 kΩ		−		250[Note 4]		250[Note 4]	kHz
Hold time when SCLr = "L"	t_{LOW}	2.7 V ≤ EV_{DD0} ≤ 3.6 V, C_b = 50 pF, R_b = 2.7 kΩ	475		1150		1150		ns
		1.8 V ≤ EV_{DD0} ≤ 3.6 V, C_b = 100 pF, R_b = 3 kΩ	1150		1150		1150		ns
		1.8 V ≤ EV_{DD0} < 2.7 V, C_b = 100 pF, R_b = 5 kΩ	1550		1550		1550		ns
		1.7 V ≤ EV_{DD0} < 1.8 V, C_b = 100 pF, R_b = 5 kΩ	1850		1850		1850		ns
		1.6 V ≤ EV_{DD0} < 1.8 V, C_b = 100 pF, R_b = 5 kΩ	−		1850		1850		ns
Hold time when SCLr = "H"	t_{HIGH}	2.7 V ≤ EV_{DD0} ≤ 3.6 V, C_b = 50 pF, R_b = 2.7 kΩ	475		1150		1150		ns
		1.8 V ≤ EV_{DD0} ≤ 3.6 V, C_b = 100 pF, R_b = 3 kΩ	1150		1150		1150		ns
		1.8 V ≤ EV_{DD0} < 2.7 V, C_b = 100 pF, R_b = 5 kΩ	1550		1550		1550		ns
		1.7 V ≤ EV_{DD0} < 1.8 V, C_b = 100 pF, R_b = 5 kΩ	1850		1850		1850		ns
		1.6 V ≤ EV_{DD0} < 1.8 V, C_b = 100 pF, R_b = 5 kΩ	−		1850		1850		ns
Data setup time (reception)	$t_{SU:DAT}$	2.7 V ≤ EV_{DD0} ≤ 3.6 V, C_b = 50 pF, R_b = 2.7 kΩ	1/f_{MCK} + 85[Note 5]		1/f_{MCK} + 145[Note 5]		1/f_{MCK} + 145[Note 5]		ns
		1.8 V ≤ EV_{DD} ≤ 3.6 V, C_b = 100 pF, R_b = 3 kΩ	1/f_{MCK} + 145[Note 5]		1/f_{MCK} + 145[Note 5]		1/f_{MCK} + 145[Note 5]		ns
		1.8 V ≤ EV_{DD0} < 2.7 V, C_b = 100 pF, R_b = 5 kΩ	1/f_{MCK} + 230[Note 5]		1/f_{MCK} + 230[Note 5]		1/f_{MCK} + 230[Note 5]		ns
		1.7 V ≤ EV_{DD} < 1.8 V, C_b = 100 pF, R_b = 5 kΩ	1/f_{MCK} + 290[Note 5]		1/f_{MCK} + 290[Note 5]		1/f_{MCK} + 290[Note 5]		ns
		1.6 V ≤ EV_{DD0} < 1.8 V, C_b = 100 pF, R_b = 5 kΩ	−		1/f_{MCK} + 290[Note 5]		1/f_{MCK} + 290[Note 5]		ns

(**Notes**, **Caution** and **Remarks** are listed on the next page.)

(5) During communication at same potential (simplified I^{2}C mode) (2/2)

(T$_A$ = −40 to +85°C, 1.6 V ≤ EV$_{DD0}$ ≤ V$_{DD}$ ≤ 3.6 V, V$_{SS}$ = EV$_{SS0}$ = 0 V)

Parameter	Symbol	Conditions	HS[Note 1]		LS[Note 2]		LV[Note 3]		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Data hold time (transmission)	t$_{HD:DAT}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V, C$_b$ = 50 pF, R$_b$ = 2.7 kΩ	0	305	0	305	0	305	ns
		1.8 V ≤ EV$_{DD0}$ ≤ 3.6 V, C$_b$ = 100 pF, R$_b$ = 3 kΩ	0	355	0	355	0	355	ns
		1.8 V ≤ EV$_{DD0}$ < 2.7 V, C$_b$ = 100 pF, R$_b$ = 5 kΩ	0	405	0	405	0	405	ns
		1.7 V ≤ EV$_{DD0}$ ≤ 1.8 V, C$_b$ = 100 pF, R$_b$ = 5 kΩ	0	405	0	405	0	405	ns
		1.6 V ≤ EV$_{DD0}$ < 1.8 V, C$_b$ = 100 pF, R$_b$ = 5 kΩ	−	−	0	405	0	405	ns

Notes 1. HS is condition of HS (high-speed main) mode.

2. LS is condition of LS (low-speed main) mode.

3. LV is condition of LV (low-voltage main) mode.

4. The value must also be f$_{CLK}$/4 or lower.

5. Set the f$_{MCK}$ value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the normal input buffer and the N-ch open drain output (V$_{DD}$ tolerance (When 25- to 48-pin products)/EV$_{DD}$ tolerance (When 64-pin products)) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).

Simplified I^{2}C mode mode connection diagram (during communication at same potential)

Simplified I^{2}C mode serial transfer timing (during communication at same potential)

Remarks 1. R$_b$[Ω]: Communication line (SDAr) pull-up resistance, C$_b$[F]: Communication line (SDAr, SCLr) load capacitance

2. r: IIC number (r = 00, 01, 10, 11, 20, 21), g: PIM number (g = 0, 1), h: POM number (h = 0, 1)

3. f$_{MCK}$: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).   m: Unit number, n: Channel number, mn = 00 to 03, 10, 11)

(6) Communication at different potential (1.8 V, 2.5 V) (UART mode) (dedicated baud rate generator output) (1/2)

(T_A = –40 to +85°C, 1.8 V ≤ EV_{DD0} ≤ V_{DD} ≤ 3.6 V, V_{SS} = EV_{SS0} = 0 V)

Parameter	Symbol	Conditions			HS[Note 1]		LS[Note 2]		LV[Note 3]		Unit
					MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate[Note 4]		Reception	2.7 V ≤ EV_{DD0} ≤ 3.6 V, 2.3 V ≤ V_b ≤ 2.7 V			f_{MCK}/6		f_{MCK}/6		f_{MCK}/6	bps
				Theoretical value of the maximum transfer rate f_{MCK} = f_{CLK}[Note 7]		5.3		1.3		0.6	Mbps
			1.8 V ≤ EV_{DD0} < 3.3 V, 1.6 V ≤ V_b ≤ 2.0 V[Note 5]			f_{MCK}/6		f_{MCK}/6		f_{MCK}/6	bps
				Theoretical value of the maximum transfer rate f_{MCK} = f_{CLK}[Note 7]		5.3 Note 6		1.3		0.6	Mbps

Notes 1. HS is condition of HS (high-speed main) mode.

    2. LS is condition of LS (low-speed main) mode.

    3. LV is condition of LV (low-voltage main) mode.

    4. Transfer rate in the SNOOZE mode is 4800 bps.

    5. Use it with EV_{DD0}≥V_b.

    6. The following conditions are required for low-voltage interface when EV_{DD0} < V_{DD}.

        2.4 V ≤ EV_{DD0} < 2.7 V : MAX. 2.6 Mbps

        1.8 V ≤ EV_{DD0} < 2.4 V : MAX. 1.3 Mbps

    7. f_{CLK} in each operating mode is as below.

        HS (high-speed main) mode: f_{CLK} = 32 MHz

        LS (low-speed main) mode: f_{CLK} = 8 MHz

        LV (low-voltage main) mode: f_{CLK} = 4 MHz

Caution   **Select the TTL input buffer for the RxDq pin and the N-ch open drain output (V_{DD} tolerance (When 25- to 48-pin products)/EV_{DD} tolerance (When 64-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.**

Remarks 1. V_b[V]: Communication line voltage

    2. q: UART number (q = 0 to 2), g: PIM and POM number (g = 0, 1)

    3. f_{MCK}: Serial array unit operation clock frequency

        (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

        n: Channel number (mn = 00 to 03, 10, 11)

(6) Communication at different potential (1.8 V, 2.5 V) (UART mode) (dedicated baud rate generator output) (2/2)

(T_A = −40 to +85°C, 1.8 V ≤ EV_{DD0} ≤ V_{DD} ≤ 3.6 V, V_{SS} = EV_{SS0} = 0 V)

Parameter	Symbol	Conditions			HS[Note 1]		LS[Note 2]		LV[Note 3]		Unit
					MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate		Transmission	2.7 V ≤ EV_{DD0} ≤ 3.6 V, 2.3 V ≤ V_b ≤ 2.7 V			Note 4		Note 4		Note 4	bps
				Theoretical value of the maximum transfer rate C_b = 50 pF, R_b = 2.7 kΩ, V_b = 2.3 V		1.2 Note 5		1.2 Note 5		1.2 Note 5	Mbps
			1.8 V ≤ EV_{DD0} < 3.3 V, 1.6 V ≤ V_b ≤ 2.0 V[Note 6]			Note 7		Note 7		Note 7	bps
				Theoretical value of the maximum transfer rate C_b = 50 pF, R_b = 5.5 kΩ, V_b = 1.6 V		0.43 Note 8		0.43 Note 8		0.43 Note 8	Mbps

Notes 1. HS is condition of HS (high-speed main) mode.

2. LS is condition of LS (low-speed main) mode.

3. LV is condition of LV (low-voltage main) mode.

4. The smaller maximum transfer rate derived by using $f_{MCK}/6$ or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V ≤ EV_{DD0} ≤ 3.6 V and 2.3 V ≤ V_b ≤ 2.7 V

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\} \times 3} \ [\text{bps}]$$

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \ [\%]$$

* This value is the theoretical value of the relative difference between the transmission and reception sides.

5. This value as an example is calculated when the conditions described in the "Conditions" column are met.   See **Note 4** above to calculate the maximum transfer rate under conditions of the customer.

6. Use it with $EV_{DD0} \geq V_b$.

7. The smaller maximum transfer rate derived by using $f_{MCK}/6$ or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 1.8 V ≤ EV_{DD0} < 3.3 V and 1.6 V ≤ V_b ≤ 2.0 V

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\} \times 3} \ [\text{bps}]$$

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \ [\%]$$

* This value is the theoretical value of the relative difference between the transmission and reception sides.

8. This value as an example is calculated when the conditions described in the "Conditions" column are met.   See **Note 7** above to calculate the maximum transfer rate under conditions of the customer.

Caution   Select the TTL input buffer for the RxDq pin and the N-ch open drain output (V_{DD} tolerance (When 25- to 48-pin products)/EV_{DD} tolerance (When 64-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).   For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

UART mode connection diagram (during communication at different potential)

UART mode bit width (during communication at different potential) (reference)

Remarks 1. R$_b$[Ω]: Communication line (TxDq) pull-up resistance,

C$_b$[F]: Communication line (TxDq) load capacitance, V$_b$[V]: Communication line voltage

   2. q: UART number (q = 0 to 2), g: PIM and POM number (g = 0, 1)

   3. f$_{MCK}$: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).

m: Unit number, n: Channel number (mn = 00 to 03, 10, 11))

(7) Communication at different potential (2.5 V) (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)
(T$_A$ = −40 to +85°C, 2.7 V ≤ EV$_{DD0}$ ≤ V$_{DD}$ ≤ 3.6 V, V$_{SS}$ = EV$_{SS0}$ = 0 V)

Parameter	Symbol	Conditions		HS[Note 1]		LS[Note 2]		LV[Note 3]		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	t$_{KCY1}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 20 pF, R$_b$ = 2.7 kΩ	t$_{KCY1}$ ≥ 2/f$_{CLK}$	300		1150		1150		ns
SCKp high-level width	t$_{KH1}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 20 pF, R$_b$ = 2.7 kΩ		t$_{KCY1}$/2 − 120		t$_{KCY1}$/2 − 120		t$_{KCY1}$/2 − 120		ns
SCKp low-level width	t$_{KL1}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 20 pF, R$_b$ = 2.7 kΩ		t$_{KCY1}$/2 − 10		t$_{KCY1}$/2 − 50		t$_{KCY1}$/2 − 50		ns
SIp setup time (to SCKp↑)[Note 4]	t$_{SIK1}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 20 pF, R$_b$ = 2.7 kΩ		121		479		479		ns
SIp hold time (from SCKp↑)[Note 4]	t$_{KSI1}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 20 pF, R$_b$ = 2.7 kΩ		10		10		10		ns
Delay time from SCKp↓ to SOp output[Note 4]	t$_{KSO1}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 20 pF, R$_b$ = 2.7 kΩ			130		130		130	ns
SIp setup time (to SCKp↓)[Note 5]	t$_{SIK1}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 20 pF, R$_b$ = 2.7 kΩ		33		110		110		ns
SIp hold time (from SCKp↓)[Note 5]	t$_{KSI1}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 20 pF, R$_b$ = 2.7 kΩ		10		10		10		ns
Delay time from SCKp↑ to SOp output[Note 5]	t$_{KSO1}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 20 pF, R$_b$ = 2.7 kΩ			10		10		10	ns

Notes 1. HS is condition of HS (high-speed main) mode.
　　　　 2. LS is condition of LS (low-speed main) mode.
　　　　 3. LV is condition of LV (low-voltage main) mode.
　　　　 4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
　　　　 5. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (V$_{DD}$ tolerance (When 25- to 48-pin products)/EV$_{DD}$ tolerance (When 64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V$_{IH}$ and V$_{IL}$, see the DC characteristics with TTL input buffer selected.

Remarks 1. R$_b$[Ω]: Communication line (SCKp, SOp) pull-up resistance, C$_b$[F]: Communication line (SCKp, SOp) load capacitance, V$_b$[V]: Communication line voltage
　　　　　 2. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM number (g = 1)

(8) Communication at different potential (1.8V, 2.5 V) (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output) (1/2)

(T$_A$ = −40 to +85°C, 1.8 V ≤ EV$_{DD0}$ ≤ V$_{DD}$ ≤ 3.6 V, V$_{SS}$ = EV$_{SS0}$ = 0 V)

Parameter	Symbol	Conditions		HS[Note 1] MIN.	HS MAX.	LS[Note 2] MIN.	LS MAX.	LV[Note 3] MIN.	LV MAX.	Unit
SCKp cycle time	t$_{KCY1}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 30 pF, R$_b$ = 2.7 kΩ	t$_{KCY1}$ ≥ 4/f$_{CLK}$	500		1150		1150		ns
		1.8 V ≤ EV$_{DD0}$ < 3.3 V, 1.6 V ≤ V$_b$ ≤ 2.0 V[Note 4], C$_b$ = 30 pF, R$_b$ = 5.5 kΩ	t$_{KCY1}$ ≥ 4/f$_{CLK}$	1150		1150		1150		ns
SCKp high-level width	t$_{KH1}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 30 pF, R$_b$ = 2.7 kΩ		t$_{KCY1}$/2 − 170		t$_{KCY1}$/2 − 170		t$_{KCY1}$/2 − 170		ns
		1.8 V ≤ EV$_{DD0}$ < 3.3 V, 1.6 V ≤ V$_b$ ≤ 2.0 V[Note 4], C$_b$ = 30 pF, R$_b$ = 5.5 kΩ		t$_{KCY1}$/2 − 458		t$_{KCY1}$/2 − 458		t$_{KCY1}$/2 − 458		ns
SCKp low-level width	t$_{KL1}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 30 pF, R$_b$ = 2.7 kΩ		t$_{KCY1}$/2 − 18		t$_{KCY1}$/2 − 50		t$_{KCY1}$/2 − 50		ns
		1.8 V ≤ EV$_{DD0}$ < 3.3 V, 1.6 V ≤ V$_b$ ≤ 2.0 V[Note 4], C$_b$ = 30 pF, R$_b$ = 5.5 kΩ		t$_{KCY1}$/2 − 50		t$_{KCY1}$/2 − 50		t$_{KCY1}$/2 − 50		ns

Notes 1. HS is condition of HS (high-speed main) mode.

   2. LS is condition of LS (low-speed main) mode.

   3. LV is condition of LV (low-voltage main) mode.

   4. Use it with EV$_{DD0}$ ≥ V$_b$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (V$_{DD}$ tolerance (When 25- to 48-pin products)/EV$_{DD}$ tolerance (When 64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).   For V$_{IH}$ and V$_{IL}$, see the DC characteristics with TTL input buffer selected.

Remarks 1. R$_b$[Ω]: Communication line (SCKp, SOp) pull-up resistance, C$_b$[F]: Communication line (SCKp, SOp) load capacitance, V$_b$[V]: Communication line voltage

   2. p: CSI number (p = 00, 10, 20), m: Unit number , n: Channel number (mn = 00, 02, 10), g: PIM and POM number (g = 0, 1)

   3. CSI01, CSI11, and CSI21 cannot communicate at different potential.   Use other CSI for communication at different potential.

(8) Communication at different potential (1.8 V, 2.5 V) (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output) (2/2)

(T_A = −40 to +85°C, 1.8 V ≤ EV_{DD0} ≤ V_{DD} ≤ 3.6 V, V_{SS} = EV_{SS0} = 0 V)

Parameter	Symbol	Conditions	HS[Note 1]		LS[Note 2]		LV[Note 3]		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↑)[Note 4]	t_{SIK1}	2.7 V ≤ EV_{DD0} ≤ 3.6 V, 2.3 V ≤ V_b ≤ 2.7 V, C_b = 30 pF, R_b = 2.7 kΩ	177		479		479		ns
		1.8 V ≤ EV_{DD0} < 3.3 V, 1.6 V ≤ V_b ≤ 2.0 V[Note 6], C_b = 30 pF, R_b = 5.5 kΩ	479		479		479		ns
SIp hold time (from SCKp↑)[Note 4]	t_{KSI1}	2.7 V ≤ EV_{DD0} ≤ 3.6 V, 2.3 V ≤ V_b ≤ 2.7 V, C_b = 30 pF, R_b = 2.7 kΩ	19		19		19		ns
		1.8 V ≤ EV_{DD0} < 3.3 V, 1.6 V ≤ V_b ≤ 2.0 V[Note 6], C_b = 30 pF, R_b = 5.5 kΩ	19		19		19		ns
Delay time from SCKp↓ to SOp output[Note 4]	t_{KSO1}	2.7 V ≤ EV_{DD0} ≤ 3.6 V, 2.3 V ≤ V_b ≤ 2.7 V, C_b = 30 pF, R_b = 2.7 kΩ		195		195		195	ns
		1.8 V ≤ EV_{DD0} < 3.3 V, 1.6 V ≤ V_b ≤ 2.0 V[Note 6], C_b = 30 pF, R_b = 5.5 kΩ		483		483		483	ns
SIp setup time (to SCKp↓)[Note 5]	t_{SIK1}	2.7 V ≤ EV_{DD0} ≤ 3.6 V, 2.3 V ≤ V_b ≤ 2.7 V, C_b = 30 pF, R_b = 2.7 kΩ	44		110		110		ns
		1.8 V ≤ EV_{DD0} < 3.3 V, 1.6 V ≤ V_b ≤ 2.0 V[Note 6], C_b = 30 pF, R_b = 5.5 kΩ	110		110		110		ns
SIp hold time (from SCKp↓)[Note 5]	t_{KSI1}	2.7 V ≤ EV_{DD0} ≤ 3.6 V, 2.3 V ≤ V_b ≤ 2.7 V, C_b = 30 pF, R_b = 2.7 kΩ	19		19		19		ns
		1.8 V ≤ EV_{DD0} < 3.3 V, 1.6 V ≤ V_b ≤ 2.0 V[Note 6], C_b = 30 pF, R_b = 5.5 kΩ	19		19		19		ns
Delay time from SCKp↑ to SOp output[Note 5]	t_{KSO1}	2.7 V ≤ EV_{DD0} ≤ 3.6 V, 2.3 V ≤ V_b ≤ 2.7 V, C_b = 30 pF, R_b = 2.7 kΩ		25		25		25	ns
		1.8 V ≤ EV_{DD0} < 3.3 V, 1.6 V ≤ V_b ≤ 2.0 V[Note 6], C_b = 30 pF, R_b = 5.5 kΩ		25		25		25	ns

Notes 1. HS is condition of HS (high-speed main) mode.

    2. LS is condition of LS (low-speed main) mode.

    3. LV is condition of LV (low-voltage main) mode.

    4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

    5. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

    6. Use it with EV_{DD0} ≥ V_b.

Caution   **Select the TTL input buffer for the SIp pin and the N-ch open drain output (V_{DD} tolerance (When 25- to 48-pin products)/EV_{DD} tolerance (When 64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.**

(Remarks are listed on the next page.)

**Simplified SPI (CSI) mode connection diagram (during communication at different potential)**

Remarks **1.** R$_b$[Ω]: Communication line (SCKp, SOp) pull-up resistance, C$_b$[F]: Communication line (SCKp, SOp) load capacitance, V$_b$[V]: Communication line voltage

     2. p: CSI number (p = 00, 10, 20), m: Unit number , n: Channel number (mn = 00, 02, 10), g: PIM and POM number (g = 0, 1)

     3. CSI01, CSI11, and CSI21 cannot communicate at different potential.   Use other CSI for communication at different potential.

Simplified SPI (CSI) mode serial transfer timing (master mode) (during communication at different potential)

(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)

Simplified SPI (CSI) mode serial transfer timing (master mode) (during communication at different potential)

(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)

Remarks 1. p: CSI number (p = 00, 10, 20), m: Unit number, n: Channel number (m = 00, 02, 10), g: PIM and POM number (g = 0, 1)

2. CSI01, CSI11, and CSI21 cannot communicate at different potential.   Use other CSI for communication at different potential.

(9) Communication at different potential (1.8 V, 2.5 V) (Simplified SPI (CSI) mode) (slave mode, SCKp... external clock input)
(T_A = −40 to +85°C, 1.8 V ≤ EV_{DD0} ≤ V_{DD} ≤ 3.6 V, V_{SS} = EV_{SS0} = 0 V)

Parameter	Symbol	Conditions		HS[Note 1] MIN.	HS[Note 1] MAX.	LS[Note 2] MIN.	LS[Note 2] MAX.	LV[Note 3] MIN.	LV[Note 3] MAX.	Unit
SCKp cycle time[Note 4]	t_{KCY2}	2.7 V ≤ EV_{DD0} ≤ 3.6 V, 2.3 V ≤ V_b ≤ 2.7 V	24 MHz < f_{MCK}	$20/f_{MCK}$		–		–		ns
			20 MHz < f_{MCK} ≤ 24 MHz	$16/f_{MCK}$		–		–		ns
			16 MHz < f_{MCK} ≤ 20 MHz	$14/f_{MCK}$		–		–		ns
			8 MHz < f_{MCK} ≤ 16 MHz	$12/f_{MCK}$		–		–		ns
			4 MHz < f_{MCK} ≤ 8 MHz	$8/f_{MCK}$		$16/f_{MCK}$		–		ns
			f_{MCK} ≤ 4 MHz	$6/f_{MCK}$		$10/f_{MCK}$		$10/f_{MCK}$		ns
		1.8 V ≤ EV_{DD0} < 3.3 V, 1.6 V ≤ V_b ≤ 2.0 V[Note 5]	24 MHz < f_{MCK}	$48/f_{MCK}$		–		–		ns
			20 MHz < f_{MCK} ≤ 24 MHz	$36/f_{MCK}$		–		–		ns
			16 MHz < f_{MCK} ≤ 20 MHz	$32/f_{MCK}$		–		–		ns
			8 MHz < f_{MCK} ≤ 16 MHz	$26/f_{MCK}$		–		–		ns
			4 MHz < f_{MCK} ≤ 8 MHz	$16/f_{MCK}$		$16/f_{MCK}$		–		ns
			f_{MCK} ≤ 4 MHz	$10/f_{MCK}$		$10/f_{MCK}$		$10/f_{MCK}$		ns
SCKp high-/low-level width	t_{KH2}, t_{KL2}	2.7 V ≤ EV_{DD0} ≤ 3.6 V, 2.3 V ≤ V_b ≤ 2.7 V		$t_{KCY2}/2$ − 18		$t_{KCY2}/2$ − 50		$t_{KCY2}/2$ − 50		ns
		1.8 V ≤ EV_{DD0} < 3.3 V, 1.6 V ≤ V_b ≤ 2.0 V[Note 5]		$t_{KCY2}/2$ − 50		$t_{KCY2}/2$ − 50		$t_{KCY2}/2$ − 50		ns
SIp setup time (to SCKp↑)[Note 6]	t_{SIK2}	2.7 V ≤ EV_{DD0} ≤ 3.6 V, 2.3 V ≤ V_b ≤ 2.7 V		$1/f_{MCK}$ + 20		$1/f_{MCK}$ + 30		$1/f_{MCK}$ + 30		ns
		1.8 V ≤ EV_{DD0} < 3.3 V, 1.6 V ≤ V_b ≤ 2.0 V[Note 5]		$1/f_{MCK}$ + 30		$1/f_{MCK}$ + 30		$1/f_{MCK}$ + 30		ns
SIp hold time (from SCKp↑)[Note 6]	t_{KSI2}			$1/f_{MCK}$ + 31		$1/f_{MCK}$ + 31		$1/f_{MCK}$ + 31		ns
Delay time from SCKp↓ to SOp output[Note 7]	t_{KSO2}	2.7 V ≤ EV_{DD0} ≤ 3.6 V, 2.3 V ≤ V_b ≤ 2.7 V, C_b = 30 pF, R_b = 2.7 kΩ			$2/f_{MCK}$ + 214		$2/f_{MCK}$ + 573		$2/f_{MCK}$ + 573	ns
		1.8 V ≤ EV_{DD0} < 3.3 V, 1.6 V ≤ V_b ≤ 2.0 V[Note 5], C_b = 30 pF, R_b = 5.5 kΩ			$2/f_{MCK}$ + 573		$2/f_{MCK}$ + 573		$2/f_{MCK}$ + 573	ns

Notes 1. HS is condition of HS (high-speed main) mode.
    2. LS is condition of LS (low-speed main) mode.
    3. LV is condition of LV (low-voltage main) mode.
    4. Transfer rate in the SNOOZE mode : MAX. 1 Mbps
    5. Use it with EV_{DD0} ≥ V_b.
    6. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time or SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
    7. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution **Select the TTL input buffer for the SIp pin and SCKp pin and the N-ch open drain output (V_{DD} tolerance (When 25- to 48-pin products)/EV_{DD} tolerance (When 64-pin products)) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.**

(**Remarks** are listed on the next page.)

Simplified SPI (CSI) mode connection diagram (during communication at different potential)

Remarks 1.   R$_b$[Ω]: Communication line (SOp) pull-up resistance, C$_b$[F]: Communication line (SOp) load
capacitance, V$_b$[V]: Communication line voltage

2.   p: CSI number (p = 00, 10, 20), m: Unit number (m = 0, 1), n: Channel number (n = 00, 02, 10),
g: PIM and POM number (g = 0, 1)

3.   f$_{MCK}$: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
m: Unit number, n: Channel number (mn = 00, 02, 10))

4.   CSI01, CSI11, and CSI21 cannot communicate at different potential. Use other CSI for
communication at different potential.

Simplified SPI (CSI) mode serial transfer timing (slave mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)

t$_{KCY2}$

t$_{KL2}$ t$_{KH2}$

SCKp

t$_{SIK2}$ t$_{KSI2}$

SIp   Input data

t$_{KSO2}$

SOp   Output data

Simplified SPI (CSI) mode serial transfer timing (slave mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)

t$_{KCY2}$

t$_{KH2}$ t$_{KL2}$

SCKp

t$_{SIK2}$ t$_{KSI2}$

SIp   Input data

t$_{KSO2}$

SOp   Output data

Remarks 1. p: CSI number (p = 00, 10, 20), m: Unit number, n: Channel number (mn = 00, 02, 10),
g: PIM and POM number (g = 0, 1)

2. CSI01, CSI11, and CSI21 cannot communicate at different potential. Use other CSI for
communication at different potential.

(10) Communication at different potential (1.8 V, 2.5 V) (simplified I^{2}C mode) (1/2)

(T$_A$ = −40 to +85°C, 1.8 V ≤ EV$_{DD0}$ ≤ V$_{DD}$ ≤ 3.6 V, V$_{SS}$ = EV$_{SS0}$ = 0 V)

Parameter	Symbol	Conditions	HS[Note 1]		LS[Note 2]		LV[Note 3]		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLr clock frequency	f$_{SCL}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 50 pF, R$_b$ = 2.7 kΩ		1000[Note 4]		300[Note 4]		300[Note 4]	kHz
		2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 100 pF, R$_b$ = 2.7 kΩ		400[Note 4]		300[Note 4]		300[Note 4]	kHz
		1.8 V ≤ EV$_{DD0}$ < 3.3 V, 1.6 V ≤ V$_b$ ≤ 2.0 V[Note 5], C$_b$ = 100 pF, R$_b$ = 5.5 kΩ		300[Note 4]		300[Note 4]		300[Note 4]	kHz
Hold time when SCLr = "L"	t$_{LOW}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 50 pF, R$_b$ = 2.7 kΩ	475		1550		1550		ns
		2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 100 pF, R$_b$ = 2.7 kΩ	1150		1550		1550		ns
		1.8 V ≤ EV$_{DD0}$ < 3.3 V, 1.6 V ≤ V$_b$ ≤ 2.0 V[Note 5], C$_b$ = 100 pF, R$_b$ = 5.5 kΩ	1550		1550		1550		ns
Hold time when SCLr = "H"	t$_{HIGH}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 50 pF, R$_b$ = 2.7 kΩ	200		610		610		ns
		2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 100 pF, R$_b$ = 2.7 kΩ	600		610		610		ns
		1.8 V ≤ EV$_{DD0}$ < 3.3 V, 1.6 V ≤ V$_b$ ≤ 2.0 V[Note 5], C$_b$ = 100 pF, R$_b$ = 5.5 kΩ	610		610		610		ns

(**Notes**, **Caution** and **Remarks** are listed on the next page.)

(10) Communication at different potential (1.8 V, 2.5 V) (simplified I^{2}C mode) (2/2)

(T$_A$ = −40 to +85°C, 1.8 V ≤ EV$_{DD0}$ ≤ V$_{DD}$ ≤ 3.6 V, V$_{SS}$ = EV$_{SS0}$ = 0 V)

Parameter	Symbol	Conditions	HS[Note 1]		LS[Note 2]		LV[Note 3]		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Data setup time (reception)	t$_{SU:DAT}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 50 pF, R$_b$ = 2.7 kΩ	1/f$_{MCK}$ + 135[Note 6]		1/f$_{MCK}$ + 190[Note 6]		1/f$_{MCK}$ + 190[Note 6]		ns
		2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 100 pF, R$_b$ = 2.7 kΩ	1/f$_{MCK}$ + 190[Note 6]		1/f$_{MCK}$ + 190[Note 6]		1/f$_{MCK}$ + 190[Note 6]		ns
		1.8 V ≤ EV$_{DD0}$ < 3.3 V, 1.6 V ≤ V$_b$ ≤ 2.0 V[Note 5], C$_b$ = 100 pF, R$_b$ = 5.5 kΩ	1/f$_{MCK}$ + 190[Note 6]		1/f$_{MCK}$ + 190[Note 6]		1/f$_{MCK}$ + 190[Note 6]		ns
Data hold time (transmission)	t$_{HD:DAT}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 50 pF, R$_b$ = 2.7 kΩ	0	305	0	305	0	305	ns
		2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 100 pF, R$_b$ = 2.7 kΩ	0	355	0	355	0	355	ns
		1.8 V ≤ EV$_{DD0}$ < 3.3 V, 1.6 V ≤ V$_b$ ≤ 2.0 V[Note 5], C$_b$ = 100 pF, R$_b$ = 5.5 kΩ	0	405	0	405	0	405	ns

Notes 1. HS is condition of HS (high-speed main) mode.
   2. LS is condition of LS (low-speed main) mode.
   3. LV is condition of LV (low-voltage main) mode.
   4. The value must also be f$_{CLK}$/4 or lower.
   5. Use it with EV$_{DD0}$ ≥ V$_b$.
   6. Set the f$_{MCK}$ value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution **Select the TTL input buffer and the N-ch open drain output (V$_{DD}$ tolerance (When 25- to 48-pin products)/EV$_{DD}$ tolerance (When 64-pin products)) mode for the SDAr pin and the N-ch open drain output (V$_{DD}$ tolerance (When 25- to 48-pin products)/EV$_{DD}$ tolerance (When 64-pin products)) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V$_{IH}$ and V$_{IL}$, see the DC characteristics with TTL input buffer selected.**

(**Remarks** are listed on the next page.)

Simplified I^{2}C mode connection diagram (during communication at different potential)

Simplified I^{2}C mode serial transfer timing (during communication at different potential)

Remarks 1. R$_b$[Ω]: Communication line (SDAr, SCLr) pull-up resistance, C$_b$[F]: Communication line (SDAr, SCLr) load capacitance, V$_b$[V]: Communication line voltage

      2. r: IIC number (r = 00, 10, 20), g: PIM, POM number (g = 0, 1)

      3. f$_{MCK}$: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 02, 10)

      4. IIC01, IIC11, and IIC21 cannot communicate at different potential. Use IIC00, IIC10, or IIC20 for communication at different potential.

2.5.2 Serial interface IICA

(1) I^{2}C standard mode

(T$_A$ = −40 to +85°C, 1.6 V ≤ EV$_{DD0}$ ≤ V$_{DD}$ ≤ 3.6 V, V$_{SS}$ = EV$_{SS0}$ = 0 V)

Parameter	Symbol	Conditions	Standard Mode[Note 1]						Unit
			HS[Note 2]		LS[Note 3]		LV[Note 4]		
			MIN.	MAX.	MIN.	MIN.	MAX.	MIN.	
SCLA0 clock frequency	f$_{SCL}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V	0	100	0	100	0	100	kHz
		1.8 V ≤ EV$_{DD0}$ ≤ 3.6 V	0	100	0	100	0	100	
		1.7 V ≤ EV$_{DD0}$ ≤ 3.6 V	0	100	0	100	0	100	
		1.6 V ≤ EV$_{DD0}$ ≤ 3.6 V	–		0	100	0	100	
Setup time of restart condition	t$_{SU:STA}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V	4.7		4.7		4.7		μs
		1.8 V ≤ EV$_{DD0}$ ≤ 3.6 V	4.7		4.7		4.7		
		1.7 V ≤ EV$_{DD0}$ ≤ 3.6 V	4.7		4.7		4.7		
		1.6 V ≤ EV$_{DD0}$ ≤ 3.6 V	–		4.7		4.7		
Hold time[Note 5]	t$_{HD:STA}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V	4.0		4.0		4.0		μs
		1.8 V ≤ EV$_{DD0}$ ≤ 3.6 V	4.0		4.0		4.0		
		1.7 V ≤ EV$_{DD0}$ ≤ 3.6 V	4.0		4.0		4.0		
		1.6 V ≤ EV$_{DD0}$ ≤ 3.6 V	–		4.0		4.0		
Hold time when SCLA0 = "L"	t$_{LOW}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V	4.7		4.7		4.7		μs
		1.8 V ≤ EV$_{DD0}$ ≤ 3.6 V	4.7		4.7		4.7		
		1.7 V ≤ EV$_{DD0}$ ≤ 3.6 V	4.7		4.7		4.7		
		1.6 V ≤ EV$_{DD0}$ ≤ 3.6 V	–		4.7		4.7		
Hold time when SCLA0 = "H"	t$_{HIGH}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V	4.0		4.0		4.0		μs
		1.8 V ≤ EV$_{DD0}$ ≤ 3.6 V	4.0		4.0		4.0		
		1.7 V ≤ EV$_{DD0}$ ≤ 3.6 V	4.0		4.0		4.0		
		1.6 V ≤ EV$_{DD0}$ ≤ 3.6 V	–		4.0		4.0		
Data setup time (reception)	t$_{SU:DAT}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V	250		250		250		ns
		1.8 V ≤ EV$_{DD0}$ ≤ 3.6 V	250		250		250		
		1.7 V ≤ EV$_{DD0}$ ≤ 3.6 V	250		250		250		
		1.6 V ≤ EV$_{DD0}$ ≤ 3.6 V	–		250		250		
Data hold time (transmission)[Note 6]	t$_{HD:DAT}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V	0	3.45	0	3.45	0	3.45	μs
		1.8 V ≤ EV$_{DD0}$ ≤ 3.6 V	0	3.45	0	3.45	0	3.45	
		1.7 V ≤ EV$_{DD0}$ ≤ 3.6 V	0	3.45	0	3.45	0	3.45	
		1.6 V ≤ EV$_{DD0}$ ≤ 3.6 V	–	–	0	3.45	0	3.45	
Setup time of stop condition	t$_{SU:STO}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V	4.0		4.0		4.0		μs
		1.8 V ≤ EV$_{DD0}$ ≤ 3.6 V	4.0		4.0		4.0		
		1.7 V ≤ EV$_{DD0}$ ≤ 3.6 V	4.0		4.0		4.0		
		1.6 V ≤ EV$_{DD0}$ ≤ 3.6 V	–		4.0		4.0		
Bus-free time	t$_{BUF}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V	4.7		4.7		4.7		μs
		1.8 V ≤ EV$_{DD0}$ ≤ 3.6 V	4.7		4.7		4.7		
		1.7 V ≤ EV$_{DD0}$ ≤ 3.6 V	4.7		4.7		4.7		
		1.6 V ≤ EV$_{DD0}$ ≤ 3.6 V	–		4.7		4.7		

(**Note** and **Remark** are listed on the next page.)

(2) I²C fast mode, fast mode plus

(T$_A$ = −40 to +85°C, 1.6 V ≤ EV$_{DD0}$ ≤ V$_{DD}$ ≤ 3.6 V, V$_{SS}$ = EV$_{SS0}$ = 0 V)

Parameter	Symbol	Conditions	Fast Mode[7]						Fast Mode Plus[8]		Unit
			HS[2]		LS[3]		LV[4]		HS[2]		
			MIN.	MAX.	MIN.	MIN.	MAX.	MIN.	MAX.	MIN.	
SCLA0 clock frequency	f$_{SCL}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V	0	400	0	400	0	400	0	1000	kHz
		1.8 V ≤ EV$_{DD0}$ ≤ 3.6 V	0	400	0	400	0	400	–		
Setup time of restart condition	t$_{SU:STA}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V	0.6		0.6		0.6		0.26		µs
		1.8 V ≤ EV$_{DD0}$ ≤ 3.6 V	0.6		0.6		0.6		–		
Hold time[5]	t$_{HD:STA}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V	0.6		0.6		0.6		0.26		µs
		1.8 V ≤ EV$_{DD0}$ ≤ 3.6 V	0.6		0.6		0.6		–		
Hold time when SCLA0 = "L"	t$_{LOW}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V	1.3		1.3		1.3		0.5		µs
		1.8 V ≤ EV$_{DD0}$ ≤ 3.6 V	1.3		1.3		1.3		–		
Hold time when SCLA0 = "H"	t$_{HIGH}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V	0.6		0.6		0.6		0.26		µs
		1.8 V ≤ EV$_{DD0}$ ≤ 3.6 V	0.6		0.6		0.6		–		
Data setup time (reception)	t$_{SU:DAT}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V	100		100		100		50		ns
		1.8 V ≤ EV$_{DD0}$ ≤ 3.6 V	100		100		100		–		
Data hold time (transmission)[6]	t$_{HD:DAT}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V	0	0.9	0	0.9	0	0.9	0	450	µs
		1.8 V ≤ EV$_{DD0}$ ≤ 3.6 V	0	0.9	0	0.9	0	0.9	–		
Setup time of stop condition	t$_{SU:STO}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V	0.6		0.6		0.6		0.26		µs
		1.8 V ≤ EV$_{DD0}$ ≤ 3.6 V	0.6		0.6		0.6		–		
Bus-free time	t$_{BUF}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V	1.3		1.3		1.3		0.5		µs
		1.8 V ≤ EV$_{DD0}$ ≤ 3.6 V	1.3		1.3		1.3		–		

Notes 1.   In normal mode, use it with f$_{CLK}$ ≥ 1 MHz, 1.6 V ≤ EV$_{DD}$ ≤ 3.6 V.

   2.   HS is condition of HS (high-speed main) mode.

   3.   LS is condition of LS (low-speed main) mode.

   4.   LV is condition of LV (low-voltage main) mode.

   5.   The first clock pulse is generated after this period when the start/restart condition is detected.

   6.   The maximum value (MAX.) of t$_{HD:DAT}$ is during normal transfer and a clock stretch state is inserted in the ACK (acknowledge) timing.

   7.   In fast mode, use it with f$_{CLK}$ ≥ 3.5 MHz, 1.8 V ≤ EV$_{DD}$ ≤ 3.6 V.

   8.   In fast mode plus, use it with f$_{CLK}$ ≥ 10 MHz, 2.7 V ≤ EV$_{DD}$ ≤ 3.6 V.

Remark   The maximum value of C$_b$ (communication line capacitance) and the value of R$_b$ (communication line pull-up resistor) at that time in each mode are as follows.

   Standard mode: C$_b$ = 400 pF, R$_b$ = 2.7 kΩ

   Fast mode: C$_b$ = 320 pF, R$_b$ = 1.1 kΩ

   Fast mode plus: C$_b$ = 120 pF, R$_b$ = 1.1 kΩ

IICA serial transfer timing

2.6   Analog Characteristics

2.6.1   A/D converter characteristics

Division of A/D Converter Characteristics

Input channel \ Reference voltage	Reference voltage (+) = AV$_{REFP}$ Reference voltage (−) = AV$_{REFM}$	Reference voltage (+) = AV$_{DD}$ Reference voltage (−) = AV$_{SS}$	Reference voltage (+) = Internal refrence voltage Reference voltage (−) = AV$_{SS}$
High-accuracy channel; ANI0 to ANI12 (input buffer power supply: AV$_{DD}$)	See **2.6.1 (1)** See **2.6.1 (2)**	See **2.6.1 (3)**	See **2.6.1 (6)**
Standard channel; ANI16 to ANI30 (input buffer power supply: V$_{DD}$ or EV$_{DD0}$)	See **2.6.1 (4)**	See **2.6.1 (5)**	
Temperature sensor, internal reference voltage output	See **2.6.1 (4)**	See **2.6.1 (5)**	−

(1) When reference voltage (+) = AV$_{REFP}$/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (−) = AV$_{REFM}$/ANI1 (ADREFM = 1), target for conversion: ANI2 to ANI12

(T$_A$ = −40 to +85°C, 2.4 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ V$_{DD}$ ≤ 3.6 V, V$_{SS}$ = 0 V, AV$_{SS}$ = 0 V, Reference voltage (+) = AV$_{REFP}$, Reference voltage (−) = AV$_{REFM}$ = 0 V, HALT mode)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	R$_{ES}$				12	bit
Overall error[Notes 1, 2, 3]	AINL	12-bit resolution		±1.7	±3.3	LSB
Conversion time	t$_{CONV}$	ADTYP = 0, 12-bit resolution	3.375			μs
Zero-scale error[Notes 1, 2, 3]	E$_{ZS}$	12-bit resolution		±1.3	±3.2	LSB
Full-scale error[Notes 1, 2, 3]	E$_{FS}$	12-bit resolution		±0.7	±2.9	LSB
Integral linearity error[Notes 1, 2, 3]	ILE	12-bit resolution		±1.0	±1.4	LSB
Differential linearity error[Notes 1, 2, 3]	DLE	12-bit resolution		±0.9	±1.2	LSB
Analog input voltage	V$_{AIN}$		0		AV$_{REFP}$	V

Notes 1. TYP. Value is the average value at AV$_{DD}$ = AV$_{REFP}$ = 3 V and T$_A$ = 25°C.   MAX. value is the average value ±3σ at normalized distribution.

   2. These values are the results of characteristic evaluation and are not checked for shipment.

   3. Excludes quantization error (±1/2 LSB).

Cautions 1. Route the wiring so that noise will not be superimposed on each power line and ground line, and insert a capacitor to suppress noise.
      In addition, separate the reference voltage line of AV$_{REFP}$ from the other power lines to keep it free from the influences of noise.
   2. During A/D conversion, keep a pulse, such as a digital signal, that abruptly changes its level from being input to or output from the pins adjacent to the converter pins and P20 to P27 and P150 to P154.

**(2) When reference voltage (+) = AV$_{REFP}$/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (−) =
AV$_{REFM}$/ANI1 (ADREFM = 1), target for conversion: ANI2 to ANI12**

**(T$_A$ = −40 to +85°C, 1.6 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ V$_{DD}$ ≤ 3.6 V, V$_{SS}$ = 0 V, AV$_{SS}$ = 0 V, Reference voltage (+) = AV$_{REFP}$,
Reference voltage (−) = AV$_{REFM}$ = 0 V)**

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	R$_{ES}$		2.4 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V	8		12	bit
			1.8 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V	8		10[Note 1]	
			1.6 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V		8[Note 2]		
Overall error[Note 3]	AINL	12-bit resolution	2.4 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V			±6.0	LSB
		10-bit resolution	1.8 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V			±5.0	
		8-bit resolution	1.6 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V			±2.5	
Conversion time	t$_{CONV}$	ADTYP = 0, 12-bit resolution	2.4 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V	3.375			μs
		ADTYP = 0, 10-bit resolution[Note 1]	1.8 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V	6.75			
		ADTYP = 0, 8-bit resolution[Note 2]	1.6 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V	13.5			
		ADTYP = 1, 8-bit resolution	2.4 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V	2.5625			
			1.8 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V	5.125			
			1.6 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V	10.25			
Zero-scale error[Note 3]	E$_{ZS}$	12-bit resolution	2.4 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V			±4.5	LSB
		10-bit resolution	1.8 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V			±4.5	
		8-bit resolution	1.6 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V			±2.0	
Full-scale error[Note 3]	E$_{FS}$	12-bit resolution	2.4 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V			±4.5	LSB
		10-bit resolution	1.8 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V			±4.5	
		8-bit resolution	1.6 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V			±2.0	
Integral linearity error[Note 3]	ILE	12-bit resolution	2.4 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V			±2.0	LSB
		10-bit resolution	1.8 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V			±1.5	
		8-bit resolution	1.6 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V			±1.0	
Differential linearity error[Note 3]	DLE	12-bit resolution	2.4 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V			±1.5	LSB
		10-bit resolution	1.8 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V			±1.5	
		8-bit resolution	1.6 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V			±1.0	
Analog input voltage	V$_{AIN}$			0		AV$_{REFP}$	V

Notes 1. Cannot be used for lower 2 bit of ADCR register
    2. Cannot be used for lower 4 bit of ADCR register
    3. Excludes quantization error (±1/2 LSB).

(3) When reference voltage (+) = AV$_{DD}$ (ADREFP1 = 0, ADREFP0 = 0), reference voltage (–) = AV$_{SS}$ (ADREFM = 0), target for conversion: ANI0 to ANI12

(T$_A$ = −40 to +85°C, 1.6 V ≤ AV$_{DD}$ ≤ V$_{DD}$ ≤ 3.6 V, V$_{SS}$ = 0 V, AV$_{SS}$ = 0 V, Reference voltage (+) = AV$_{DD}$, Reference voltage (–) = AV$_{SS}$ = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	R$_{ES}$		2.4 V ≤ AV$_{DD}$ ≤ 3.6 V	8		12	bit
			1.8 V ≤ AV$_{DD}$ ≤ 3.6 V	8		10[Note 1]	
			1.6 V ≤ AV$_{DD}$ ≤ 3.6 V		8[Note 2]		
Overall error[Note 3]	AINL	12-bit resolution	2.4 V ≤ AV$_{DD}$ ≤ 3.6 V			±7.5	LSB
		10-bit resolution	1.8 V ≤ AV$_{DD}$ ≤ 3.6 V			±5.5	
		8-bit resolution	1.6 V ≤ AV$_{DD}$ ≤ 3.6 V			±3.0	
Conversion time	t$_{CONV}$	ADTYP = 0, 12-bit resolution	2.4 V ≤ AV$_{DD}$ ≤ 3.6 V	3.375			μs
		ADTYP = 0, 10-bit resolution[Note 1]	1.8 V ≤ AV$_{DD}$ ≤ 3.6 V	6.75			
		ADTYP = 0, 8-bit resolution[Note 2]	1.6 V ≤ AV$_{DD}$ ≤ 3.6 V	13.5			
		ADTYP = 1, 8-bit resolution	2.4 V ≤ AV$_{DD}$ ≤ 3.6 V	2.5625			
			1.8 V ≤ AV$_{DD}$ ≤ 3.6 V	5.125			
			1.6 V ≤ AV$_{DD}$ ≤ 3.6 V	10.25			
Zero-scale error[Note 3]	E$_{ZS}$	12-bit resolution	2.4 V ≤ AV$_{DD}$ ≤ 3.6 V			±6.0	LSB
		10-bit resolution	1.8 V ≤ AV$_{DD}$ ≤ 3.6 V			±5.0	
		8-bit resolution	1.6 V ≤ AV$_{DD}$ ≤ 3.6 V			±2.5	
Full-scale error[Note 3]	E$_{FS}$	12-bit resolution	2.4 V ≤ AV$_{DD}$ ≤ 3.6 V			±6.0	LSB
		10-bit resolution	1.8 V ≤ AV$_{DD}$ ≤ 3.6 V			±5.0	
		8-bit resolution	1.6 V ≤ AV$_{DD}$ ≤ 3.6 V			±2.5	
Integral linearity error[Note 3]	ILE	12-bit resolution	2.4 V ≤ AV$_{DD}$ ≤ 3.6 V			±3.0	LSB
		10-bit resolution	1.8 V ≤ AV$_{DD}$ ≤ 3.6 V			±2.0	
		8-bit resolution	1.6 V ≤ AV$_{DD}$ ≤ 3.6 V			±1.5	
Differential linearity error[Note 3]	DLE	12-bit resolution	2.4 V ≤ AV$_{DD}$ ≤ 3.6 V			±2.0	LSB
		10-bit resolution	1.8 V ≤ AV$_{DD}$ ≤ 3.6 V			±2.0	
		8-bit resolution	1.6 V ≤ AV$_{DD}$ ≤ 3.6 V			±1.5	
Analog input voltage	V$_{AIN}$			0		AV$_{DD}$	V

Notes 1. Cannot be used for lower 2 bit of ADCR register
 2. Cannot be used for lower 4 bit of ADCR register
 3. Excludes quantization error (±1/2 LSB).

(4) When reference voltage (+) = AV$_{REFP}$/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (−) = AV$_{REFM}$/ANI1 (ADREFM = 1), target for conversion: ANI16 to ANI30, interanal reference voltage, temperature sensor output voltage

(T$_A$ = −40 to +85°C, 1.6 V ≤ EV$_{DD0}$ ≤ V$_{DD}$ ≤ 3.6 V, 1.6 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ V$_{DD}$ ≤ 3.6 V, V$_{SS}$ = EV$_{SS0}$ = 0 V, AV$_{SS}$ = 0 V, Reference voltage (+) = AV$_{REFP}$, Reference voltage (−) = AV$_{REFM}$ = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	R$_{ES}$		2.4 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V	8		12	bit
			1.8 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V	8		10[Note 1]	
			1.6 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V		8[Note 2]		
Overall error[Note 3]	AINL	12-bit resolution	2.4 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V			±7.0	LSB
		10-bit resolution	1.8 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V			±5.5	
		8-bit resolution	1.6 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V			±3.0	
Conversion time	t$_{CONV}$	ADTYP = 0, 12-bit resolution	2.4 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V	4.125			μs
		ADTYP = 0, 10-bit resolution[Note 1]	1.8 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V	9.5			
		ADTYP = 0, 8-bit resolution[Note 2]	1.6 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V	57.5			
		ADTYP = 1, 8-bit resolution	2.4 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V	3.3125			
			1.8 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V	7.875			
			1.6 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V	54.25			
Zero-scale error[Note 3]	E$_{ZS}$	12-bit resolution	2.4 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V			±5.0	LSB
		10-bit resolution	1.8 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V			±5.0	
		8-bit resolution	1.6 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V			±2.5	
Full-scale error[Note 3]	E$_{FS}$	12-bit resolution	2.4 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V			±5.0	LSB
		10-bit resolution	1.8 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V			±5.0	
		8-bit resolution	1.6 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V			±2.5	
Integral linearity error[Note 3]	ILE	12-bit resolution	2.4 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V			±3.0	LSB
		10-bit resolution	1.8 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V			±2.0	
		8-bit resolution	1.6 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V			±1.5	
Differential linearity error[Note 3]	DLE	12-bit resolution	2.4 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V			±2.0	LSB
		10-bit resolution	1.8 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V			±2.0	
		8-bit resolution	1.6 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V			±1.5	
Analog input voltage	V$_{AIN}$			0		AV$_{REFP}$ and EV$_{DD0}$	V
		Interanal reference voltage (2.4 V ≤ V$_{DD}$ ≤ 3.6 V, HS (high-speed main) mode)			V$_{BGR}$[Note 4]		V
		Temperature sensor output voltage (2.4 V ≤ V$_{DD}$ ≤ 3.6 V, HS (high-speed main) mode)			V$_{TMPS25}$[Note 4]		V

Notes 1. Cannot be used for lower 2 bit of ADCR register

    2. Cannot be used for lower 4 bit of ADCR register

    3. Excludes quantization error (±1/2 LSB).

    4. See **2.6.2 Temperature sensor, internal reference voltage output characteristics**.

(5) When reference voltage (+) = AV$_{DD}$ (ADREFP1 = 0, ADREFP0 = 0), reference voltage (–) = AV$_{SS}$ (ADREFM = 0), target for conversion: ANI16 to ANI30, interanal reference voltage, temperature sensor output voltage

(T$_A$ = −40 to +85°C, 1.6 V ≤ EV$_{DD0}$ ≤ V$_{DD0}$ ≤ 3.6 V, 1.6 V ≤ AV$_{DD}$ ≤ V$_{DD}$ ≤ 3.6 V, V$_{SS}$ = EV$_{SS0}$ = 0 V, AV$_{SS}$ = 0 V, Reference voltage (+) = AV$_{DD}$, Reference voltage (–) = AV$_{SS}$ = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	R$_{ES}$		2.4 V ≤ AV$_{DD}$ ≤ 3.6 V	8		12	bit
			1.8 V ≤ AV$_{DD}$ ≤ 3.6 V	8		10[Note 1]	
			1.6 V ≤ AV$_{DD}$ ≤ 3.6 V		8[Note 2]		
Overall error[Note 3]	AINL	12-bit resolution	2.4 V ≤ AV$_{DD}$ ≤ 3.6 V			±8.5	LSB
		10-bit resolution	1.8 V ≤ AV$_{DD}$ ≤ 3.6 V			±6.0	
		8-bit resolution	1.6 V ≤ AV$_{DD}$ ≤ 3.6 V			±3.5	
Conversion time	t$_{CONV}$	ADTYP = 0, 12-bit resolution	2.4 V ≤ AV$_{DD}$ ≤ 3.6 V	4.125			μs
		ADTYP = 0, 10-bit resolution[Note 1]	1.8 V ≤ AV$_{DD}$ ≤ 3.6 V	9.5			
		ADTYP = 0, 8-bit resolution[Note 2]	1.6 V ≤ AV$_{DD}$ ≤ 3.6 V	57.5			
		ADTYP = 1, 8-bit resolution	2.4 V ≤ AV$_{DD}$ ≤ 3.6 V	3.3125			μs
			1.8 V ≤ AV$_{DD}$ ≤ 3.6 V	7.875			
			1.6 V ≤ AV$_{DD}$ ≤ 3.6 V	54.25			
Zero-scale error[Note 3]	E$_{ZS}$	12-bit resolution	2.4 V ≤ AV$_{DD}$ ≤ 3.6 V			±8.0	LSB
		10-bit resolution	1.8 V ≤ AV$_{DD}$ ≤ 3.6 V			±5.5	
		8-bit resolution	1.6 V ≤ AV$_{DD}$ ≤ 3.6 V			±3.0	
Full-scale error[Note 3]	E$_{FS}$	12-bit resolution	2.4 V ≤ AV$_{DD}$ ≤ 3.6 V			±8.0	LSB
		10-bit resolution	1.8 V ≤ AV$_{DD}$ ≤ 3.6 V			±5.5	
		8-bit resolution	1.6 V ≤ AV$_{DD}$ ≤ 3.6 V			±3.0	
Integral linearity error[Note 3]	ILE	12-bit resolution	2.4 V ≤ AV$_{DD}$ ≤ 3.6 V			±3.5	LSB
		10-bit resolution	1.8 V ≤ AV$_{DD}$ ≤ 3.6 V			±2.5	
		8-bit resolution	1.6 V ≤ AV$_{DD}$ ≤ 3.6 V			±1.5	
Differential linearity error[Note 3]	DLE	12-bit resolution	2.4 V ≤ AV$_{DD}$ ≤ 3.6 V			±2.5	LSB
		10-bit resolution	1.8 V ≤ AV$_{DD}$ ≤ 3.6 V			±2.5	
		8-bit resolution	1.6 V ≤ AV$_{DD}$ ≤ 3.6 V			±2.0	
Analog input voltage	V$_{AIN}$			0		AV$_{DD}$ and EV$_{DD0}$	V
		Interanal reference voltage (2.4 V ≤ V$_{DD}$ ≤ 3.6 V, HS (high-speed main) mode)			V$_{BGR}$[Note 4]		V
		Temperature sensor output voltage (2.4 V ≤ V$_{DD}$ ≤ 3.6 V, HS (high-speed main) mode)			V$_{TMPS25}$[Note 4]		V

Notes 1. Cannot be used for lower 2 bit of ADCR register
   2. Cannot be used for lower 4 bit of ADCR register
   3. Excludes quantization error (±1/2 LSB).
   4. See **2.6.2   Temperature sensor, internal reference voltage output characteristics**.

(6) When reference voltage (+) = Internal reference voltage (1.45 V) (ADREFP1 = 1, ADREFP0 = 0), reference voltage (−) = AV$_{SS}$ (ADREFM = 0), target ANI pin: ANI0 to ANI12, ANI16 to ANI30

(T$_A$ = −40 to +85°C, 2.4 V ≤ V$_{DD}$ ≤ 3.6 V, 1.6 V ≤ EV$_{DD}$ ≤ V$_{DD}$, 1.6 V ≤ AV$_{DD}$ ≤ V$_{DD}$, V$_{SS}$ = EV$_{SS0}$ = 0 V, AV$_{SS}$ = 0 V, Reference voltage (+) = Internal reference voltage, Reference voltage (−) = AV$_{SS}$ = 0 V, HS (high-speed main) mode)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	R$_{ES}$			8		bit
Conversion time	t$_{CONV}$	8-bit resolution	16			μs
Zero-scale error[Note]	E$_{ZS}$	8-bit resolution			±4.0	LSB
Integral linearity error[Note]	ILE	8-bit resolution			±2.0	LSB
Differential linearity error[Note]	DLE	8-bit resolution			±2.5	LSB
Reference voltage (+)	AV$_{REF(+)}$	= Internal reference voltage (V$_{BGR}$)	1.38	1.45	1.5	V
Analog input voltage	V$_{AIN}$		0		V$_{BGR}$	V

Note   Excludes quantization error (±1/2 LSB).

2.6.2   Temperature sensor, internal reference voltage output characteristics

(T$_A$ = −40 to +85°C, 2.4 V ≤ V$_{DD}$ ≤ 3.6 V, V$_{SS}$ = 0 V, HS (high-speed main) mode)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	V$_{TMPS25}$	Setting ADS register = 80H, T$_A$ = +25°C		1.05		V
Internal reference voltage	V$_{BGR}$	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	F$_{VTMPS}$	Temperature sensor output voltage that depends on the temperature		−3.6		mV/°C
Operation stabilization wait time	t$_{AMP}$		10			μs

2.6.3   POR circuit characteristics

(T$_A$ = −40 to +85°C, V$_{SS}$ = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	V$_{POR}$	Power supply rise time	1.47	1.51	1.55	V
	V$_{PDR}$	Power supply fall time	1.46	1.50	1.54	V
Minimum pulse width[Note]	T$_{PW}$		300			μs

Note   This is the time required for the POR circuit to execute a reset when V$_{DD}$ falls below V$_{PDR}$. When the microcontroller enters STOP mode or if the main system clock (f$_{MAIN}$) has been stopped by setting bit 0 (HIOSTOP) and bit 7 (MSTOP) of the clock operation status control register (CSC), this is the time required for the POR circuit to execute a reset before V$_{DD}$ rises to V$_{POR}$ after having fallen below 0.7 V.

2.6.4   LVD circuit characteristics

LVD Detection Voltage of Reset Mode and Interrupt Mode

(T$_A$ = −40 to +85°C, V$_{PDR}$ ≤ V$_{DD}$ ≤ 3.6 V, V$_{SS}$ = 0 V)

Parameter		Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	Supply voltage level	V$_{LVD2}$	Power supply rise time	3.07	3.13	3.19	V
			Power supply fall time	3.00	3.06	3.12	V
		V$_{LVD3}$	Power supply rise time	2.96	3.02	3.08	V
			Power supply fall time	2.90	2.96	3.02	V
		V$_{LVD4}$	Power supply rise time	2.86	2.92	2.97	V
			Power supply fall time	2.80	2.86	2.91	V
		V$_{LVD5}$	Power supply rise time	2.76	2.81	2.87	V
			Power supply fall time	2.70	2.75	2.81	V
		V$_{LVD6}$	Power supply rise time	2.66	2.71	2.76	V
			Power supply fall time	2.60	2.65	2.70	V
		V$_{LVD7}$	Power supply rise time	2.56	2.61	2.66	V
			Power supply fall time	2.50	2.55	2.60	V
		V$_{LVD8}$	Power supply rise time	2.45	2.50	2.55	V
			Power supply fall time	2.40	2.45	2.50	V
		V$_{LVD9}$	Power supply rise time	2.05	2.09	2.13	V
			Power supply fall time	2.00	2.04	2.08	V
		V$_{LVD10}$	Power supply rise time	1.94	1.98	2.02	V
			Power supply fall time	1.90	1.94	1.98	V
		V$_{LVD11}$	Power supply rise time	1.84	1.88	1.91	V
			Power supply fall time	1.80	1.84	1.87	V
		V$_{LVD12}$	Power supply rise time	1.74	1.77	1.81	V
			Power supply fall time	1.70	1.73	1.77	V
		V$_{LVD13}$	Power supply rise time	1.64	1.67	1.70	V
			Power supply fall time	1.60	1.63	1.66	V
Minimum pulse width		t$_{LW}$		300			μs
Detection delay time						300	μs

Caution   **Set the detection voltage (V$_{LVD}$) to be within the operating voltage range.   The operating voltage range depends on the setting of the user option byte (000C2H/010C2H).   The following shows the operating voltage range.**

   HS (high-speed main) mode: V$_{DD}$ = 2.7 to 3.6 V@1 MHz to 32 MHz

   V$_{DD}$ = 2.4 to 3.6 V@1 MHz to 16 MHz

   LS (low-speed main) mode: V$_{DD}$ = 1.8 to 3.6 V@1 MHz to 8 MHz

   LV (low-voltage main) mode: V$_{DD}$ = 1.6 to 3.6 V@1 MHz to 4 MHz

LVD Detection Voltage of Interrupt & Reset Mode

(T_A = −40 to +85°C, V_{PDR} ≤ V_{DD} ≤ 3.6 V, V_{SS} = 0 V)

Parameter	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Interrupt & reset mode	V_{LVD13}	VPOC2, VPOC1, VPOC0 = 0, 0, 0, falling reset voltage			1.60	1.63	1.66	V
	V_{LVD12}	LVIS1, LVIS0 = 1, 0	Rising release reset voltage	1.74	1.77	1.81	V
			Falling interrupt voltage	1.70	1.73	1.77	V
	V_{LVD11}	LVIS1, LVIS0 = 0, 1	Rising release reset voltage	1.84	1.88	1.91	V
			Falling interrupt voltage	1.80	1.84	1.87	V
	V_{LVD4}	LVIS1, LVIS0 = 0, 0	Rising release reset voltage	2.86	2.92	2.97	V
			Falling interrupt voltage	2.80	2.86	2.91	V
	V_{LVD11}	VPOC2, VPOC1, VPOC0 = 0, 0, 1, falling reset voltage			1.80	1.84	1.87	V
	V_{LVD10}	LVIS1, LVIS0 = 1, 0	Rising release reset voltage	1.94	1.98	2.02	V
			Falling interrupt voltage	1.90	1.94	1.98	V
	V_{LVD9}	LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.05	2.09	2.13	V
			Falling interrupt voltage	2.00	2.04	2.08	V
	V_{LVD2}	LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.07	3.13	3.19	V
			Falling interrupt voltage	3.00	3.06	3.12	V
	V_{LVD8}	VPOC2, VPOC1, VPOC0 = 0, 1, 0, falling reset voltage			2.40	2.45	2.50	V
	V_{LVD7}	LVIS1, LVIS0 = 1, 0	Rising release reset voltage	2.56	2.61	2.66	V
			Falling interrupt voltage	2.50	2.55	2.60	V
	V_{LVD6}	LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.66	2.71	2.76	V
			Falling interrupt voltage	2.60	2.65	2.70	V
	V_{LVD5}	VPOC2, VPOC1, VPOC0 = 0, 1, 1, falling reset voltage			2.70	2.75	2.81	V
	V_{LVD4}	LVIS1, LVIS0 = 1, 0	Rising release reset voltage	2.86	2.92	2.97	V
			Falling interrupt voltage	2.80	2.86	2.91	V
	V_{LVD3}	LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.96	3.02	3.08	V
			Falling interrupt voltage	2.90	2.96	3.02	V

Caution   Set the detection voltage (V_{LVD}) to be within the operating voltage range.   The operating voltage range depends on the setting of the user option byte (000C2H/010C2H).   The following shows the operating voltage range.

         HS (high-speed main) mode: V_{DD} = 2.7 to 3.6 V@1 MHz to 32 MHz

                                      V_{DD} = 2.4 to 3.6 V@1 MHz to 16 MHz

         LS (low-speed main) mode: V_{DD} = 1.8 to 3.6 V@1 MHz to 8 MHz

         LV (low-voltage main) mode: V_{DD} = 1.6 to 3.6 V@1 MHz to 4 MHz

2.6.5 Supply voltage rise slope characteristics

(T_A = −40 to +85°C, V_{SS} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Supply voltage rise	SV_{DD}				54	V/ms

Caution   Be sure to maintain the internal reset state until V_{DD} reaches the operating voltage range specified in 2.4   AC Characteristics, by using the LVD circuit or external reset pin.

2.7   RAM Data Retention Characteristics

(T$_A$ = −40 to +85°C, V$_{SS}$ = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	V$_{DDDR}$		1.46[Note]		3.6	V

Note   This depends on the POR detection voltage.   For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.

2.8   Flash Memory Programming Characteristics

(T$_A$ = −40 to +85°C, 1.8 V ≤ V$_{DD}$ ≤ 3.6 V, V$_{SS}$ = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
CPU/peripheral hardware clock frequency	f$_{CLK}$	1.8 V ≤ V$_{DD}$ ≤ 3.6 V	1		32	MHz
Number of code flash rewrites[Notes 1, 2]	C$_{erwr}$	Retained for 20 years T$_A$ = 85°C[Note 3]	1,000			Times
Number of data flash rewrites[Notes 1, 2]		Retained for 1 years T$_A$ = 25°C[Note 3]		1,000,000		
		Retained for 5 years T$_A$ = 85°C[Note 3]	100,000			
		Retained for 20 years T$_A$ = 85°C[Note 3]	10,000			

Notes 1.   1 erase + 1 write after the erase is regarded as 1 rewrite.

The retaining years are until next rewrite after the rewrite.

2.   When using flash memory programmer and Renesas Electronics self programming library

3.   These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.

2.9 Dedicated Flash Memory Programmer Communication (UART)

(T$_A$ = −40 to +85°C, 1.8 V ≤ EV$_{DD0}$ ≤ V$_{DD}$ ≤ 3.6 V, V$_{SS}$ = EV$_{SS0}$ = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		During flash memory programming	115.2 k		1 M	bps

2.10 Timing Specs for Switching Flash Memory Programming Modes

(T$_A$ = −40 to +85°C, 1.8 V ≤ EV$_{DD0}$ ≤ V$_{DD}$ ≤ 3.6 V, V$_{SS}$ = EV$_{SS0}$ = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
How long from when an external reset ends until the initial communication settings are specified	t$_{SUINIT}$	POR and LVD reset must end before the external reset ends.			100	ms
How long from when the TOOL0 pin is placed at the low level until a external reset ends	t$_{SU}$	POR and LVD reset must end before the external reset ends.	10			μs
How long the TOOL0 pin must be kept at the low level after an external reset ends (except flash firmware processing time)	t$_{HD}$	POR and LVD reset must end before the external reset ends.	1			ms

<1> The low level is input to the TOOL0 pin.
<2> The pins reset ends (POR and LVD reset must end before the external reset ends.).
<3> The TOOL0 pin is set to the high level.
<4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

Remark t$_{SUINIT}$: The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the resets end.

t$_{SU}$: How long from when the TOOL0 pin is placed at the low level until a external reset ends

t$_{HD}$: How long to keep the TOOL0 pin at the low level from when the external resets end (except flash firmware processing time)

3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS T_A = –40 to +105°C)

This chapter describes the following electrical specifications.

Target products   G: Industrial applications T_A = –40 to +105°C
                                R5F10EBAGNA, R5F10EBCGNA, R5F10EBDGNA, R5F10EBEGNA
                                R5F10EGAGFB, R5F10EGCGFB, R5F10EGDGFB, R5F10EGEGFB
                                R5F10EGAGNA, R5F10EGCGNA, R5F10EGDGNA, R5F10EGEGNA
                                R5F10ELCGFB, R5F10ELDGFB, R5F10ELEGFB

Cautions 1. The RL78/G1A has an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.

2. With products not provided with an EV_{DD0} or EV_{SS0} pin, replace EV_{DD0} with V_{DD}, or replace EV_{SS0} with V_{SS}.

3. Please contact Renesas Electronics sales office for derating of operation under T_A = +85°C to +105°C. Derating is the systematic reduction of load for the sake of improved reliability.

Remark   When RL78/G1A is used in the range of T_A = –40 to +85°C, see **2. ELECTRICAL SPECIFICATIONS (T_A = –40 to +85°C)**.

3.1 Absolute Maximum Ratings

Absolute Maximum Ratings (T$_A$ = 25°C) (1/2)

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	V$_{DD}$		−0.5 to +6.5	V
	EV$_{DD0}$		−0.5 to +6.5	V
	AV$_{DD}$		−0.5 to +4.6	V
	AV$_{REFP}$		−0.3 to AV$_{DD}$ +0.3[Note 3]	V
	EV$_{SS0}$		−0.5 to +0.3	V
	AV$_{SS}$		−0.5 to +0.3	V
	AV$_{REFM}$		−0.3 to AV$_{DD}$ +0.3[Note 3] and AV$_{REFM}$ ≤ AV$_{REFP}$	V
REGC pin input voltage	V$_{IREGC}$	REGC	−0.3 to +2.8 and −0.3 to V$_{DD}$ +0.3[Note 1]	V
Input voltage	V$_{I1}$	P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P70 to P77, P120, P140, P141	−0.3 to EV$_{DD0}$ +0.3 and −0.3 to V$_{DD}$ +0.3[Note 2]	V
	V$_{I2}$	P60 to P63 (N-ch open-drain)	−0.3 to +6.5	V
	V$_{I3}$	P121 to P124, P137, EXCLK, EXCLKS, $\overline{RESET}$	−0.3 to V$_{DD}$ +0.3[Note 2]	V
	V$_{I4}$	P20 to P27, P150 to P154	−0.3 to AV$_{DD}$ +0.3[Note 2]	V
Output voltage	V$_{O1}$	P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P60 to P63, P70 to P77, P120, P130, P140, P141	−0.3 to EV$_{DD0}$ +0.3[Note 2]	V
	V$_{O2}$	P20 to P27, P150 to P154	−0.3 to AV$_{DD}$ +0.3[Note 2]	V
Analog input voltage	V$_{AI1}$	ANI16 to ANI30	−0.3 to EV$_{DD0}$ +0.3 and −0.3 to AV$_{REF(+)}$ +0.3[Notes 2, 4]	V
	V$_{AI2}$	ANI0 to ANI12	−0.3 to AV$_{DD}$ +0.3 and −0.3 to AV$_{REF(+)}$ +0.3[Notes 2, 4]	V

Notes 1. Connect the REGC pin to V$_{SS}$ via a capacitor (0.47 to 1 μF). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.

    2. Must be 6.5 V or lower.

    3. Must be 4.6 V or lower.

    4. Do not exceed AV$_{REF(+)}$ + 0.3 V in case of A/D conversion target pin.

Caution **Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.**

Remarks 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

    2. AV$_{REF(+)}$: + side reference voltage of the A/D converter.

    3. V$_{SS}$: Reference voltage

Absolute Maximum Ratings (T_A = 25°C) (2/2)

Parameter	Symbols	Conditions		Ratings	Unit
Output current, high	I_{OH1}	Per pin	P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P70 to P77, P120, P130, P140, P141	−40	mA
		Total of all pins −170 mA	P00 to P04, P40 to P43, P120, P130, P140, P141	−70	mA
			P05, P06, P10 to P16, P30, P31, P50, P51, P70 to P77,	−100	mA
	I_{OH2}	Per pin	P20 to P27, P150 to P154	−0.1	mA
		Total of all pins		−1.3	mA
Output current, low	I_{OL1}	Per pin	P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P60 to P63, P70 to P77, P120, P130, P140, P141	40	mA
		Total of all pins 170 mA	P00 to P04, P40 to P43, P120, P130, P140, P141	70	mA
			P05, P06, P10 to P16, P30, P31, P50, P51, P60 to P63, P70 to P77	100	mA
	I_{OL2}	Per pin	P20 to P27, P150 to P154	0.4	mA
		Total of all pins		6.4	mA
Operating ambient temperature	T_A	In normal operation mode		−40 to +105	°C
		In flash memory programming mode			
Storage temperature	T_{stg}			−65 to +150	°C

Caution   **Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.**

Remark   Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

3.2 Oscillator Characteristics

3.2.1 X1, XT1 oscillator characteristics

(TA = –40 to +105°C, 2.4 V ≤ VDD ≤ 3.6 V, VSS = 0 V)

Parameter	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation frequency (fX)**Note**	Ceramic resonator/crystal resonator	2.7 V ≤ VDD ≤ 3.6 V	1.0		20.0	MHz
		2.4 V ≤ VDD < 2.7 V	1.0		16.0	
XT1 clock oscillation frequency (fX)**Note**	Crystal resonator		32	32.768	35	kHz

Note Indicates only permissible oscillator frequency ranges. See AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution **Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.**

3.2.2 On-chip oscillator characteristics

(TA = –40 to +105°C, 2.4 V ≤ VDD ≤ 3.6 V, VSS = 0 V)

Oscillators	Parameters	Conditions		MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator oscillation frequency**Notes 1, 2**	fIH			1		32	MHz
High-speed on-chip oscillator oscillation frequency accuracy		+85 to +105 °C	2.4 V ≤ VDD ≤ 3.6 V	–2		+2	%
		–20 to +85 °C	2.4 V ≤ VDD ≤ 3.6 V	–1		+1	%
		–40 to –20 °C	2.4 V ≤ VDD ≤ 3.6 V	–1.5		+1.5	%
Low-speed on-chip oscillator oscillation frequency	fIL				15		kHz
Low-speed on-chip oscillator oscillation frequency accuracy				–15		+15	%

Notes 1. High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte (000C2H/010C2H) and bits 0 to 2 of HOCODIV register.
    2. This indicates the oscillator characteristics only. See AC Characteristics for instruction execution time.

3.3 DC Characteristics

3.3.1 Pin characteristics

(T_A = –40 to +105°C, 2.4 V ≤ AV_{DD} ≤ V_{DD} ≤ 3.6 V, 2.4 V ≤ EV_{DD0} ≤ V_{DD} ≤ 3.6 V, V_{SS} = EV_{SS0} = 0 V)   (1/5)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high[Note 1]	I_{OH1}	Per pin for P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P70 to P77, P120, P130, P140, P141	2.4 V ≤ EV_{DD0} ≤ 3.6 V			−3.0[Note 2]	mA
		Total of P00 to P04, P40 to P43, P120, P130, P140, P141 (When duty ≤ 70%[Note 3])	2.7 V ≤ EV_{DD0} ≤ 3.6 V			−10.0	mA
			2.4 V ≤ EV_{DD0} < 2.7 V			−5.0	mA
		Total of P05, P06, P10 to P16, P30, P31, P50, P51, P70 to P77, (When duty ≤ 70%[Note 3])	2.7 V ≤ EV_{DD0} ≤ 3.6 V			−19.0	mA
			2.4 V ≤ EV_{DD0} < 2.7 V			−10.0	mA
		Total of all pins (When duty ≤ 70%[Note 3])	2.4 V ≤ EV_{DD0} ≤ 3.6 V			−29.0	mA
	I_{OH2}	Per pin for P20 to P27, P150 to P154	2.4 V ≤ AV_{DD} ≤ 3.6 V			−0.1[Note 2]	mA
		Total of all pins (When duty ≤ 70%[Note 3])	2.4 V ≤ AV_{DD} ≤ 3.6 V			−1.3	mA

Notes **1.** Value of current at which the device operation is guaranteed even if the current flows from the EV_{DD0}, V_{DD} pins to an output pin.

      2. However, do not exceed the total current value.

      3. Specification under conditions where the duty factor ≤ 70%.

         The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = (I_{OH} × 0.7)/(n × 0.01)

  <Example> Where n = 80% and I_{OH} = −10.0 mA

          Total output current of pins = (−10.0 × 0.7)/(80 × 0.01) ≅ −8.7 mA

         However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Caution **P00, P02 to P04, P10 to P15, P43, P50, P71, and P74 do not output high level in N-ch open-drain mode.**

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(T$_A$ = –40 to +105°C, 2.4 V ≤ AV$_{DD}$ ≤ V$_{DD}$ ≤ 3.6 V, 2.4 V ≤ EV$_{DD0}$ ≤ V$_{DD}$ ≤ 3.6 V, V$_{SS}$ = EV$_{SS0}$ = 0 V)   **(2/5)**

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, low[Note 1]	I$_{OL1}$	Per pin for P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P70 to P77, P120, P130, P140, P141				8.5[Note 2]	mA
		Per pin for P60 to P63				15.0[Note 2]	mA
		Total of P00 to P04, P40 to P43, P120, P130, P140, P141 (When duty ≤ 70%[Note 3])	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V			15.0	mA
			2.4 V ≤ EV$_{DD0}$ < 2.7 V			9.0	mA
		Total of P05, P06, P10 to P16, P30, P31, P50, P51, P60 to P63, P70 to P77 (When duty ≤ 70%[Note 3])	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V			35.0	mA
			2.4 V ≤ EV$_{DD0}$ < 2.7 V			20.0	mA
		Total of all pins (When duty ≤ 70%[Note 3])				50.0	mA
	I$_{OL2}$	Per pin for P20 to P27, P150 to P154				0.4[Note 2]	mA
		Total of all pins (When duty ≤ 70%[Note 3])	2.4 V ≤ AV$_{DD}$ ≤ 3.6 V			5.2	mA

Notes 1. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the EV$_{SS0}$ and V$_{SS}$ pin.

   2. However, do not exceed the total current value.

   3. Specification under conditions where the duty factor ≤ 70%.

The output current value that has changed to the dury factor > 70% the duty ratio can can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = (I$_{OL}$ × 0.7)/(n × 0.01)

    <Example> Where n = 80% and I$_{OL}$ = 10.0 mA

          Total output current of pins = (10.0 × 0.7)/(80 × 0.01) ≅ 8.7 mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(T_A = –40 to +105°C, 2.4 V ≤ AV_{DD} ≤ V_{DD} ≤ 3.6 V, 2.4 V ≤ EV_{DD0} ≤ V_{DD} ≤ 3.6 V, V_{SS} = EV_{SS0} = 0 V)   **(3/5)**

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage, high	V_{IH1}	P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P70 to P77, P120, P140, P141	Normal input buffer	$0.8EV_{DD0}$		EV_{DD0}	V
	V_{IH2}	P01, P03, P04, P10, P11, P13 to P16, P43	TTL input buffer 3.3 V ≤ EV_{DD0} ≤ 3.6 V	2.0		EV_{DD0}	V
			TTL input buffer 2.4 V ≤ EV_{DD0} < 3.3 V	1.5		EV_{DD0}	V
	V_{IH3}	P20 to P27, P150 to P154		$0.7AV_{DD}$		AV_{DD}	V
	V_{IH4}	P60 to P63		$0.7EV_{DD0}$		6.0	V
	V_{IH5}	P121 to P124, P137, EXCLK, EXCLKS, $\overline{RESET}$		$0.8V_{DD}$		V_{DD}	V
Input voltage, low	V_{IL1}	P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P70 to P77, P120, P140, P141	Normal input buffer	0		$0.2EV_{DD0}$	V
	V_{IL2}	P01, P03, P04, P10, P11, P13 to P16, P43	TTL input buffer 3.3 V ≤ EV_{DD0} ≤ 3.6 V	0		0.5	V
			TTL input buffer 2.4 V ≤ EV_{DD0} < 3.3 V	0		0.32	V
	V_{IL3}	P20 to P27, P150 to P154		0		$0.3AV_{DD}$	V
	V_{IL4}	P60 to P63		0		$0.3EV_{DD0}$	V
	V_{IL5}	P121 to P124, P137, EXCLK, EXCLKS, $\overline{RESET}$		0		$0.2V_{DD}$	V

Caution **The maximum value of V_{IH} of pins P00, P02 to P04, P10 to P15, P43, P50, P71, and P74 is EV_{DD0}, even in the N-ch open-drain mode.**

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(T_A = –40 to +105°C, 2.4 V ≤ AV_{DD} ≤ V_{DD} ≤ 3.6 V, 2.4 V ≤ EV_{DD0} ≤ V_{DD} ≤ 3.6 V, V_{SS} = EV_{SS0} = 0 V)   (4/5)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output voltage, high	V_{OH1}	P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P70 to P77, P120, P130, P140, P141	2.7 V ≤ EV_{DD0} ≤ 3.6 V, I_{OH1} = –2.0 mA	EV_{DD0} – 0.6			V
			2.4 V ≤ EV_{DD0} ≤ 3.6 V, I_{OH1} = –1.5 mA	EV_{DD0} – 0.5			V
	V_{OH2}	P20 to P27, P150 to P154	2.4 V ≤ AV_{DD} ≤ 3.6 V, I_{OH2} = –100 μA	AV_{DD} – 0.5			V
Output voltage, low	V_{OL1}	P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P70 to P77, P120, P130, P140, P141	2.7 V ≤ EV_{DD0} ≤ 3.6 V, I_{OL1} = 3.0 mA			0.6	V
			2.7 V ≤ EV_{DD0} ≤ 3.6 V, I_{OL1} = 1.5 mA			0.4	V
			2.4 V ≤ EV_{DD0} ≤ 3.6 V, I_{OL1} = 0.6 mA			0.4	V
	V_{OL2}	P20 to P27, P150 to P154	2.4 V ≤ AV_{DD} ≤ 3.6 V, I_{OL2} = 400 μA			0.4	V
	V_{OL3}	P60 to P63	2.7 V ≤ EV_{DD0} ≤ 3.6 V, I_{OL3} = 3.0 mA			0.4	V
			2.4 V ≤ EV_{DD0} ≤ 3.6 V, I_{OL3} = 2.0 mA			0.4	V

Caution P00, P02 to P04, P10 to P15, P43, P50, P71, and P74 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(T_A = –40 to +105°C, 2.4 V ≤ AV_{DD} ≤ V_{DD} ≤ 3.6 V, 2.4 V ≤ EV_{DD0} ≤ V_{DD} ≤ 3.6 V, V_{SS} = EV_{SS0} = 0 V)　　　(5/5)

Items	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Input leakage current, high	I_{LIH1}	P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P60 to P63, P70 to P77, P120, P140, P141	V_I = EV_{DD0}				1	μA
	I_{LIH2}	P137, $\overline{RESET}$	V_I = V_{DD}				1	μA
	I_{LIH3}	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	V_I = V_{DD}	In input port or external clock input			1	μA
				In resonator connection			10	μA
	I_{LIH4}	P20 to P27, P150 to P154	V_I = AV_{DD}				1	μA
Input leakage current, low	I_{LIL1}	P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P60 to P67, P70 to P77, P120, P140, P141	V_I = EV_{SS0}				−1	μA
	I_{LIL2}	P137, $\overline{RESET}$	V_I = V_{SS}				−1	μA
	I_{LIL3}	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	V_I = V_{SS}	In input port or external clock input			−1	μA
				In resonator connection			−10	μA
	I_{LIL4}	P20 to P27, P150 to P154	V_I = AV_{SS}				−1	μA
On-chip pull-up resistance	R_U	P00 to P06, P10 to P16, P30, P31, P40 to P43, P50, P51, P70 to P77, P120, P140, P141	V_I = EV_{SS0}, In input port		10	20	100	kΩ

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

3.3.2 Supply current characteristics

$(T_A$ = –40 to +105°C, 2.4 V ≤ EV_{DD0} ≤ V_{DD} ≤ 3.6 V, V_{SS} = EV_{SS0} = 0 V) (1/3)

Parameter	Symbol	Conditions					MIN.	TYP.	MAX.	Unit
Supply current	I_{DD1}[Note 1]	Operating mode	HS (high-speed main) mode[Note 5]	f_{IH} = 32 MHz[Note 3]	Basic operation	V_{DD} = 3.0 V		2.1		mA
					Normal operation	V_{DD} = 3.0 V		4.6	7.5	mA
				f_{IH} = 24 MHz[Note 3]	Normal operation	V_{DD} = 3.0 V		3.7	5.8	mA
				f_{IH} = 16 MHz[Note 3]	Normal operation	V_{DD} = 3.0 V		2.7	4.2	mA
			HS (high-speed main) mode[Note 5]	f_{MX} = 20 MHz[Note 2], V_{DD} = 3.0 V	Normal operation	Square wave input		3.0	4.9	mA
						Resonator connection		3.2	5.0	
				f_{MX} = 10 MHz[Note 2], V_{DD} = 3.0 V	Normal operation	Square wave input		1.9	2.9	mA
						Resonator connection		1.9	2.9	
			Subsystem clock mode	f_{SUB} = 32.768 kHz[Note 4] T_A = –40°C	Normal operation	Square wave input		4.1	4.9	μA
						Resonator connection		4.2	5.0	
				f_{SUB} = 32.768 kHz[Note 4] T_A = +25°C	Normal operation	Square wave input		4.2	4.9	μA
						Resonator connection		4.3	5.0	
				f_{SUB} = 32.768 kHz[Note 4] T_A = +50°C	Normal operation	Square wave input		4.3	5.5	μA
						Resonator connection		4.4	5.6	
				f_{SUB} = 32.768 kHz[Note 4] T_A = +70°C	Normal operation	Square wave input		4.5	6.3	μA
						Resonator connection		4.6	6.4	
				f_{SUB} = 32.768 kHz[Note 4] T_A = +85°C	Normal operation	Square wave input		4.8	7.7	μA
						Resonator connection		4.9	7.8	
				f_{SUB} = 32.768 kHz[Note 4] T_A = +105°C	Normal operation	Square wave input		6.9	19.7	μA
						Resonator connection		7.0	19.8	

(**Notes** and **Remarks** are listed on the next page.)

Notes 1. Total current flowing into V_{DD} and EV_{DD0}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD}, EV_{DD0} or V_{SS}, EV_{SS0}. The following points apply in the HS (high-speed main) mode.

- The currents in the "TYP." column do not include the operating currents of the peripheral modules.
- The currents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-downresistors, and those flowing while the data flash memory is being rewritten.

In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the RTC.

2. When high-speed on-chip oscillator and subsystem clock are stopped.

3. When high-speed system clock and subsystem clock are stopped.

4. When high-speed on-chip oscillator and high-speed system clock are stopped. When setting ultra-low power consumption oscillation (AMPHS1 = 1).

5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: 2.7 V ≤ V_{DD} ≤ 3.6 V @1 MHz to 32 MHz

                                         2.4 V ≤ V_{DD} ≤ 3.6 V@1 MHz to 16 MHz

Remarks 1. f_{MX}:   High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

2. f_{IH}:   High-speed on-chip oscillator clock frequency

3. f_{SUB}:   Subsystem clock frequency (XT1 clock oscillation frequency)

4. Except subsystem clock operation, temperature condition of the TYP. value is T_A = 25°C

(T_A = −40 to +105°C, 2.4 V ≤ EV_{DD0} ≤ V_{DD} ≤ 3.6 V, V_{SS} = EV_{SS0} = 0 V)   (2/3)

Parameter	Symbol	Conditions				MIN.	TYP.	MAX.	Unit
Supply current[Note 1]	I_{DD2}[Note 2]	HALT mode	HS (high-speed main) mode[Note 7]	f_{IH} = 32 MHz[Note 4]	V_{DD} = 3.0 V		0.54	2.90	mA
				f_{IH} = 24 MHz[Note 4]	V_{DD} = 3.0 V		0.44	2.30	mA
				f_{IH} = 16 MHz[Note 4]	V_{DD} = 3.0 V		0.40	1.70	mA
			HS (high-speed main) mode[Note 7]	f_{MX} = 20 MHz[Note 3], V_{DD} = 3.0 V	Square wave input		0.28	1.90	mA
					Resonator connection		0.45	2.00	
				f_{MX} = 10 MHz[Note 3], V_{DD} = 3.0 V	Square wave input		0.19	1.02	mA
					Resonator connection		0.26	1.10	
			Subsystem clock mode	f_{SUB} = 32.768 kHz[Note 5] T_A = −40°C	Square wave input		0.25	0.57	μA
					Resonator connection		0.44	0.76	
				f_{SUB} = 32.768 kHz[Note 5] T_A = +25°C	Square wave input		0.30	0.57	μA
					Resonator connection		0.49	0.76	
				f_{SUB} = 32.768 kHz[Note 5] T_A = +50°C	Square wave input		0.38	1.17	μA
					Resonator connection		0.57	1.36	
				f_{SUB} = 32.768 kHz[Note 5] T_A = +70°C	Square wave input		0.52	1.97	μA
					Resonator connection		0.71	2.16	
				f_{SUB} = 32.768 kHz[Note 5] T_A = +85°C	Square wave input		0.97	3.37	μA
					Resonator connection		1.16	3.56	
				f_{SUB} = 32.768 kHz[Note 5] T_A = +105°C	Square wave input		3.01	15.37	μA
					Resonator connection		3.20	15.56	
	I_{DD3}[Note 6]	STOP mode[Note 8]	T_A = −40°C				0.16	0.50	μA
			T_A = +25°C				0.23	0.50	
			T_A = +50°C				0.34	1.10	
			T_A = +70°C				0.46	1.90	
			T_A = +85°C				0.75	3.30	
			T_A = +105°C				2.94	15.30	

(**Notes** and **Remarks** are listed on the next page.)

Notes 1. Total current flowing into V$_{DD}$ and EV$_{DD0}$, including the input leakage current flowing when the level of the input pin is fixed to V$_{DD}$, EV$_{DD0}$ or V$_{SS}$, EV$_{SS0}$. The following points apply in the HS (high-speed main) mode.

　• The currents in the "TYP." column do not include the operating currents of the peripheral modules.

　• The currents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.

In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the RTC.

In the STOP mode, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules.

2. During HALT instruction execution by flash memory.

3. When high-speed on-chip oscillator and subsystem clock are stopped.

4. When high-speed system clock and subsystem clock are stopped.

5. When high-speed on-chip oscillator and high-speed system clock are stopped.　When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1).

6. When subsystem clock is stopped.

7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

　HS (high-speed main) mode:　2.7 V ≤ V$_{DD}$ ≤ 3.6 V@1 MHz to 32 MHz

　　　　　　　　　　　　　　　　2.4 V ≤ V$_{DD}$ ≤ 3.6 V@1 MHz to 16 MHz

8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.

Remarks 1. f$_{MX}$:　High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

2. f$_{IH}$:　High-speed on-chip oscillator clock frequency

3. f$_{SUB}$:　Subsystem clock frequency (XT1 clock oscillation frequency)

4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is T$_A$ = 25°C

(T$_A$ = –40 to +105°C, 2.4 V ≤ EV$_{DD0}$ ≤ V$_{DD}$ ≤ 3.6 V, V$_{SS}$ = EV$_{SS0}$ = 0 V)   (3/3)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Low-speed on-chip oscillator operating current	I$_{FIL}$[1]				0.20		μA
RTC operating current	I$_{RTC}$[1, 2, 3]				0.02		μA
12-bit interval timer operating current	I$_{IT}$[1, 2, 4]				0.02		μA
Watchdog timer operating current	I$_{WDT}$[1, 2, 5]	f$_{IL}$ = 15 kHz			0.22		μA
A/D converter operating current	I$_{ADC}$[6, 7]	AV$_{DD}$ = 3.0 V, When conversion at maximum speed			420	720	μA
AV$_{REF(+)}$ current	I$_{AVREF}$[8]	AV$_{DD}$ = 3.0 V, ADREFP1 = 0, ADREFP0 = 0[7]			14.0	25.0	μA
		AV$_{REFP}$ = 3.0 V, ADREFP1 = 0, ADREFP0 = 1[10]			14.0	25.0	μA
		ADREFP1 = 1, ADREFP0 = 0[1]			14.0	25.0	μA
A/D converter reference voltage current	I$_{ADREF}$[1, 9]	V$_{DD}$ = 3.0 V			75.0		μA
Temperature sensor operating current	I$_{TMPS}$[1]	V$_{DD}$ = 3.0 V			75.0		μA
LVD operating current	I$_{LVD}$[1, 11]				0.08		μA
BGO operating current	I$_{BGO}$[1, 12]				2.5	12.2	mA
Self-programming operating current	I$_{FSP}$[1, 13]				2.5	12.2	mA
SNOOZE operating current	I$_{SNOZ}$	A/D converter operation (AV$_{DD}$ = 3.0 V)	The mode is performed[1, 14]		0.50	1.10	mA
			During A/D conversion[1]		0.60	1.34	mA
			During A/D conversion[7]		420	720	μA
		Simplified SPI (CSI)/UART operation[1]			0.70	1.54	mA

(**Notes** and **Remarks** are listed on the next page.)

Notes 1. Current flowing to V$_{DD}$.

2. When high-speed on-chip oscillator and high-speed system clock are stopped.

3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed on-chip ocsillator and the XT1 oscillator).   The supply current of the RL78 microcontrollers is the sum of the values of either I$_{DD1}$ or I$_{DD2}$, and I$_{RTC}$, when the real-time clock operates in operation mode or HALT mode.   When the low-speed on-chip oscillator is selected, I$_{FIL}$ should be added.   I$_{DD2}$ subsystem clock operation includes the operational current of the real-time clock.

4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip ocsillator and the XT1 oscillator).   The supply current of the RL78 microcontrollers is the sum of the values of either I$_{DD1}$ or I$_{DD2}$, and I$_{IT}$, when the 12-bit interval timer operates in operation mode or HALT mode.   When the low-speed on-chip oscillator is selected, I$_{FIL}$ should be added.

5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator).   The supply current of the RL78 microcontrollers is the sum of I$_{DD1}$, I$_{DD2}$, or I$_{DD3}$ and I$_{WDT}$ when the watchdog timer is in operation.

6. Current flowing only to the A/D converter.   The supply current of the RL78 microcontrollers is the sum of I$_{DD1}$ or I$_{DD2}$ and I$_{ADC}$, I$_{AVREF}$, I$_{ADREF}$ when the A/D converter operates in an operation mode or the HALT mode.

7. Current flowing to the AV$_{DD}$.

8. Current flowing from the reference voltage source of A/D converter.

9. Operation current flowing to the internal reference voltage.

10. Current flowing to the AV$_{REFP}$.

11. Current flowing only to the LVD circuit.   The supply current of the RL78 microcontrollers is the sum of I$_{DD1}$, I$_{DD2}$ or I$_{DD3}$ and I$_{LVD}$ when the LVD circuit is in operation.

12. Current flowing only during data flash rewrite.

13. Current flowing only during self programming.

Remarks 1. f$_{IL}$:   Low-speed on-chip oscillator clock frequency

2. f$_{SUB}$: Subsystem clock frequency (XT1 clock oscillation frequency)

3. f$_{CLK}$: CPU/peripheral hardware clock frequency

4. Temperature condition of the TYP. value is T$_A$ = 25°C

3.4 AC Characteristics

(T$_A$ = –40 to +105°C, AV$_{DD}$ ≤ V$_{DD}$ ≤ 3.6 V, 2.4 V ≤ EV$_{DD0}$ ≤ V$_{DD}$ ≤ 3.6 V, V$_{SS}$ = EV$_{SS0}$ = 0 V)

Items	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum instruction execution time)	T$_{CY}$	Main system clock (f$_{MAIN}$) operation	HS (high-speed main) mode	2.7 V ≤ V$_{DD}$ ≤ 3.6 V	0.03125		1	μs
				2.4 V ≤ V$_{DD}$ < 2.7 V	0.0625		1	μs
		Subsystem clock (f$_{SUB}$) operation		2.4 V ≤ V$_{DD}$ ≤ 3.6 V	28.5	30.5	31.3	μs
		In the self programming mode	HS (high-speed main) mode	2.7 V ≤ V$_{DD}$ ≤ 3.6 V	0.03125		1	μs
				2.4 V ≤ V$_{DD}$ < 2.7 V	0.0625		1	μs
External system clock frequency	f$_{EX}$	2.7 V ≤ V$_{DD}$ ≤ 3.6 V			1.0		20.0	MHz
		2.4 V ≤ V$_{DD}$ < 2.7 V			1.0		16.0	MHz
	f$_{EXS}$				32		35	kHz
External system clock input high-level width, low-level width	t$_{EXH}$, t$_{EXL}$	2.7 V ≤ V$_{DD}$ ≤ 3.6 V			24			ns
		2.4 V ≤ V$_{DD}$ < 2.7 V			30			ns
	t$_{EXHS}$, t$_{EXLS}$				13.7			μs
TI00, TI01, TI03 to TI07 input high-level width, low-level width	t$_{TIH}$, t$_{TIL}$				1/f$_{MCK}$+10			ns**Note**
TO00, TO01, TO03 to TO07 output frequency	f$_{TO}$	HS (high-speed main) mode		2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V			8	MHz
				2.4 V ≤ EV$_{DD0}$ < 2.7 V			4	MHz
PCLBUZ0, PCLBUZ1 output frequency	f$_{PCL}$	HS (high-speed main) mode		2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V			8	MHz
				2.4 V ≤ EV$_{DD0}$ < 2.7 V			4	MHz
Interrupt input high-level width, low-level width	t$_{INTH}$, t$_{INTL}$	INTP0		2.4 V ≤ V$_{DD}$ ≤ 3.6 V	1			μs
		INTP1 to INTP11		2.4 V ≤ EV$_{DD0}$ ≤ 3.6 V	1			μs
Key interrupt input high-level width, low-level width	t$_{KR}$	KR0 to KR9		2.4 V ≤ EV$_{DD0}$ ≤ 3.6 V, 2.4 V ≤ AV$_{DD0}$ ≤ 3.6 V	250			ns
RESET low-level width	t$_{RSL}$				10			μs

Note   The following conditions are required for low-voltage interface when EV$_{DD0}$ < V$_{DD}$.

2.4 V ≤ EV$_{DD0}$ < 2.7 V : MIN. 125 ns

Remark   f$_{MCK}$: Timer array unit operation clock frequency

(Operation clock to be set by the CKS0n bit of timer clock select register 0 (TPS0) and timer mode register 0n (TMR0n).   n: Channel number (n = 0 to 7))

Minimum Instruction Execution Time during Main System Clock Operation

TCY vs VDD (HS (high-speed main) mode)

AC Timing Test Points

External System Clock Timing

EXCLK

$1/f_{EX}$

t_{EXL} t_{EXH}

0.7 V$_{DD}$ MIN.
0.3 V$_{DD}$ MAX.

TI/TO Timing

TI00, TI01, TI03 to TI07

t_{TIL} t_{TIH}

TO00, TO01, TO03 to TO07

$1/f_{TO}$

Interrupt Request Input Timing

INTP0 to INTP11

t_{INTL} t_{INTH}

Key Interrupt Input Timing

KR0 to KR9

t_{KR}

$\overline{\text{RESET}}$ Input Timing

3.5   Peripheral Functions Characteristics

AC Timing Test Points

3.5.1   Serial array unit

(1) During communication at same potential (UART mode) (dedicated baud rate generator output)
(TA = −40 to +105°C, 2.4 V ≤ EVDD0 ≤ VDD ≤ 3.6 V, VSS = EVSS0 = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate[Note 1]					$f_{MCK}/12$	bps
		Theoretical value of the maximum transfer rate f_{CLK} = 32 MHz, $f_{MCK} = f_{CLK}$			2.6[Note 2]	Mbps

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps.
      2. The following conditions are required for low-voltage interface when EVDD0 < VDD.
          2.4 V ≤ EVDD0 < 2.7 V : MAX. 1.3 Mbps

Caution   Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by
using port input mode register g (PIMg) and port output mode register g (POMg).

UART mode connection diagram (during communication at same potential)

UART mode bit width (during communication at same potential) (reference)


Remarks 1. q: UART number (q = 0 to 2), g: PIM and POM number (g = 0, 1)
      2. fMCK: Serial array unit operation clock frequency
         (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).   m: Unit number,
         n: Channel number (mn = 00 to 03, 10, 11))

**(2) During communication at same potential (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output)**

(T$_A$ = –40 to +105°C, 2.4 V ≤ EV$_{DD0}$ ≤ V$_{DD}$ ≤ 3.6 V, V$_{SS}$ = EV$_{SS0}$ = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
SCKp cycle time	t$_{KCY1}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V	t$_{KCY1}$ ≥ 4/f$_{CLK}$	250			ns
		2.4 V ≤ EV$_{DD0}$ ≤ 3.6 V	t$_{KCY1}$ ≥ 4/f$_{CLK}$	500			ns
SCKp high-/low-level width	t$_{KH1}$, t$_{KL1}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V		t$_{KCY1}$/2 − 36			ns
		2.4 V ≤ EV$_{DD0}$ ≤ 3.6 V		t$_{KCY1}$/2 − 76			ns
SIp setup time (to SCKp↑)[Note 1]	t$_{SIK1}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V		66			ns
		2.4 V ≤ EV$_{DD0}$ ≤ 3.6 V		113			ns
SIp hold time (from SCKp↑)[Note 1]	t$_{KSI1}$			38			ns
Delay time from SCKp↓ to SOp output[Note 2]	t$_{KSO1}$	C = 30 p[Note 3]				50	ns

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.   The SIp setup time or SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

     2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.   The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

     3. C is the load capacitance of the SCKp and SOp output lines.

Caution **Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).**

Remark p: CSI number (p = 00, 01, 10, 11, 20, 21), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM numbers (g = 0, 1)

(3) During communication at same potential (Simplified SPI (CSI) mode) (slave mode, SCKp... external clock input)

(T_A = –40 to +105°C, 2.4 V ≤ EV_{DD0} ≤ V_{DD} ≤ 3.6 V, V_{SS} = EV_{SS0} = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
SCKp cycle time[Note 1]	t_{KCY2}	2.7 V ≤ EV_{DD0} ≤ 3.6 V	16 MHz < f_{MCK}	16/f_{MCK}			ns
			f_{MCK} ≤ 16 MHz	12/f_{MCK}			ns
		2.4 V ≤ EV_{DD0} ≤ 3.6 V		12/f_{MCK} and 1000			ns
SCKp high-/low-level width	t_{KH2}, t_{KL2}	2.7 V ≤ EV_{DD0} ≤ 3.6 V		t_{KCY2}/2−14			ns
		2.4 V ≤ EV_{DD0} ≤ 3.6 V		t_{KCY2}/2−16			ns
SIp setup time (to SCKp↑)[Note 2]	t_{SIK2}	2.7 V ≤ EV_{DD0} ≤ 3.6 V		1/f_{MCK} + 40			ns
		2.4 V ≤ EV_{DD0} ≤ 3.6 V		1/f_{MCK} + 60			ns
SIp hold time (from SCKp↑)[Note 2]	t_{KSI2}	2.7 V ≤ EV_{DD0} ≤ 3.6 V		1/f_{MCK}+62			ns
		2.4 V ≤ EV_{DD0} ≤ 3.6 V		1/f_{MCK}+62			ns
Delay time from SCKp↓ to SOp output[Note 3]	t_{KSO2}	C = 30 pF[Note 4]	2.7 V ≤ EV_{DD0} ≤ 3.6 V			2/f_{MCK}+66	ns
			2.4 V ≤ EV_{DD0} ≤ 3.6 V			2/f_{MCK}+113	ns

Notes 1. Transfer rate in the SNOOZE mode : MAX. 1 Mbps

    2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.   The SIp setup time or SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

    3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.   The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

    4. C is the load capacitance of the SOp output lines.

Caution   **Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).**

Remarks 1. p: CSI number (p = 00, 01, 10, 11, 20, 21), m: Unit number (m = 0, 1),

        n: Channel number (n = 0 to 3), g: PIM number (g = 0, 1)

    2. f_{MCK}: Serial array unit operation clock frequency

        (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).   m: Unit number,

        n: Channel number (mn = 00 to 03, 10, 11))

Simplified SPI (CSI) mode connection diagram (during communication at same potential)

Simplified SPI (CSI) mode serial transfer timing (during communication at same potential)
(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)

Simplified SPI (CSI) mode serial transfer timing (during communication at same potential)
(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)

Remarks 1.   p: CSI number (p = 00, 01, 10, 11, 20, 21)
     2.   m: Unit number, n: Channel number (mn = 00 to 03, 10, 11)

(4) During communication at same potential (simplified I^{2}C mode)

(T_A = –40 to +105°C, 2.4 V ≤ EV_{DD0} ≤ V_{DD} ≤ 3.6 V, V_{SS} = EV_{SS0} = 0 V)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCLr clock frequency	f_{SCL}	2.7 V ≤ EV_{DD0} ≤ 3.6 V, C_b = 50 pF, R_b = 2.7 kΩ		400[Note 1]	kHz
		2.4 V ≤ EV_{DD0} ≤ 3.6 V, C_b = 100 pF, R_b = 3 kΩ		100[Note 1]	kHz
Hold time when SCLr = "L"	t_{LOW}	2.7 V ≤ EV_{DD0} ≤ 3.6 V, C_b = 50 pF, R_b = 2.7 kΩ	1200		ns
		2.4 V ≤ EV_{DD0} ≤ 3.6 V, C_b = 100 pF, R_b = 3 kΩ	4600		ns
Hold time when SCLr = "H"	t_{HIGH}	2.7 V ≤ EV_{DD0} ≤ 3.6 V, C_b = 50 pF, R_b = 2.7 kΩ	1200		ns
		2.4 V ≤ EV_{DD0} ≤ 3.6 V, C_b = 100 pF, R_b = 3 kΩ	4600		ns
Data setup time (reception)	$t_{SU:DAT}$	2.7 V ≤ EV_{DD0} ≤ 3.6 V, C_b = 50 pF, R_b = 2.7 kΩ	1/f_{MCK} + 220[Note 2]		ns
		2.4 V ≤ EV_{DD} ≤ 3.6 V, C_b = 100 pF, R_b = 3 kΩ	1/f_{MCK} + 580[Note 2]		ns
Data hold time (transmission)	$t_{HD:DAT}$	2.7 V ≤ EV_{DD0} ≤ 3.6 V, C_b = 50 pF, R_b = 2.7 kΩ	0	770	ns
		2.4 V ≤ EV_{DD0} ≤ 3.6 V, C_b = 100 pF, R_b = 3 kΩ	0	1420	ns

Notes **1.** The value must also be f_{CLK}/4 or lower.

　　　2. Set the f_{MCK} value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution   **Select the normal input buffer and the N-ch open drain output (V_{DD} tolerance (When 25- to 48-pin products)/EV_{DD} tolerance (When 64-pin products)) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).**

Simplified I^{2}C mode mode connection diagram (during communication at same potential)

Simplified I^{2}C mode serial transfer timing (during communication at same potential)

Remarks 1. R$_b$[Ω]: Communication line (SDAr) pull-up resistance, C$_b$[F]: Communication line (SDAr, SCLr) load capacitance

     2. r: IIC number (r = 00, 01, 10, 11, 20, 21), g: PIM number (g = 0, 1), h: POM number (h = 0, 1)

     3. f$_{MCK}$: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).   m: Unit number, n: Channel number, mn = 00 to 03, 10, 11)

(5) Communication at different potential (1.8 V, 2.5 V) (UART mode) (dedicated baud rate generator output) (1/2)

(T$_A$ = –40 to +105°C, 2.4 V ≤ EV$_{DD0}$ ≤ V$_{DD}$ ≤ 3.6 V, V$_{SS}$ = EV$_{SS0}$ = 0 V)

Parameter	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Transfer rate[Note 1]		Reception	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V, 2.3 V ≤ V$_b$ ≤ 2.7 V				f$_{MCK}$/12	bps
				Theoretical value of the maximum transfer rate f$_{CLK}$ = 32 MHz, f$_{MCK}$ = f$_{CLK}$			2.6	Mbps
			2.4 V ≤ EV$_{DD0}$ < 3.3 V, 1.6 V ≤ V$_b$ ≤ 2.0 V				f$_{MCK}$/12	bps
				Theoretical value of the maximum transfer rate f$_{CLK}$ = 32 MHz, f$_{MCK}$ = f$_{CLK}$			2.6[Note 2]	Mbps

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps.

      2. The following conditions are required for low-voltage interface when EV$_{DD0}$ < V$_{DD}$.

         2.4 V ≤ EV$_{DD0}$ < 2.7 V : MAX. 1.3 Mbps

Caution   **Select the TTL input buffer for the RxDq pin and the N-ch open drain output (V$_{DD}$ tolerance (When 25- to 48-pin products)/EV$_{DD}$ tolerance (When 64-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V$_{IH}$ and V$_{IL}$, see the DC characteristics with TTL input buffer selected.**

Remarks 1. V$_b$[V]: Communication line voltage

      2. q: UART number (q = 0 to 2), g: PIM and POM number (g = 0, 1)

      3. f$_{MCK}$: Serial array unit operation clock frequency

         (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

         n: Channel number (mn = 00 to 03, 10, 11)

(5) Communication at different potential (1.8 V, 2.5 V) (UART mode) (dedicated baud rate generator output) (2/2)

(T$_A$ = –40 to +105°C, 2.4 V ≤ EV$_{DD0}$ ≤ V$_{DD}$ ≤ 3.6 V, V$_{SS}$ = EV$_{SS0}$ = 0 V)

Parameter	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Transfer rate		Transmission	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V, 2.3 V ≤ V$_b$ ≤ 2.7 V				**Note 1**	bps
				Theoretical value of the maximum transfer rate C$_b$ = 50 pF, R$_b$ = 2.7 kΩ, V$_b$ = 2.3 V			1.2**Note 2**	Mbps
			2.4 V ≤ EV$_{DD0}$ < 3.3 V, 1.6 V ≤ V$_b$ ≤ 2.0 V				**Note 3**	bps
				Theoretical value of the maximum transfer rate C$_b$ = 50 pF, R$_b$ = 5.5 kΩ, V$_b$ = 1.6 V			0.43**Note 4**	Mbps

Notes 1. The smaller maximum transfer rate derived by using f$_{MCK}$/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V and 2.3 V ≤ V$_b$ ≤ 2.7 V

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\} \times 3} \text{ [bps]}$$

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \text{ [%]}$$

* This value is the theoretical value of the relative difference between the transmission and reception sides.

2. This value as an example is calculated when the conditions described in the "Conditions" column are met. See **Note 1** above to calculate the maximum transfer rate under conditions of the customer.

3. The smaller maximum transfer rate derived by using f$_{MCK}$/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.4 V ≤ EV$_{DD0}$ < 3.3 V and 1.6 V ≤ V$_b$ ≤ 2.0 V

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\} \times 3} \text{ [bps]}$$

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \text{ [%]}$$

* This value is the theoretical value of the relative difference between the transmission and reception sides.

4. This value as an example is calculated when the conditions described in the "Conditions" column are met. See **Note 3** above to calculate the maximum transfer rate under conditions of the customer.

Caution **Select the TTL input buffer for the RxDq pin and the N-ch open drain output (V$_{DD}$ tolerance (When 25- to 48-pin products)/EV$_{DD}$ tolerance (When 64-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V$_{IH}$ and V$_{IL}$, see the DC characteristics with TTL input buffer selected.**

**UART mode connection diagram (during communication at different potential)**

UART mode bit width (during communication at different potential) (reference)

Remarks **1.**   R$_b$[Ω]: Communication line (TxDq) pull-up resistance,
C$_b$[F]: Communication line (TxDq) load capacitance, V$_b$[V]: Communication line voltage

   2.   q: UART number (q = 0 to 2), g: PIM and POM number (g = 0, 1)

   3.   f$_{MCK}$: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).

m: Unit number, n: Channel number (mn = 00 to 03, 10, 11))

(6) Communication at different potential (1.8 V, 2.5 V) (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output) (1/2)

(T$_A$ = –40 to +105°C, 2.4 V ≤ EV$_{DD0}$ ≤ V$_{DD}$ ≤ 3.6 V, V$_{SS}$ = EV$_{SS0}$ = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
SCKp cycle time	t$_{KCY1}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 30 pF, R$_b$ = 2.7 kΩ	t$_{KCY1}$ ≥ 4/f$_{CLK}$	1000			ns
		2.4 V ≤ EV$_{DD0}$ < 3.3 V, 1.6 V ≤ V$_b$ ≤ 2.0 V, C$_b$ = 30 pF, R$_b$ = 5.5 kΩ	t$_{KCY1}$ ≥ 4/f$_{CLK}$	2300			ns
SCKp high-level width	t$_{KH1}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 30 pF, R$_b$ = 2.7 kΩ		t$_{KCY1}$/2 – 340			ns
		2.4 V ≤ EV$_{DD0}$ < 3.3 V, 1.6 V ≤ V$_b$ ≤ 2.0 V, C$_b$ = 30 pF, R$_b$ = 5.5 kΩ		t$_{KCY1}$/2 – 916			ns
SCKp low-level width	t$_{KL1}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 30 pF, R$_b$ = 2.7 kΩ		t$_{KCY1}$/2 – 36			ns
		2.4 V ≤ EV$_{DD0}$ < 3.3 V, 1.6 V ≤ V$_b$ ≤ 2.0 V, C$_b$ = 30 pF, R$_b$ = 5.5 kΩ		t$_{KCY1}$/2 – 100			ns

Caution   Select the TTL input buffer for the SIp pin and the N-ch open drain output (V$_{DD}$ tolerance (When 25- to 48-pin products)/EV$_{DD}$ tolerance (When 64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).   For V$_{IH}$ and V$_{IL}$, see the DC characteristics with TTL input buffer selected.

Remarks 1. R$_b$[Ω]: Communication line (SCKp, SOp) pull-up resistance, C$_b$[F]: Communication line (SCKp, SOp) load capacitance, V$_b$[V]: Communication line voltage

2. p: CSI number (p = 00, 10, 20), m: Unit number , n: Channel number (mn = 00, 02, 10), g: PIM and POM number (g = 0, 1)

3. CSI01, CSI11, and CSI21 cannot communicate at different potential.   Use other CSI for communication at different potential.

(6) Communication at different potential (1.8 V, 2.5 V) (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output) (2/2)

(T$_A$ = –40 to +105°C, 2.4 V ≤ EV$_{DD0}$ ≤ V$_{DD}$ ≤ 3.6 V, V$_{SS}$ = EV$_{SS0}$ = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SIp setup time (to SCKp↑)**Note 1**	t$_{SIK1}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 30 pF, R$_b$ = 2.7 kΩ	354			ns
		2.4 V ≤ EV$_{DD0}$ < 3.3 V, 1.6 V ≤ V$_b$ ≤ 2.0 V, C$_b$ = 30 pF, R$_b$ = 5.5 kΩ	958			ns
SIp hold time (from SCKp↑)**Note 1**	t$_{KSI1}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 30 pF, R$_b$ = 2.7 kΩ	38			ns
		2.4 V ≤ EV$_{DD0}$ < 3.3 V, 1.6 V ≤ V$_b$ ≤ 2.0 V, C$_b$ = 30 pF, R$_b$ = 5.5 kΩ	38			ns
Delay time from SCKp↓ to SOp output**Note 1**	t$_{KSO1}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 30 pF, R$_b$ = 2.7 kΩ			390	ns
		2.4 V ≤ EV$_{DD0}$ < 3.3 V, 1.6 V ≤ V$_b$ ≤ 2.0 V, C$_b$ = 30 pF, R$_b$ = 5.5 kΩ			966	ns
SIp setup time (to SCKp↓)**Note 2**	t$_{SIK1}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 30 pF, R$_b$ = 2.7 kΩ	88			ns
		2.4 V ≤ EV$_{DD0}$ < 3.3 V, 1.6 V ≤ V$_b$ ≤ 2.0 V, C$_b$ = 30 pF, R$_b$ = 5.5 kΩ	220			ns
SIp hold time (from SCKp↓)**Note 2**	t$_{KSI1}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 30 pF, R$_b$ = 2.7 kΩ	38			ns
		2.4 V ≤ EV$_{DD0}$ < 3.3 V, 1.6 V ≤ V$_b$ ≤ 2.0 V, C$_b$ = 30 pF, R$_b$ = 5.5 kΩ	38			ns
Delay time from SCKp↑ to SOp output**Note 2**	t$_{KSO1}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 30 pF, R$_b$ = 2.7 kΩ			50	ns
		2.4 V ≤ EV$_{DD0}$ < 3.3 V, 1.6 V ≤ V$_b$ ≤ 2.0 V, C$_b$ = 30 pF, R$_b$ = 5.5 kΩ			50	ns

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution **Select the TTL input buffer for the SIp pin and the N-ch open drain output (V$_{DD}$ tolerance (When 25- to 48-pin products)/EV$_{DD}$ tolerance (When 64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).   For V$_{IH}$ and V$_{IL}$, see the DC characteristics with TTL input buffer selected.**

**Simplified SPI (CSI) mode connection diagram (during communication at different potential)**

Remarks 1. R$_b$[Ω]: Communication line (SCKp, SOp) pull-up resistance, C$_b$[F]: Communication line (SCKp, SOp) load capacitance, V$_b$[V]: Communication line voltage
2. p: CSI number (p = 00, 10, 20), m: Unit number , n: Channel number (mn = 00, 02, 10), g: PIM and POM number (g = 0, 1)
3. CSI01, CSI11, and CSI21 cannot communicate at different potential.   Use other CSI for communication at different potential.

Simplified SPI (CSI) mode serial transfer timing (master mode) (during communication at different potential)

(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)

Simplified SPI (CSI) mode serial transfer timing (master mode) (during communication at different potential)

(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)

Remarks 1. p: CSI number (p = 00, 10, 20), m: Unit number, n: Channel number (m = 00, 02, 10),
g: PIM and POM number (g = 0, 1)
2. CSI01, CSI11, and CSI21 cannot communicate at different potential.   Use other CSI for communication at different potential.

(7) Communication at different potential (1.8 V, 2.5 V) (Simplified SPI (CSI) mode) (slave mode, SCKp... external clock input)

(T_A = –40 to +105°C, 2.4 V ≤ EV_{DD0} ≤ V_{DD} ≤ 3.6 V, V_{SS} = EV_{SS0} = 0 V)

| Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
SCKp cycle time[Note 1]	t_{KCY2}	2.7 V ≤ EV_{DD0} ≤ 3.6 V, 2.3 V ≤ V_b ≤ 2.7 V	24 MHz < f_{MCK}	40/f_{MCK}			ns
			20 MHz < f_{MCK} ≤ 24 MHz	32/f_{MCK}			ns
			16 MHz < f_{MCK} ≤ 20 MHz	28/f_{MCK}			ns
			8 MHz < f_{MCK} ≤ 16 MHz	24/f_{MCK}			ns
			4 MHz < f_{MCK} ≤ 8 MHz	16/f_{MCK}			ns
			f_{MCK} ≤ 4 MHz	12/f_{MCK}			ns
		2.4 V ≤ EV_{DD0} < 3.3 V, 1.6 V ≤ V_b ≤ 2.0 V	24 MHz < f_{MCK}	96/f_{MCK}			ns
			20 MHz < f_{MCK} ≤ 24 MHz	72/f_{MCK}			ns
			16 MHz < f_{MCK} ≤ 20 MHz	64/f_{MCK}			ns
			8 MHz < f_{MCK} ≤ 16 MHz	52/f_{MCK}			ns
			4 MHz < f_{MCK} ≤ 8 MHz	32/f_{MCK}			ns
			f_{MCK} ≤ 4 MHz	20/f_{MCK}			ns
SCKp high-/low-level width	t_{KH2}, t_{KL2}	2.7 V ≤ EV_{DD0} ≤ 3.6 V, 2.3 V ≤ V_b ≤ 2.7 V		t_{KCY2}/2 – 36			ns
		2.4 V ≤ EV_{DD0} < 3.3 V, 1.6 V ≤ V_b ≤ 2.0 V		t_{KCY2}/2 – 100			ns
SIp setup time (to SCKp↑)[Note 2]	t_{SIK2}	2.7 V ≤ EV_{DD0} ≤ 3.6 V, 2.3 V ≤ V_b ≤ 2.7 V		1/f_{MCK} + 40			ns
		2.4 V ≤ EV_{DD0} < 3.3 V, 1.6 V ≤ V_b ≤ 2.0 V		1/f_{MCK} + 60			
SIp hold time (from SCKp↑)[Note 2]	t_{KSI2}			1/f_{MCK} + 62			ns
Delay time from SCKp↓ to SOp output[Note 3]	t_{KSO2}	2.7 V ≤ EV_{DD0} ≤ 3.6 V, 2.3 V ≤ V_b ≤ 2.7 V, C_b = 30 pF, R_b = 2.7 kΩ				2/f_{MCK} + 428	ns
		2.4 V ≤ EV_{DD0} < 3.3 V, 1.6 V ≤ V_b ≤ 2.0 V, C_b = 30 pF, R_b = 5.5 kΩ				2/f_{MCK} + 1146	ns

Notes 1. Transfer rate in the SNOOZE mode : MAX. 1 Mbps

2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time or SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution **Select the TTL input buffer for the SIp pin and SCKp pin and the N-ch open drain output (V_{DD} tolerance (When 25- to 48-pin products)/EV_{DD} tolerance (When 64-pin products)) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.**

(**Remarks** are listed on the next page.)

Simplified SPI (CSI) mode connection diagram (during communication at different potential)

<Slave>

RL78 microcontroller — SCKp, SIp, SOp

V$_b$, R$_b$

User device — SCK, SO, SI

Remarks 1.   R$_b$[Ω]: Communication line (SOp) pull-up resistance, C$_b$[F]: Communication line (SOp) load capacitance, V$_b$[V]: Communication line voltage

     2.   p: CSI number (p = 00, 10, 20), m: Unit number (m = 0, 1), n: Channel number (n = 00, 02, 10), g: PIM and POM number (g = 0, 1)

     3.   f$_{MCK}$: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
m: Unit number, n: Channel number (mn = 00, 02, 10))

     4.   CSI01, CSI11, and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

Simplified SPI (CSI) mode serial transfer timing (slave mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)

Simplified SPI (CSI) mode serial transfer timing (slave mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)

Remarks **1.** p: CSI number (p = 00, 10, 20), m: Unit number, n: Channel number (mn = 00, 02, 10),
g: PIM and POM number (g = 0, 1)

    2. CSI01, CSI11, and CSI21 cannot communicate at different potential. Use other CSI for
communication at different potential.

(8) Communication at different potential (1.8 V, 2.5 V) (simplified I²C mode) (1/2)

(T$_A$ = −40 to +105°C, 2.4 V ≤ EV$_{DD0}$ ≤ V$_{DD}$ ≤ 3.6 V, V$_{SS}$ = EV$_{SS0}$ = 0 V)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCLr clock frequency	f$_{SCL}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 50 pF, R$_b$ = 2.7 kΩ		400**Note 1**	kHz
		2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 100 pF, R$_b$ = 2.7 kΩ		100**Note 1**	kHz
		2.4 V ≤ EV$_{DD0}$ < 3.3 V, 1.6 V ≤ V$_b$ ≤ 2.0 V, C$_b$ = 100 pF, R$_b$ = 5.5 kΩ		100**Note 1**	kHz
Hold time when SCLr = "L"	t$_{LOW}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 50 pF, R$_b$ = 2.7 kΩ	1200		ns
		2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 100 pF, R$_b$ = 2.7 kΩ	4600		ns
		2.4 V ≤ EV$_{DD0}$ < 3.3 V, 1.6 V ≤ V$_b$ ≤ 2.0 V, C$_b$ = 100 pF, R$_b$ = 5.5 kΩ	4650		ns
Hold time when SCLr = "H"	t$_{HIGH}$	2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 50 pF, R$_b$ = 2.7 kΩ	500		ns
		2.7 V ≤ EV$_{DD0}$ ≤ 3.6 V, 2.3 V ≤ V$_b$ ≤ 2.7 V, C$_b$ = 100 pF, R$_b$ = 2.7 kΩ	2400		ns
		2.4 V ≤ EV$_{DD0}$ < 3.3 V, 1.6 V ≤ V$_b$ ≤ 2.0 V, C$_b$ = 100 pF, R$_b$ = 5.5 kΩ	1830		ns

(**Notes**, **Caution** and **Remarks** are listed on the next page.)

(8) Communication at different potential (1.8 V, 2.5 V) (simplified I^{2}C mode) (2/2)

(T_A = –40 to +105°C, 2.4 V $\leq$ EV$_{DD0}$ $\leq$ V$_{DD}$ $\leq$ 3.6 V, V$_{SS}$ = EV$_{SS0}$ = 0 V)

| Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Data setup time (reception)	$t_{SU:DAT}$	2.7 V $\leq$ EV$_{DD0}$ $\leq$ 3.6 V, 2.3 V $\leq$ V$_b$ $\leq$ 2.7 V, C$_b$ = 50 pF, R$_b$ = 2.7 kΩ	$1/f_{MCK}$ + 340**Note 2**		ns
		2.7 V $\leq$ EV$_{DD0}$ $\leq$ 3.6 V, 2.3 V $\leq$ V$_b$ $\leq$ 2.7 V, C$_b$ = 100 pF, R$_b$ = 2.7 kΩ	$1/f_{MCK}$ + 760**Note 2**		ns
		2.4 V $\leq$ EV$_{DD0}$ < 3.3 V, 1.6 V $\leq$ V$_b$ $\leq$ 2.0 V, C$_b$ = 100 pF, R$_b$ = 5.5 kΩ	$1/f_{MCK}$ + 570**Note 2**		ns
Data hold time (transmission)	$t_{HD:DAT}$	2.7 V $\leq$ EV$_{DD0}$ $\leq$ 3.6 V, 2.3 V $\leq$ V$_b$ $\leq$ 2.7 V, C$_b$ = 50 pF, R$_b$ = 2.7 kΩ	0	770	ns
		2.7 V $\leq$ EV$_{DD0}$ $\leq$ 3.6 V, 2.3 V $\leq$ V$_b$ $\leq$ 2.7 V, C$_b$ = 100 pF, R$_b$ = 2.7 kΩ	0	1420	ns
		2.4 V $\leq$ EV$_{DD0}$ < 3.3 V, 1.6 V $\leq$ V$_b$ $\leq$ 2.0 V, C$_b$ = 100 pF, R$_b$ = 5.5 kΩ	0	1215	ns

Notes 1. The value must also be f_{CLK}/4 or lower.

**2.** Set the f_{MCK} value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the TTL input buffer and the N-ch open drain output (V$_{DD}$ tolerance (When 25- to 48-pin products)/EV$_{DD}$ tolerance (When 64-pin products)) mode for the SDAr pin and the N-ch open drain output (V$_{DD}$ tolerance (When 25- to 48-pin products)/EV$_{DD}$ tolerance (When 64-pin products)) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V$_{IH}$ and V$_{IL}$, see the DC characteristics with TTL input buffer selected.

(**Remarks** are listed on the next page.)

Simplified I^{2}C mode connection diagram (during communication at different potential)

Simplified I^{2}C mode serial transfer timing (during communication at different potential)

Remarks **1.** R$_b$[Ω]: Communication line (SDAr, SCLr) pull-up resistance, C$_b$[F]: Communication line (SDAr, SCLr) load capacitance, V$_b$[V]: Communication line voltage

    2. r: IIC number (r = 00, 10, 20), g: PIM, POM number (g = 0, 1)

    3. f$_{MCK}$: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).   m: Unit number, n: Channel number (mn = 00, 02, 10)

    4. IIC01, IIC11, and IIC21 cannot communicate at different potential.   Use IIC00, IIC10, or IIC20 for communication at different potential.

3.5.2   Serial interface IICA

(1) I^2C standard mode, fast mode

(T_A = –40 to +105°C, 2.4 V ≤ EV_{DD0} ≤ V_{DD} ≤ 3.6 V, V_{SS} = EV_{SS0} = 0 V)

| Parameter	Symbol	Conditions		Standard Mode		Fast Mode		Unit
				MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	f_{SCL}	Fast mode: f_{CLK} ≥ 3.5 MHz	2.4 V ≤ EV_{DD0} ≤ 3.6 V			0	400	kHz
		Normal mode: f_{CLK} ≥ 1 MHz	2.4 V ≤ EV_{DD0} ≤ 3.6 V	0	100			kHz
Setup time of restart condition	$t_{SU:STA}$			4.7		0.6		μs
Hold time[Note 1]	$t_{HD:STA}$			4.0		0.6		μs
Hold time when SCLA0 = "L"	t_{LOW}			4.7		1.3		μs
Hold time when SCLA0 = "H"	t_{HIGH}			4.0		0.6		μs
Data setup time (reception)	$t_{SU:DAT}$			250		100		ns
Data hold time (transmission)[Note 2]	$t_{HD:DAT}$			0	3.45	0	0.9	μs
Setup time of stop condition	$t_{SU:STO}$			4.0		0.6		μs
Bus-free time	t_{BUF}			4.7		1.3		μs

Notes **1.** The first clock pulse is generated after this period when the start/restart condition is detected.
   2. The maximum value (MAX.) of $t_{HD:DAT}$ is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Remark   The maximum value of C_b (communication line capacitance) and the value of R_b (communication line pull-up resistor) at that time in each mode are as follows.
Standard mode: C_b = 400 pF, R_b = 2.7 kΩ
Fast mode: C_b = 320 pF, R_b = 1.1 kΩ

IICA serial transfer timing

3.6 Analog Characteristics

3.6.1 A/D converter characteristics

Division of A/D Converter Characteristics

Input channel / Reference voltage	Reference voltage (+) = AV$_{REFP}$ Reference voltage (−) = AV$_{REFM}$	Reference voltage (+) = AV$_{DD}$ Reference voltage (−) = AV$_{SS}$	Reference voltage (+) = Internal refrence voltage Reference voltage (−) = AV$_{SS}$
High-accuracy channel; ANI0 to ANI12 (input buffer power supply: AV$_{DD}$)	See **3.6.1 (1)**	See **3.6.1 (2)**	See **3.6.1 (5)**
Standard channel; ANI16 to ANI30 (input buffer power supply: V$_{DD}$ or EV$_{DD0}$)	See **3.6.1 (3)**	See **3.6.1 (4)**	
Temperature sensor, internal reference voltage output	See **3.6.1 (3)**	See **3.6.1 (4)**	−

(1) When reference voltage (+) = AV$_{REFP}$/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (−) = AV$_{REFM}$/ANI1 (ADREFM = 1), target for conversion: ANI2 to ANI12

(T$_A$ = −40 to +105°C, 2.4 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ V$_{DD}$ ≤ 3.6 V, V$_{SS}$ = 0 V, AV$_{SS}$ = 0 V, Reference voltage (+) = AV$_{REFP}$, Reference voltage (−) = AV$_{REFM}$ = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	R$_{ES}$		2.4 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V	8.		12.	bit
Overall error[Note]	AINL	12-bit resolution	2.4 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V			±6.0	LSB
Conversion time	t$_{CONV}$	ADTYP = 0, 12-bit resolution	2.4 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V	3.375			μs
Zero-scale error[Note]	E$_{ZS}$	12-bit resolution	2.4 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V			±4.5	LSB
Full-scale error[Note]	E$_{FS}$	12-bit resolution	2.4 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V			±4.5	LSB
Integral linearity error[Note]	ILE	12-bit resolution	2.4 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V			±2.0	LSB
Differential linearity error[Note]	DLE	12-bit resolution	2.4 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V			±1.5	LSB
Analog input voltage	V$_{AIN}$			0		AV$_{REFP}$	V

Note Excludes quantization error (±1/2 LSB).

(2) When reference voltage (+) = AV$_{DD}$ (ADREFP1 = 0, ADREFP0 = 0), reference voltage (–) = AV$_{SS}$ (ADREFM = 0), target for conversion: ANI0 to ANI12

(T$_A$ = –40 to +105°C, 2.4 V $\leq$ AV$_{DD}$ $\leq$ V$_{DD}$ $\leq$ 3.6 V, V$_{SS}$ = 0 V, AV$_{SS}$ = 0 V, Reference voltage (+) = AV$_{DD}$, Reference voltage (–) = AV$_{SS}$ = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	R$_{ES}$		2.4 V $\leq$ AV$_{DD}$ $\leq$ 3.6 V	8		12	bit
Overall error[Note]	AINL	12-bit resolution	2.4 V $\leq$ AV$_{DD}$ $\leq$ 3.6 V			±7.5	LSB
Conversion time	t$_{CONV}$	ADTYP = 0, 12-bit resolution	2.4 V $\leq$ AV$_{DD}$ $\leq$ 3.6 V	3.375			μs
Zero-scale error[Note]	E$_{ZS}$	12-bit resolution	2.4 V $\leq$ AV$_{DD}$ $\leq$ 3.6 V			±6.0	LSB
Full-scale error[Note]	E$_{FS}$	12-bit resolution	2.4 V $\leq$ AV$_{DD}$ $\leq$ 3.6 V			±6.0	LSB
Integral linearity error[Note]	ILE	12-bit resolution	2.4 V $\leq$ AV$_{DD}$ $\leq$ 3.6 V			±3.0	LSB
Differential linearity error [Note]	DLE	12-bit resolution	2.4 V $\leq$ AV$_{DD}$ $\leq$ 3.6 V			±2.0	LSB
Analog input voltage	V$_{AIN}$			0		AV$_{DD}$	V

Note Excludes quantization error (±1/2 LSB).

(3) When reference voltage (+) = AV$_{REFP}$/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (–) = AV$_{REFM}$/ANI1 (ADREFM = 1), target for conversion: ANI16 to ANI30, interanal reference voltage, temperature sensor output voltage

(T$_A$ = –40 to +105°C, 2.4 V ≤ EV$_{DD0}$ ≤ V$_{DD}$ ≤ 3.6 V, 2.4 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ V$_{DD}$ ≤ 3.6 V, V$_{SS}$ = EV$_{SS0}$ = 0 V, AV$_{SS}$ = 0 V, Reference voltage (+) = AV$_{REFP}$, Reference voltage (–) = AV$_{REFM}$ = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	R$_{ES}$		2.4 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V	8		12	bit
Overall error[Note 1]	AINL	12-bit resolution	2.4 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V			±7.0	LSB
Conversion time	t$_{CONV}$	ADTYP = 0, 12-bit resolution	2.4 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V	4.125			μs
Zero-scale error[Note 1]	E$_{ZS}$	12-bit resolution	2.4 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V			±5.0	LSB
Full-scale error[Note 1]	E$_{FS}$	12-bit resolution	2.4 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V			±5.0	LSB
Integral linearity error[Note 1]	ILE	12-bit resolution	2.4 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V			±3.0	LSB
Differential linearity error[Note 1]	DLE	12-bit resolution	2.4 V ≤ AV$_{REFP}$ ≤ AV$_{DD}$ ≤ 3.6 V			±2.0	LSB
Analog input voltage	V$_{AIN}$			0.		AV$_{REFP}$ and EV$_{DD0}$	V
		Interanal reference voltage (2.4 V ≤ V$_{DD}$ ≤ 3.6 V, HS (high-speed main) mode)		V$_{BGR}$[Note 2]			V
		Temperature sensor output voltage (2.4 V ≤ V$_{DD}$ ≤ 3.6 V, HS (high-speed main) mode)		V$_{TMPS25}$[Note 2]			V

Notes 1. Excludes quantization error (±1/2 LSB).
 2. See **3.6.2 Temperature sensor, internal reference voltage output characteristics**.

(4) When reference voltage (+) = AV_{DD} (ADREFP1 = 0, ADREFP0 = 0), reference voltage (–) = AV_{SS} (ADREFM = 0), target for conversion: ANI16 to ANI30, interanal reference voltage, temperature sensor output voltage

(T_A = –40 to +105°C, 2.4 V ≤ EV_{DD0} ≤ V_{DD0} ≤ 3.6 V, 2.4 V ≤ AV_{DD} ≤ V_{DD} ≤ 3.6 V, V_{SS} = EV_{SS0} = 0 V, AV_{SS} = 0 V, Reference voltage (+) = AV_{DD}, Reference voltage (–) = AV_{SS} = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	R_{ES}		2.4 V ≤ AV_{DD} ≤ 3.6 V	8		12	bit
Overall error[Note 1]	AINL	12-bit resolution	2.4 V ≤ AV_{DD} ≤ 3.6 V			±8.5	LSB
Conversion time	t_{CONV}	ADTYP = 0, 12-bit resolution	2.4 V ≤ AV_{DD} ≤ 3.6 V	4.125			μs
Zero-scale error[Note 1]	E_{ZS}	12-bit resolution	2.4 V ≤ AV_{DD} ≤ 3.6 V			±8.0	LSB
Full-scale error[Note 1]	E_{FS}	12-bit resolution	2.4 V ≤ AV_{DD} ≤ 3.6 V			±8.0	LSB
Integral linearity error[Note 1]	ILE	12-bit resolution	2.4 V ≤ AV_{DD} ≤ 3.6 V			±3.5	LSB
Differential linearity error[Note 1]	DLE	12-bit resolution	2.4 V ≤ AV_{DD} ≤ 3.6 V			±2.5	LSB
Analog input voltage	V_{AIN}			0		AV_{DD} and EV_{DD0}	V
		Interanal reference voltage (2.4 V ≤ V_{DD} ≤ 3.6 V, HS (high-speed main) mode)		V_{BGR}[Note 2]			V
		Temperature sensor output voltage (2.4 V ≤ V_{DD} ≤ 3.6 V, HS (high-speed main) mode)		V_{TMPS25}[Note 2]			V

Notes 1. Excludes quantization error (±1/2 LSB).
   2. See **3.6.2 Temperature sensor, internal reference voltage output characteristics**.

(5)　When reference voltage (+) = Internal reference voltage (1.45 V) (ADREFP1 = 1, ADREFP0 = 0), reference voltage (–) = AVss (ADREFM = 0), target for conversion: ANI0 to ANI12, ANI16 to ANI30

(TA = –40 to +105°C, 2.4 V ≤ VDD ≤ 3.6 V, 2.4 V ≤ EVDD ≤ VDD, 2.4 V ≤ AVDD ≤ VDD, Vss = EVss0 = 0 V, AVss = 0 V, Reference voltage (+) = Internal reference voltage, Reference voltage (–) = AVss = 0 V, HS (high-speed main) mode)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	R_{ES}			8		bit
Conversion time	t_{CONV}	8-bit resolution	16.0			μs
Zero-scale error[Note]	E_{ZS}	8-bit resolution			±4.0	LSB
Integral linearity error[Note]	ILE	8-bit resolution			±2.0	LSB
Differential linearity error[Note]	DLE	8-bit resolution			±2.5	LSB
Reference voltage (+)	$AV_{REF(+)}$	= Internal reference voltage (V_{BGR})	1.38	1.45	1.50	V
Analog input voltage	V_{AIN}		0		V_{BGR}	V

Note　Excludes quantization error (±1/2 LSB).

3.6.2　Temperature sensor, internal reference voltage output characteristics

(TA = –40 to +105°C, 2.4 V ≤ VDD ≤ 3.6 V, Vss = 0 V, HS (high-speed main) mode)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	V_{TMPS25}	Setting ADS register = 80H, TA = +25°C		1.05		V
Internal reference voltage	V_{BGR}	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	F_{VTMPS}	Temperature sensor output voltage that depends on the temperature		–3.6		mV/°C
Operation stabilization wait time	t_{AMP}		10			μs

3.6.3　POR circuit characteristics

(TA = –40 to +105°C, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	V_{POR}	Power supply rise time	1.45	1.51	1.57	V
	V_{PDR}	Power supply fall time	1.44	1.50	1.56	V
Minimum pulse width[Note]	T_{PW}		300			μs

Note　This is the time required for the POR circuit to execute a reset when VDD falls below VPDR.　When the microcontroller enters STOP mode or if the main system clock (fMAIN) has been stopped by setting bit 0 (HIOSTOP) and bit 7 (MSTOP) of the clock operation status control register (CSC), this is the time required for the POR circuit to execute a reset before VDD rises to VPOR after having fallen below 0.7 V.

3.6.4 LVD circuit characteristics

LVD Detection Voltage of Reset Mode and Interrupt Mode

(T$_A$ = –40 to +105°C, V$_{PDR}$ ≤ V$_{DD}$ ≤ 3.6 V, V$_{SS}$ = 0 V)

Parameter		Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	Supply voltage level	V$_{LVD2}$	Power supply rise time	3.01	3.13	3.25	V
			Power supply fall time	2.94	3.06	3.18	V
		V$_{LVD3}$	Power supply rise time	2.90	3.02	3.14	V
			Power supply fall time	2.85	2.96	3.07	V
		V$_{LVD4}$	Power supply rise time	2.81	2.92	3.03	V
			Power supply fall time	2.75	2.86	2.97	V
		V$_{LVD5}$	Power supply rise time	2.70	2.81	2.92	V
			Power supply fall time	2.64	2.75	2.86	V
		V$_{LVD6}$	Power supply rise time	2.61	2.71	2.81	V
			Power supply fall time	2.55	2.65	2.75	V
		V$_{LVD7}$	Power supply rise time	2.51	2.61	2.71	V
			Power supply fall time	2.45	2.55	2.65	V
Minimum pulse width		t$_{LW}$		300			μs
Detection delay time						300	μs

Remark   V$_{LVD (n–1)}$ > V$_{LVDn}$: n = 3 to 7

LVD Detection Voltage of Interrupt & Reset Mode

(T$_A$ = –40 to +105°C, V$_{PDR}$ ≤ V$_{DD}$ ≤ 3.6 V, V$_{SS}$ = 0 V)

Parameter	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Interrupt & reset mode	V$_{LVD5}$	VPOC2, VPOC1, VPOC0 = 0, 1, 1, falling reset voltage			2.64	2.75	2.86	V
	V$_{LVD4}$	LVIS1, LVIS0 = 1, 0	Rising release reset voltage		2.81	2.92	3.03	V
			Falling interrupt voltage		2.75	2.86	2.97	V
	V$_{LVD3}$	LVIS1, LVIS0 = 0, 1	Rising release reset voltage		2.90	3.02	3.14	V
			Falling interrupt voltage		2.85	2.96	3.07	V

Caution   Set the detection voltage (V$_{LVD}$) to be within the operating voltage range. The operating voltage range depends on the setting of the user option byte (000C2H/010C2H). The following shows the operating voltage range.

     HS (high-speed main) mode: V$_{DD}$ = 2.7 to 3.6 V@1 MHz to 32 MHz

                            V$_{DD}$ = 2.4 to 3.6 V@1 MHz to 16 MHz

3.6.5 Supply voltage rise slope characteristics

(T$_A$ = –40 to +105°C, V$_{SS}$ = 0 V)

| Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Supply voltage rise	SV$_{DD}$				54	V/ms

Caution   Be sure to maintain the internal reset state until V$_{DD}$ reaches the operating voltage range specified in 3.4 AC Characteristics, by using the LVD circuit or external reset pin.

3.7 RAM Data Retention Characteristics

(T_A = –40 to +105°C, V_{SS} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	V_{DDDR}		1.44[Note]		3.6	V

Note This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.

3.8 Flash Memory Programming Characteristics

(T_A = –40 to +105°C, 2.4 V ≤ V_{DD} ≤ 3.6 V, V_{SS} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
CPU/peripheral hardware clock frequency	f_{CLK}	2.4 V ≤ V_{DD} ≤ 3.6 V	1		32	MHz
Number of code flash rewrites[Notes 1, 2, 3]	C_{erwr}	Retained for 20 years T_A = 85°C	1,000			Times
Number of data flash rewrites[Notes 1, 2, 3]		Retained for 1 years T_A = 25°C		1,000,000		
		Retained for 5 years T_A = 85°C	100,000			
		Retained for 20 years T_A = 85°C	10,000			

Notes 1. 1 erase + 1 write after the erase is regarded as 1 rewrite.
The retaining years are until next rewrite after the rewrite.
2. When using flash memory programmer and Renesas Electronics self programming library
3. These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.
4. This temperature is the average value at which data are retained.

## 3.9 Dedicated Flash Memory Programmer Communication (UART)

(T$_A$ = –40 to +105°C, 2.4 V ≤ EV$_{DD0}$ ≤ V$_{DD}$ ≤ 3.6 V, V$_{SS}$ = EV$_{SS0}$ = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		During flash memory programming	115.2 k		1 M	bps

3.10 Timing Specs for Switching Flash Memory Programming Modes

(T$_A$ = –40 to +105°C, 2.4 V ≤ EV$_{DD0}$ ≤ V$_{DD}$ ≤ 3.6 V, V$_{SS}$ = EV$_{SS0}$ = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
How long from when an external reset ends until the initial communication settings are specified	t$_{SUINIT}$	POR and LVD reset must end before the external reset ends.			100	ms
How long from when the TOOL0 pin is placed at the low level until a external reset ends	t$_{SU}$	POR and LVD reset must end before the external reset ends.	10			µs
How long the TOOL0 pin must be kept at the low level after an external reset ends (except flash firmware processing time)	t$_{HD}$	POR and LVD reset must end before the external reset ends.	1			ms

<1> The low level is input to the TOOL0 pin.
<2> The pins reset ends (POR and LVD reset must end before the external reset ends.).
<3> The TOOL0 pin is set to the high level.
<4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

Remark t$_{SUINIT}$: The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the resets end.

   t$_{SU}$: How long from when the TOOL0 pin is placed at the low level until a external reset ends

        t$_{HD}$: How long to keep the TOOL0 pin at the low level from when the external resets end (except flash firmware processing time)

4. PACKAGE DRAWINGS

4.1 25-pin products

| JEITA Package Code	RENESAS Code	Previous Code	MASS (Typ) [g]
P-WFLGA25-3x3-0.50	PWLG0025KA-A	P25FC-50-2N2-3	0.01

Unit: mm

DETAIL OF Ⓒ PART

DETAIL OF Ⓓ PART

ITEM	DIMENSIONS
D	3.00±0.10
E	3.00±0.10
w	0.20
e	0.50
A	0.69±0.07
b	0.24±0.05
x	0.05
y	0.08
y1	0.20
ZD	0.50
ZE	0.50

4.2   32-pin products

JEITA Package code	RENESAS code	Previous code	MASS(TYP.)[g]
P-HWQFN32-5x5-0.50	PWQN0032KB-A	P32K8-50-3B4-5	0.06

INDEX AREA

DETAIL OF Ⓐ PART

EXPOSED DIE PAD

Referance Symbol	Dimension in Millimeters		
	Min	Nom	Max
D	4.95	5.00	5.05
E	4.95	5.00	5.05
A	——	——	0.80
A_1	0.00	——	——
b	0.18	0.25	0.30
ⓔ	——	0.50	——
Lp	0.30	0.40	0.50
x	——	——	0.05
y	——	——	0.05
Z_D	——	0.75	——
Z_E	——	0.75	——
c_2	0.15	0.20	0.25
D_2	——	3.50	——
E_2	——	3.50	——

JEITA Package code	RENESAS code	MASS(TYP.)[g]
P-HWQFN032-5x5-0.50	PWQN0032KE-A	0.06

Reference Symbol	Dimension in Millimeters		
	Min.	Nom.	Max.
A	-	-	0.80
A_1	0.00	0.02	0.05
A_3	0.203 REF.		
b	0.18	0.25	0.30
D	5.00 BSC		
E	5.00 BSC		
e	0.50 BSC		
L	0.35	0.40	0.45
K	0.20	-	-
D_2	3.15	3.20	3.25
E_2	3.15	3.20	3.25
aaa	0.15		
bbb	0.10		
ccc	0.10		
ddd	0.05		
eee	0.08		
fff	0.10		

JEITA Package Code	RENESAS Code	MASS(Typ.)[g]
P-HWQFN32-5×5-0.50	PWQN0032KG-A	0.06

INDEX AREA
(D/2 X E/2)

SEATING
PLANE

EXPOSED
DIE PAD

Reference Symbol	Dimension in Millimeters		
	Min.	Nom.	Max.
A	—	—	0.80
A_1	0.00	—	0.05
A_3	0.20 REF.		
b	0.20	0.25	0.30
D	—	5.00	—
E	—	5.00	—
e	—	0.50	—
N	32		
L	0.30	0.40	0.50
K	0.20	—	—
D_2	3.10	3.20	3.30
E_2	3.10	3.20	3.30
aaa	—	—	0.15
bbb	—	—	0.10
ccc	—	—	0.10
ddd	—	—	0.05
eee	—	—	0.08

4.3 48-pin products

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP48-7x7-0.50	PLQP0048KF-A	P48GA-50-8EU-1	0.16

detail of lead end

(UNIT:mm)

ITEM	DIMENSIONS
D	7.00±0.20
E	7.00±0.20
HD	9.00±0.20
HE	9.00±0.20
A	1.60 MAX.
A1	0.10±0.05
A2	1.40±0.05
A3	0.25
b	0.22±0.05
c	$0.145^{+0.055}_{-0.045}$
L	0.50
Lp	0.60±0.15
L1	1.00±0.20
θ	$3°^{+5°}_{-3°}$
e	0.50
x	0.08
y	0.08
ZD	0.75
ZE	0.75

NOTE
Each lead centerline is located within 0.08 mm of
its true position at maximum material condition.

JEITA Package Code	RENESAS Code	Previous Code	MASS (Typ) [g]
P-HWQFN48-7x7-0.50	PWQN0048KB-A	48PJN-A P48K8-50-5B4-7	0.13

Unit: mm

DETAIL OF Ⓐ PART

INDEX AREA

EXPOSED DIE PAD

Reference Symbol	Dimensions in millimeters		
	Min	Nom	Max
D	6.95	7.00	7.05
E	6.95	7.00	7.05
A	—	—	0.80
A_1	0.00	—	—
b	0.18	0.25	0.30
e	—	0.50	—
Lp	0.30	0.40	0.50
x	—	—	0.05
y	—	—	0.05
Z_D	—	0.75	—
Z_E	—	0.75	—
c_2	0.15	0.20	0.25
D_2	—	5.50	—
E_2	—	5.50	—

JEITA Package code	RENESAS code	MASS(TYP.)[g]
P-HWQFN048-7x7-0.50	PWQN0048KE-A	0.13

Reference Symbol	Dimension in Millimeters		
	Min.	Nom.	Max.
A	-	-	0.80
A_1	0.00	0.02	0.05
A_3	0.203 REF.		
b	0.20	0.25	0.30
D	7.00 BSC		
E	7.00 BSC		
e	0.50 BSC		
L	0.30	0.40	0.50
K	0.20	-	-
D_2	5.50	5.55	5.60
E_2	5.50	5.55	5.60
aaa	0.15		
bbb	0.10		
ccc	0.10		
ddd	0.05		
eee	0.08		
fff	0.10		

<R>

JEITA Package Code	RENESAS Code	MASS(Typ.)[g]
P-HWQFN48-7×7-0.50	PWQN0048KG-A	0.13

Reference Symbol	Dimension in Millimeters		
	Min.	Nom.	Max.
A	—	—	0.80
A_1	0.00	—	0.05
A_3	0.20 REF.		
b	0.20	0.25	0.30
D	—	7.00	—
E	—	7.00	—
e	—	0.50	—
N	48		
L	0.30	0.40	0.50
K	0.20	—	—
D_2	5.50	5.55	5.60
E_2	5.50	5.55	5.60
aaa	—	—	0.15
bbb	—	—	0.10
ccc	—	—	0.10
ddd	—	—	0.05
eee	—	—	0.08

4.4 64-pin products

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP64-10x10-0.50	PLQP0064KF-A	P64GB-50-UEU-2	0.35

detail of lead end

(UNIT:mm)

ITEM	DIMENSIONS
D	10.00±0.20
E	10.00±0.20
HD	12.00±0.20
HE	12.00±0.20
A	1.60 MAX.
A1	0.10±0.05
A2	1.40±0.05
A3	0.25
b	0.22±0.05
c	$0.145 {}^{+0.055}_{-0.045}$
L	0.50
Lp	0.60±0.15
L1	1.00±0.20
θ	$3°{}^{+5°}_{-3°}$
e	0.50
x	0.08
y	0.08
ZD	1.25
ZE	1.25

NOTE
Each lead centerline is located within 0.08 mm of
its true position at maximum material condition.

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-VFBGA64-4x4-0.40	PVBG0064LA-A	P64F1-40-AA2-2	0.03

INDEX MARK

8 7 6 5 4 3 2 1

H G F E D C B A

INDEX MARK

	(UNIT:mm)
ITEM	DIMENSIONS
D	4.00±0.10
E	4.00±0.10
w	0.15
A	0.89±0.10
A1	0.20±0.05
A2	0.69
e	0.40
b	0.25±0.05
x	0.05
y	0.08
y1	0.20
ZD	0.60
ZE	0.60

Rev.	Date	Page	Description
			Summary
0.01	Dec 26, 2011	-	First Edition issued
1.00	Sep 25, 2013	p.1	Modification of 1.1 Features
		p.4	Modification of Table 1-1. List of Ordering Part Numbers
		p.6	Modification of Remark 3 to 1.3.2 32-pin products.
		p.13	Modification of 1.5.2 32-pin products.
		p.14	Modification of 1.5.3 48-pin products.
		p.16	Modification of 1.6 Outline of Functions
		p.21	Modification of 2.2.1 X1, XT1 oscillator characteristics
		p.31, 32	Modification of Note 1 in 2.3.2 Supply current characteristics
		p.34,35	Modification of Minimum Instruction Execution Time during Main System Clock Operation
		p.37	Modification of AC Timing Test Points in 2.5 Peripheral Functions Characteristics
		p.46 to p.58	Modification of Caution to 2.5.1 Serial array unit.
		p.63 to p.68	Modification of 2.6.1 A/D converter characteristics
		p.71	Modification of 2.7 Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics
		p.71	Modification of 2.8 Flash Memory Programming Characteristics
		p.72	Modification of 2.10 Timing Specs for Switching Flash Memory Programming Modes
		p.73 to p.117	Addition of 3 ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS T$_A$ = −40 to +105°C)
		p.118 to p.123	Modification of 4. PACKAGE DRAWINGS
2.10	Nov 30, 2016	p.4	Modification of Table 1-1. List of Ordering Part Numbers
		p.5 to 10	Modification of the position of the index mark in 1.3.1 25-pin products to 1.3.4 64-pin products
		p.6	Modification of Remark 3
		p.13	Modification of 1.5.2 32-pin products
		p.14	Modification of 1.5.3 48-pin products
		p.16	Modification of description in 1.6 Outline of Functions
		p.21	Modification of 2.2.1 X1, XT1 oscillator characteristics
		p.31, 32	Modification of Note 1 in 2.3.2 Supply current characteristics
		p.34, 35	Modification of Minimum Instruction Execution Time during Main System Clock Operation
		p.36	Modification of AC Timing Test Points and TI/TO Timing
		p.38	Modification of AC Timing Test Points in 2.5 Peripheral Functions Characteristics
		p.48, 50 to 52, 55, 59	Modification of Caution in 2.5.1 Serial array unit
		p.64 to 69	Modification of conditions of 2.6.1 A/D converter characteristics
		p.72	Renamed to 2.7 RAM Data Retention Characteristics, and modification of note and figure
		p.72	Modification of 2.8 Flash Memory Programming Characteristics

		Description	
Rev.	Date	Page	Summary
2.10	Nov 30, 2016	p.73	Modification of 2.10 Timing Specs for Switching Flash Memory Programming Modes
		p.77	Modification of 3.2.1 X1, XT1 oscillator characteristics
		p.78, 79	Modification of 3.3.1 Pin characteristics
		p.88	Modification of 3.3.2 Supply current characteristics
		p.90	Modification of Minimum Instruction Execution Time during Main System Clock Operation
		p.91	Modification of AC Timing Test Points and TI/TO Timing
		p.93	Modification of AC Timing Test Points in 3.5 Peripheral Functions Characteristics
		p.95	Modification of 3.5.1 Serial array unit
		p.99, 100, 102, 103, 105, 109	Modification of Caution in 2.5.1 Serial array unit
		p.112 to 116	Modification of 3.6.1 (1) to (5)
		p.118	Renamed to 3.7 RAM Data Retention Characteristics, and modification of note and figure
		p.118	Addition of note 4 to 3.8 Flash Memory Programming Characteristics
		p.119	Modification of 3.10 Timing Specs for Switching Flash Memory Programming Modes
		p.120	Modification of 4.1 25-pin products
		p.123	Modification of 4.3 48-pin products
2.11	Dec 22, 2020	p.3	Modification of Figure 1-1 Part Number, Memory Size, and Package of RL78/G1A
		p.4	Addition of title and modification of description in Table 1-1 List of Ordering Part Numbers
		p.120 to 127	Addition and modification of all in CHAPTER 4 PACKAGE DRAWINGS
2.20	May 26, 2023	All	The module name for CSI was changed to Simplified SPI
		All	"wait" for IIC was modified to "clock stretch"
		p.1	Addition of note in 1.1 Features
		p.4	Modification of Table 1-1 List of Ordering Part Numbers
		p.28	Modification of note1, note4 and note5 in 2.3.2 Supply current characteristics (T_A = -40 to +85°C, 1.6 V ≤ EV_{DD0} ≤ V_{DD} ≤ 3.6 V, V_{SS} = EV_{SS0} = 0 V) (1/3)
		p.30	Modification of note1, note5 and note6 in 2.3.2 Supply current characteristics (T_A = -40 to +85°C, 1.6 V ≤ EV_{DD0} ≤ V_{DD} ≤ 3.6 V, V_{SS} = EV_{SS0} = 0 V) (2/3)
		p.73	Modification of figure in 2.10 Timing Specs for Switching Flash Memory Programming Modes
		p.84	Modification of note1, note4 and note5 in 3.3.2 Supply current characteristics (T_A = -40 to +105°C, 2.4 V ≤ EV_{DD0} ≤ V_{DD} ≤ 3.6 V, V_{SS} = EV_{SS0} = 0 V) (1/3)
		p.86	Modification of note1, note5 and note6 in 3.3.2 Supply current characteristics (T_A = -40 to +105°C, 2.4 V ≤ EV_{DD0} ≤ V_{DD} ≤ 3.6 V, V_{SS} = EV_{SS0} = 0 V) (2/3)
		p.119	Modification of figure in 3.10 Timing Specs for Switching Flash Memory Programming Modes
		p.123	Addition of figure in 4.2 32-pin Products
2.30	Apr 26, 2024	p.3	Modification of Figure 1-1. Part Number, Memory Size, and Package of RL78/G1A
		p.4	Modification of Table 1-1. List of Ordering Part Numbers
		p.127	Addition of figure in 4.3 48-pin products

All trademarks and registered trademarks are the property of their respective owners

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

   A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

   The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

   Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

   Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

   After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

   Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).

7. Prohibition of access to reserved addresses

   Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

   Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.

2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.

3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.

4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.

5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.

6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

   "Standard":   Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

   "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

   Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.

8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.

9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.

10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.

11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.

12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.

13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.

14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,

Koto-ku, Tokyo 135-0061, Japan

www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/