

R1RP0416D Series

4M High Speed SRAM (256-kword × 16-bit)

R10DS0284EJ0100 Rev.1.00 Nov.18.19

Description

The R1RP0416D Series is a 4-Mbit high speed static RAM organized 256-k word × 16-bit. It has realized high speed access time by employing CMOS process (6-transistor memory cell) and high speed circuit designing technology. It is most appropriate for the application which requires high speed, high density memory and wide bit width configuration, such as cache and buffer memory in system. It is packaged in 400mil 44-pin plastic SOJ and 400-mil 44-pin plastic TSOPII.

Features

Single 5.0V supply: $5.0V \pm 10\%$ Access time: 10ns / 12ns (max)

Completely static memory

No clock or timing strobe required

· Equal access and cycle times

• Directly TTL compatible

— All inputs and outputs

Operating current: 170mA / 160mA (max)

• TTL standby current: 40mA (max) CMOS standby current: 5mA (max)

> : 1.0mA (max) (L-version) : 0.5mA (max) (S-version)

Data retention current : 0.5mA (max) (L-version)

: 0.2mA (max) (S-version)


Data retention voltage: 2V (min) (L-version, S-version)

Center Vcc and Vss type pin out

Ordering Information

| Type No. | Access time | Version | Package |
|-----------------|-------------|-----------|-------------------------------|
| R1RP0416DGE-2PR | 12ns | Normal | |
| R1RP0416DGE-2LR | 12ns | L-Version | 400-mil 44-pin plastic SOJ |
| R1RP0416DGE-2SR | 12ns | S-Version | |
| R1RP0416DSB-0PR | 10ns | Normal | |
| R1RP0416DSB-2PR | 12ns | Normal | 400 mil 44 nin plantin TSORII |
| R1RP0416DSB-2LR | 12ns | L-Version | 400-mil 44-pin plastic TSOPII |
| R1RP0416DSB-2SR | 12ns | S-Version | |


Pin Arrangement



Pin Description

| Pin name | Function |
|---------------|-------------------|
| A0 to A17 | Address input |
| I/O1 to I/O16 | Data input/output |
| CS# | Chip select |
| OE# | Output enable |
| WE# | Write enable |
| UB# | Upper byte select |
| LB# | Lower byte select |
| Vcc | Power supply |
| Vss | Ground |
| NC | No connection |

Block Diagram



Operation Table

| CS# | OE# | WE# | LB# | UB# | Mode | Vcc current | I/O1-I/O8 | I/O9-I/O16 | Ref. cycle |
|-----|-----|-----|-----|-----|------------------|------------------------------------|-----------|------------|-------------|
| Н | × | × | × | × | Standby | I _{SB} , I _{SB1} | High-Z | High-Z | _ |
| L | Н | Н | × | × | Output disable | Icc | High-Z | High-Z | _ |
| L | L | Н | L | L | Read | Icc | Output | Output | Read cycle |
| L | L | Н | L | Н | Lower byte read | Icc | Output | High-Z | Read cycle |
| L | L | Н | Н | L | Upper byte read | Icc | High-Z | Output | Read cycle |
| L | L | Н | Н | Н | _ | Icc | High-Z | High-Z | _ |
| L | × | L | L | L | Write | Icc | Input | Input | Write cycle |
| L | × | L | L | Н | Lower byte write | Icc | Input | High-Z | Write cycle |
| L | × | L | Н | L | Upper byte write | Icc | High-Z | Input | Write cycle |
| L | × | L | Н | Н | _ | Icc | High-Z | High-Z | _ |

Note: H: V_{IH} , L: V_{IL} , \times : V_{IH} or V_{IL}

Absolute Maximum Ratings

| Parameter | Symbol | Value | Unit |
|------------------------------------|--------|---|------|
| Supply voltage relative to Vss | Vcc | −0.5 to +7.0 | V |
| Voltage on any pin relative to Vss | VT | -0.5^{*1} to V _{CC} + 0.5^{*2} | V |
| Power dissipation | PT | 1.0 | W |
| Operating temperature | Topr | 0 to +70 | °C |
| Storage temperature | Tstg | −55 to +125 | °C |
| Storage temperature under bias | Tbias | −10 to +85 | °C |

Notes: 1. V_T (min) = -2.0V for pulse width (under shoot) \leq 6ns.

2. V_T (max) = V_{CC} + 2.0V for pulse width (over shoot) \leq 6ns.

Recommended DC Operating Conditions

 $(Ta = 0 \text{ to } +70^{\circ}C)$

| Parameter | Symbol | Min | Тур | Max | Unit |
|----------------|--------------------|--------------------|-----|-------------------------|------|
| Supply voltage | V _{CC} *3 | 4.5 | 5.0 | 5.5 | V |
| | V _{SS} *4 | 0 | 0 | 0 | V |
| Input voltage | V _{IH} | 2.2 | _ | V _{CC} + 0.5*2 | V |
| | V _{IL} | -0.5* ¹ | _ | 0.8 | V |

Notes: 1. V_{IL} (min) = -2.0V for pulse width (under shoot) \leq 6ns.

- 2. V_{IH} (max) = V_{CC} + 2.0V for pulse width (over shoot) \leq 6ns.
- 3. The supply voltage with all V_{CC} pins must be on the same level.
- 4. The supply voltage with all V_{SS} pins must be on the same level.

DC Characteristics

 $(Ta = 0 \text{ to } +70^{\circ}\text{C}, V_{CC} = 5.0\text{V} \pm 10\%, V_{SS} = 0\text{V})$

| Parameter | | Symbol | Min | Max | Unit | Test conditions |
|------------------------------|------------|------------------|-----|-------|------|---|
| Input leakage current | | I _{LI} | _ | 2 | μΑ | $V_{IN} = V_{SS}$ to V_{CC} |
| Output leakage current | | I _{LO} | _ | 2 | μΑ | $V_{IN} = V_{SS}$ to V_{CC} |
| Operating power supply | 10ns cycle | Icc | _ | 170 | mA | Min cycle |
| current | 12ns cycle | Icc | _ | 160 | mA | $CS\# = V_{IL}, I_{OUT} = 0mA$ Other inputs = V_{IH}/V_{IL} |
| Standby power supply current | | I _{SB} | _ | 40 | mA | Min cycle, CS# = V _{IH} , Other inputs = V _{IH} /V _{IL} |
| | | I _{SB1} | | 5 | mA | f = 0MHz |
| | | | *1 | 1.0*1 | mA | $V_{CC} \ge CS\# \ge V_{CC} - 0.2V,$ (1) $0V \le V_{IN} \le 0.2V$ or |
| | | | *2 | 0.5*2 | mA | (2) $V_{CC} \ge V_{IN} \ge V_{CC} - 0.2V$ |
| Output voltage | | Vol | _ | 0.4 | V | IoL = 8mA |
| | | Vон | 2.4 | _ | V | I _{OH} = -4mA |

Notes: 1. This characteristics is guaranteed only for L-version.

2. This characteristics is guaranteed only for S-version.

Capacitance

 $(Ta = +25^{\circ}C, f = 1.0MHz)$

| Parameter | Symbol | Min | Max | Unit | Test conditions |
|----------------------------|------------------|-----|-----|------|-----------------------|
| Input capacitance*1 | Cin | _ | 6 | pF | V _{IN} = 0V |
| Input/output capacitance*1 | C _{I/O} | _ | 8 | pF | V _{I/O} = 0V |


Note: 1. This parameter is sampled and not 100% tested.

AC Characteristics

Test Conditions (Ta = 0 to +70°C, VCC = $5.0V \pm 10\%$, unless otherwise noted.)

Input pulse levels: 3.0V/0.0VInput rise and fall time: 3ns

Input and output timing reference levels: 1.5V
Output load: See figures (Including scope and jig)



Read Cycle

| | | | R1RP | | | | |
|------------------------------------|------------------|--------|---------|--------|--------------|------|-------|
| | | 10ns \ | /ersion | 12ns \ | 12ns Version | | |
| Parameter | Symbol | Min | Max | Min | Max | Unit | Notes |
| Read cycle time | t _{RC} | 10 | _ | 12 | _ | ns | |
| Address access time | taa | _ | 10 | _ | 12 | ns | |
| Chip select access time | tacs | _ | 10 | _ | 12 | ns | |
| Output enable to output valid | toe | _ | 5 | _ | 6 | ns | |
| Byte select to output valid | t _{BA} | _ | 5 | _ | 6 | ns | |
| Output hold from address change | tон | 3 | _ | 3 | _ | ns | |
| Chip select to output in low-Z | t _{CLZ} | 3 | _ | 3 | _ | ns | 1 |
| Output enable to output in low-Z | t _{OLZ} | 0 | _ | 0 | _ | ns | 1 |
| Byte select to output in low-Z | t _{BLZ} | 0 | _ | 0 | _ | ns | 1 |
| Chip deselect to output in high-Z | t _{CHZ} | _ | 5 | _ | 6 | ns | 1 |
| Output disable to output in high-Z | tонz | _ | 5 | _ | 6 | ns | 1 |
| Byte deselect to output in high-Z | t _{BHZ} | | 5 | | 6 | ns | 1 |

Write Cycle


| | | | R1RP | | | | |
|------------------------------------|------------------|--------|--------------|-----|---------|------|-------|
| | | 10ns \ | 10ns Version | | /ersion | | |
| Parameter | Symbol | Min | Max | Min | Max | Unit | Notes |
| Write cycle time | twc | 10 | _ | 12 | _ | ns | |
| Address valid to end of write | t _{AW} | 7 | _ | 8 | _ | ns | |
| Chip select to end of write | tcw | 7 | _ | 8 | _ | ns | 8 |
| Write pulse width | twp | 7 | _ | 8 | _ | ns | 7 |
| Byte select to end of write | t _{BW} | 7 | _ | 8 | _ | ns | |
| Address setup time | tas | 0 | _ | 0 | _ | ns | 5 |
| Write recovery time | twR | 0 | _ | 0 | _ | ns | 6 |
| Data to write time overlap | t _{DW} | 5 | _ | 6 | _ | ns | |
| Data hold from write time | t _{DH} | 0 | _ | 0 | _ | ns | |
| Write disable to output in low-Z | t _{OW} | 3 | _ | 3 | _ | ns | 1 |
| Output disable to output in high-Z | t _{OHZ} | _ | 5 | _ | 6 | ns | 1 |
| Write enable to output in high-Z | t _{WHZ} | _ | 5 | _ | 6 | ns | 1 |

Notes: 1. Transition is measured ±200mV from steady voltage with output load (B). This parameter is sampled and not 100% tested.


- 2. If the CS# or LB# or UB# low transition occurs simultaneously with the WE# low transition or after the WE# transition, output remains a high impedance state.
- 3. WE# and/or CS# must be high during address transition time.
- 4. If CS#, OE#, LB# and UB# are low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 5. t_{AS} is measured from the latest address transition to the latest of CS#, WE#, LB# or UB# going low.
- 6. twn is measured from the earliest of CS#, WE#, LB# or UB# going high to the first address transition.
- 7. A write occurs during the overlap of a low CS#, a low WE# and a low LB# or a low UB# (twp). A write begins at the latest transition among CS# going low, WE# going low and LB# going low or UB# going low. A write ends at the earliest transition among CS# going high, WE# going high and LB# going high or UB# going high.
- 8. tcw is measured from the later of CS# going low to the end of write.

Timing Waveforms


Read Timing Waveform (1) (WE# = V_{IH})




Read Timing Waveform (2) (WE# = V_{IH} , LB# = V_{IL} , UB# = V_{IL})




Write Timing Waveform (1) (WE# Controlled)



Write Timing Waveform (2) (CS# Controlled)



Write Timing Waveform (3) (LB#, UB# Controlled, OE# = V_{IH})




Low Vcc Data Retention Characteristics

 $(Ta = 0 \text{ to } +70^{\circ}C)$

This characteristics is guaranteed only for L-version and S-version.

| Parameter | | Symbol | Min | Max | Unit | Test conditions |
|--------------------------------------|-----------|------------------|-----|-----|------|---|
| V _{CC} for data retention | | V _{DR} | 2.0 | _ | V | $V_{CC} \ge CS\# \ge V_{CC} - 0.2V,$ (1) $0 \ V \le V_{IN} \le 0.2V \ or$ (2) $V_{CC} \ge V_{IN} \ge V_{CC} - 0.2V$ |
| Data retention current | L-version | Iccdr | _ | 500 | μА | $V_{CC} = 3V$ $V_{CC} \ge CS\# \ge V_{CC} - 0.2V$, |
| | S-Version | Iccdr | _ | 200 | | (1) $0V \le V_{IN} \le 0.2V$ or (2) $V_{CC} \ge V_{IN} \ge V_{CC} - 0.2V$ |
| Chip deselect to data retention time | | t _{CDR} | 0 | _ | ns | See retention waveform |
| Operation recovery time | | t _R | 5 | _ | ms | |

Low V_{CC} Data Retention Timing Waveform



Revision History

| | | | Description | | | |
|------|-----------|------|----------------------|--|--|--|
| Rev. | Date | Page | Summary | | | |
| 1.00 | Nov.18.19 | ı | First Edition issued | | | |

All documents should contain the following section break and paragraph as the last item. The footers of this document refer to the paragraph in order to reference the last page of the document.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/