

ISL32450E, ISL32452E, ISL32453E, ISL32455E, ISL32457E, ISL32458E, ISL32459E ±60V Fault Protected, 3.3V to 5V, ±20V Common-Mode Range, RS-485/RS-422 Transceivers with Cable Invert and ±15kV ESD

The ISL32450E, ISL32452E, ISL32453E, ISL32455E, ISL32457E, ISL32458E, and ISL32459E are 3.3V to 5V powered, fault protected, extended Common-Mode Range (CMR) differential transceivers for balanced communication. The RS-485 bus pins (driver outputs and receiver inputs) are protected against overvoltages up to  $\pm 60$ V, protected against  $\pm 15$ kV ESD strikes, and immune to  $\pm 4$ kV IEC61000-4-4 EFT transients without latch-up. These transceivers operate in environments with common-mode voltages up to  $\pm 20$ V (exceeds the RS-485 requirement), making this RS-485 family one of the most robust on the market.

The transmitters are RS-485 compliant with  $V_{CC} \ge 4.5V$  and deliver a 1.1V differential output voltage into the RS-485 specified  $54\Omega$  load even with  $V_{CC} = 3V$ . The receiver (Rx) inputs feature a full fail-safe design that ensures a logic-high Rx output if the Rx inputs are floating, shorted, or on a terminated but undriven (idle) bus. The Rx full fail-safe operation is maintained even when the Rx input polarity is switched (cable invert function on ISL32457E and ISL32459E).

The ISL32457E and ISL32459E include a cable invert function that reverses the polarity of the Rx and Tx bus pins in case the cable is misconnected during installation.

See <u>Table 1 on page 4</u> for key features and configurations by device number.

### **Features**

- Fault protected RS-485 bus pins . . . . . . up to ±60V
- Extended common-mode range . . . . . ±20V larger than required for RS-485
- ±15kV HBM ESD protection on RS-485 bus pins
- ±4kV IEC61000-4-4 EFT Immunity
- Cable invert pin (ISL32457E and ISL32459E only) corrects for reversed cable connections while maintaining Rx full fail-safe functionality
- 1/4 unit load for up to 128 devices on the bus
- High transient overvoltage tolerance ...... ±80V
- Full fail-safe (open, short, terminated) RS-485 receivers
- Choice of RS-485 data rates..... up to 20Mbps
- Low quiescent supply current......2.1mA

## **Applications**

- · Utility meters and automated meter reading systems
- · Air conditioning systems
- · Security camera networks
- · Building lighting and environmental control systems
- · Industrial and process control networks




FIGURE 1. EXCEPTIONAL ISL32453E RX OPERATES AT >1Mbps EVEN WITH ±20V COMMON-MODE VOLTAGE




FIGURE 2. TRANSCEIVERS DELIVER SUPERIOR COMMON-MODE RANGE vs STANDARD RS-485 DEVICES

## **Typical Operating Circuits**




FIGURE 3. ISL32450E, ISL32453E FULL DUPLEX NETWORK




FIGURE 4. ISL32452E, ISL32455E, ISL32458E HALF DUPLEX NETWORK




FIGURE 5. ISL32457E, ISL32459E HALF DUPLEX NETWORK USING CABLE INVERT FUNCTION

## **Ordering Information**

PART NUMBER ( <u>Notes 2, 3</u> )	PART MARKING	PACKAGE (RoHS Compliant)	PKG. DWG. #	CARRIER TYPE (Note 1)	TEMP. RANGE
SL32450EIBZ	ISL32450	14 Ld SOIC	M14.15	Tube	-40 to +85°C
SL32450EIBZ-T	EIBZ			Reel, 2.5k	
SL32450EIBZ-T7A				Reel, 250	
SL32450EIUZ	2450E	10 Ld MSOP	M10.118	Tube	
SL32450EIUZ-T				Reel, 2.5k	
SL32450EIUZ-T7A				Reel, 250	
SL32452EIBZ	32452	8 Ld SOIC	M8.15	Tube	
SL32452EIBZ-T	EIBZ			Reel, 2.5k	
SL32452EIBZ-T7A				Reel, 250	
SL32452EIUZ	2452E	8 Ld MSOP	M8.118	Tube	
ISL32452EIUZ-T				Reel, 2.5k	
SL32452EIUZ-T7A				Reel, 250	
SL32453EIBZ	ISL32453	14 Ld SOIC	M14.15	Tube	
SL32453EIBZ-T	EIBZ			Reel, 2.5k	
SL32453EIBZ-T7A				Reel, 250	
SL32453EIUZ	2453E	10 Ld MSOP	M10.118	Tube	
SL32453EIUZ-T				Reel, 2.5k	
SL32453EIUZ-T7A				Reel, 250	
SL32455EIBZ	32455	8 Ld SOIC	M8.15	Tube	
SL32455EIBZ-T	EIBZ			Reel, 2.5k	
SL32455EIBZ-T7A				Reel, 250	
SL32455EIUZ	2455E	8 Ld MSOP	M8.118	Tube	
SL32455EIUZ-T				Reel, 2.5k	
SL32455EIUZ-T7A				Reel, 250	
SL32457EIBZ	32457	8 Ld SOIC	M8.15	Tube	
SL32457EIBZ-T	EIBZ			Reel, 2.5k	
SL32457EIBZ-T7A				Reel, 250	
SL32457EIUZ	2457E	8 Ld MSOP	M8.118	Tube	
SL32457EIUZ-T				Reel, 2.5k	
SL32457EIUZ-T7A				Reel, 250	
SL32458EIBZ	32458	8 Ld SOIC	M8.15	Tube	
SL32458EIBZ-T	EIBZ			Reel, 2.5k	_
SL32458EIBZ-T7A				Reel, 250	

## **Ordering Information (Continued)**

PART NUMBER (Notes 2, 3)	PART MARKING	PACKAGE (RoHS Compliant)	PKG. DWG. #	CARRIER TYPE (Note 1)	TEMP. RANGE
ISL32459EIBZ	32459	8 Ld SOIC	M8.15	Tube	-40 to +85°C
ISL32459EIBZ-T	EIBZ			2.5k	
ISL32459EIBZ-T7A				250	


#### NOTES:

- 1. See TB347 for details about reel specifications.
- 2. These Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 3. For Moisture Sensitivity Level (MSL), see the <u>ISL32450E</u>, <u>ISL32452E</u>, <u>ISL32453E</u>, <u>ISL32455E</u>, <u>ISL32457E</u>, <u>ISL32458E</u>, <u>ISL32459E</u> device pages. For more information about MSL, see <u>TB363</u>.


TABLE 4	CHIMMADY	OF FEATURES
INDLE T	<b>SUMMAN</b>	OF FEMILINES

PART NUMBER	HALF/FULL DUPLEX	DATA RATE (Mbps)	SLEW-RATE LIMITED?	EN PINS?	HOT PLUG	CABLE INVERT (INV) PIN?	QUIESCENT I <sub>CC</sub> (mA)	LOW POWER SHUTDOWN?	PIN COUNT
ISL32450E	Full	0.25	Yes	Yes	No	No	2.1	Yes	10, 14
ISL32452E	Half	0.25	Yes	Yes	No	No	2.1	Yes	8
ISL32453E	Full	1	Yes	Yes	No	No	2.1	Yes	10, 14
ISL32455E	Half	1	Yes	Yes	No	No	2.1	Yes	8
ISL32457E	Half	0.25	Yes	Tx Only	No	Yes	2.1	No	8
ISL32458E	Half	20	No	Yes	No	No	2.1	Yes	8
ISL32459E	Half	20	No	Tx Only	No	Yes	2.1	No	8

## **Pin Configurations**




ISL32452E, ISL32455E, ISL32458E (8 LD SOIC, 8 LD MSOP) TOP VIEW



ISL32450E, ISL32453E

ISL32457E, ISL32459E (8 LD SOIC, 8 LD MSOP) TOP VIEW



NOTE: Evaluate creepage and clearance requirements at your maximum fault voltage before using small pitch packages, such as MSOP.

## **Pin Descriptions**

PIN NAME	ISL32450E, ISL32453E, (14 LD SOIC) PIN #	ISL32450E, ISL32453E, (10 LD MSOP) PIN #	ISL32452E, ISL32455E, ISL32458E (8 LD SOIC, 8 LD MSOP) PIN #	ISL32457E, ISL32459E (8 LD SOIC, 8 LD MSOP) PIN #	FUNCTION
RO	2	1	1	1	Receiver output. For parts without the cable invert function - or if INV is low - then: If A - B $\geq$ -10mV, RO is high; if A - B $\leq$ -200mV, RO is low. If INV is high, then: If B - A $\geq$ -10mV, RO is high; if B - A $\leq$ -200mV, RO is low. In all cases, RO = High if A and B are unconnected (floating), or shorted together, or connected to an undriven, terminated bus (that is, Rx is always fail-safe open, shorted and idle, even if polarity is inverted).
RE	3	2	2	N/A	Receiver output enable. RO is enabled when $\overline{\text{RE}}$ is low; RO is high impedance when $\overline{\text{RE}}$ is high. Internally pulled low.
DE	4	3	3	3	Driver output enable. The driver outputs, Y and Z, are enabled by bringing DE high and they are high impedance when DE is low. Internally pulled high.
DI	5	4	4	4	Driver input. For parts without the cable invert function - or if INV is low - a low on DI forces output Y low and output Z high, while a high on DI forces output Y high and output Z low. The output states, relative to DI, invert if INV is high.
GND	6, 7	5	5	5	Ground connection.
A/Y	N/A	N/A	6	6	$\pm 60V$ fault protected and $\pm 16.5$ kV ESD protected RS-485/RS-422 I/O pin. For parts without the cable invert function - or if INV is low - A/Y is the noninverting receiver input and noninverting driver output. If INV is high, A/Y is the inverting receiver input and the inverting driver output. Pin is an input if DE = 0; pin is an output if DE = 1.
B/Z	N/A	N/A	7	7	$\pm 60V$ fault protected and $\pm 16.5$ kV ESD protected RS-485/RS-422 I/O pin. For parts without the cable invert function - or if INV is low - B/Z is the inverting receiver input and inverting driver output. If INV is high, B/Z is the noninverting receiver input and the noninverting driver output. Pin is an input if DE = 0; pin is an output if DE = 1.
Α	12	9	N/A	N/A	$\pm 60 \text{V}$ fault protected and $\pm 15 \text{kV}$ ESD protected RS-485/RS-422 noninverting receiver input.
В	11	8	N/A	N/A	±60V fault protected and ±15kV ESD protected RS-485/RS-422 inverting receiver input.
Y	9	6	N/A	N/A	$\pm 60 \text{V}$ fault protected and $\pm 15 \text{kV}$ ESD protected RS-485/RS-422 noninverting driver output.
Z	10	7	N/A	N/A	$\pm 60 \text{V}$ fault protected and $\pm 15 \text{kV}$ ESD protected RS-485/RS-422 inverting driver output.
v <sub>cc</sub>	14	10	8	8	System power supply input (3V to 5.5V).
INV	N/A	N/A	N/A	2	Receiver and driver cable invert (polarity selection) input. When driven high this pin swaps the polarity of the driver output and receiver input pins. If unconnected (floating) or connected low, normal RS-485 polarity conventions apply. Internally pulled low.
NC	1, 8, 13	N/A	N/A	N/A	No internal connection.
	1	1			1

## **Truth Tables**

TRANSMITTING									
		OUTI	PUTS						
RE	DE	DI	Υ	z					
Х	1	1	0	1	0				
Х	1	0	0	0	1				
Х	1	1	1	0	1				
Х	1	0	1	1	0				
0	0	Х	Х	High-Z	High-Z				
1	0	Х	х	High-Z ( <u>Note 5</u> )	High-Z (Note 5)				

#### NOTES:

- 4. Parts without the INV pin follow the rows with INV = "0" and "X".
- 5. Low Power Shutdown mode (see Notes 14 and 19).

RECEIVING									
		OUTPUT							
RE (Note 19)	DE Half Duplex	DE Full Duplex	A-B	INV (Note 4)	RO				
0	0	Х	V <sub>AB</sub> ≥ -0.01V	0	1				
0	0	Х	-0.01V > V <sub>AB</sub> > -0.2V	0	Undetermined				
0	0	Х	V <sub>AB</sub> ≤ -0.2V	0	0				
0	0	Х	V <sub>AB</sub> ≤ 0.01V	1	1				
0	0	Х	0.01V < V <sub>AB</sub> < 0.2V	1	Undetermined				
0	0	Х	≥ 0.2V	1	0				
0	0	х	Inputs Open or Shorted	х	1				
1	0	0	х	Х	High-Z ( <u>Note 5</u> )				
1	1	1	х	Х	High-Z				

### **Absolute Maximum Ratings**

V <sub>CC</sub> to Ground
Input Voltages
DI, DE, RE, INV0.3V to V <sub>CC</sub> + 0.3V
Input/Output Voltages
A/Y, B/Z, A, B, Y, Z
A/Y, B/Z, A, B, Y, Z
(Transient Pulse Through $100\Omega$ , Note 6) ±80V
RO0.3V to (V <sub>CC</sub> +0.3V)
Short-Circuit Duration
Y, Z Indefinite
ESD Rating see <u>"ESD PERFORMANCE" on page 8</u>
Latch-Up (per JESD78, Level 2, Class A) +125°C

### **Thermal Information**

Thermal Resistance (Typical)	$\theta_{JA}$ (°C/W)	θ <b>JC</b> (°C/W)
8 Ld SOIC Package (Notes 7, 8)	108	47
8 Ld MSOP Package (Notes 7, 8)	140	40
10 Ld MSOP Package (Notes 7, 8)	135	50
<b>14</b> Ld SOIC Package (Notes 7, 8)	88	39
Maximum Junction Temperature (Plastic Packa	age)	+150°C
Maximum Storage Temperature Range	6	5°C to +150°C
Pb-Free Reflow Profile		see <u>TB493</u>

### **Recommended Operating Conditions**

Supply Voltage (V <sub>CC</sub> )	3.3V or 5V
Temperature Range	C to +85°C
Bus Pin Common-Mode Voltage Range2	20V to +20V

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

#### NOTES:

- 6. Tested according to TIA/EIA-485-A, Section 4.2.6 ( $\pm 80V$  for 15 $\mu$ s at a 1% duty cycle).
- 7. θ<sub>JA</sub> is measured with the component mounted on a high-effective thermal conductivity test board in free air. See TB379 for details.
- 8. For  $\theta_{\mbox{\scriptsize JC}},$  the "case temp" location is taken at the package top center.

**Electrical Specifications** Test Conditions:  $V_{CC} = 3V$  to 3.6V and 4.5V to 5.5V, unless otherwise specified. Typicals are at the worst case of  $V_{CC} = 5V$  or  $V_{CC} = 3.3V$ ,  $T_A = +25^{\circ}C$  (Note 9). Boldface limits apply across the operating temperature range, -40 °C to +85 °C.

PARAMETER	SYMBOL	TEST CONDITIONS		TEMP (°C)	MIN ( <u>Note 17</u> )	TYP	MAX ( <u>Note 17</u> )	UNIT
DC CHARACTERISTICS						1		
Driver Differential V <sub>OUT</sub> (No load)	V <sub>OD1</sub>			Full	-	-	v <sub>cc</sub>	V
Driver Differential V <sub>OUT</sub> (Loaded,	V <sub>OD2</sub>	$R_L = 100\Omega (RS-422),$	V <sub>CC</sub> ≥ 4.5V	Full	2	3	-	V
Figure 6A)		$R_L = 54\Omega  (RS-485)$	V <sub>CC</sub> ≥ 4.5V	Full	1.7	2.3	v <sub>cc</sub>	V
			V <sub>CC</sub> ≥ 3V	Full	1.1	1.3	v <sub>cc</sub>	V
Change in Magnitude of Driver Differential V <sub>OUT</sub> for Complementary Output States	ΔV <sub>OD</sub>	$R_L = 54\Omega \text{ or } 100\Omega \text{ (Figure 6A)}$		Full	-	-	0.2	V
Driver Differential V <sub>OUT</sub> with Common-Mode Load ( <u>Figure 6B</u> )	V <sub>OD3</sub>	$R_L = 60\Omega$ , $-20V \le V_{CM} \le 20V$ , $V_{CC} \ge 4.5V$		Full	1.5	-	-	V
Driver Common-Mode V <sub>OUT</sub> ( <u>Figure 6A</u> )	v <sub>oc</sub>	$R_L = 54\Omega$ or $100\Omega$		Full	-1	-	3	V
Change in Magnitude of Driver Common-Mode V <sub>OUT</sub> for Complementary Output States	ΔV <sub>OC</sub>	$R_L = 54\Omega \text{ or } 100\Omega \text{ (Figure 6A)}$		Full	-	-	0.2	V
Driver Short-Circuit Current	l <sub>OSD</sub>	DE = V <sub>CC</sub> , -20V ≤ V <sub>O</sub>	≤ 20V ( <u>Note 11</u> )	Full	-250	-	250	mA
	I <sub>OSD1</sub>	At first foldback, 24V	′ ≤ V <sub>0</sub> ≤ -24V	Full	-83	-	83	mA
	I <sub>OSD2</sub>	At second foldback,	35V ≤ V <sub>0</sub> ≤ -35V	Full	-13	-	13	mA
Logic Input High Voltage	V <sub>IH</sub>	DE, DI, RE, INV (See Figure 33)		Full	2.35	-	-	٧
Logic Input Low Voltage	V <sub>IL</sub>	DE, DI, RE, INV		Full	-	-	0.8	٧
Logic Input Current	I <sub>IN1</sub>	DI		Full	-1	-	1	μΑ
		DE, RE, INV		Full	-15	6	15	μΑ

**Electrical Specifications** Test Conditions:  $V_{CC} = 3V$  to 3.6V and 4.5V to 5.5V, unless otherwise specified. Typicals are at the worst case of  $V_{CC} = 5V$  or  $V_{CC} = 3.3V$ ,  $T_A = +25^{\circ}C$  (Note 9). Boldface limits apply across the operating temperature range, -40°C to +85°C. (Continued)

PARAMETER	SYMBOL	TEST CO	TEST CONDITIONS		MIN ( <u>Note 17</u> )	TYP	MAX ( <u>Note 17</u> )	UNIT
Input/Output Current (A/Y, B/Z)	I <sub>IN2</sub>	DE = 0V, V <sub>CC</sub> = 0V or	V <sub>IN</sub> = 12V	Full	-	-	250	μΑ
		3.6V or 5.5V	V <sub>IN</sub> = -7V	Full	-200	-	-	μΑ
			V <sub>IN</sub> = ±20V	Full	-800	-	850	μA
			V <sub>IN</sub> = ±60V, ( <u>Note 18</u> )	Full	-6	-	6	mA
Input Current (A, B)	I <sub>IN3</sub>	V <sub>CC</sub> = 0V or 3.6V or	V <sub>IN</sub> = 12V	Full	-	-	125	μΑ
(Full Duplex Versions Only)		5.5V	V <sub>IN</sub> = -7V	Full	-100	-	-	μΑ
			V <sub>IN</sub> = ±20V	Full	-500	-	500	μΑ
			V <sub>IN</sub> = ±60V, ( <u>Note 18</u> )	Full	-3	-	3	mA
Output Leakage Current (Y, Z)	I <sub>OZD</sub>	$\overline{RE} = OV, DE = OV,$	V <sub>IN</sub> = 12V	Full	-	-	200	μA
(Full Duplex Versions Only)		V <sub>CC</sub> = 0V or 3.6V or 5.5V	V <sub>IN</sub> = -7V	Full	-100	-	-	μA
		5.5 <b>v</b>	V <sub>IN</sub> = ±20V	Full	-500	-	500	μA
			V <sub>IN</sub> = ±60V, ( <u>Note 18</u> )	Full	-3	-	3	mA
Receiver Differential Threshold	V <sub>TH</sub>	-20V ≤ V <sub>CM</sub> ≤ 20V,	V <sub>CC</sub> ≤ 3.6V	Full	-200	-120	-10	mV
Voltage		(For ISL32457E and ISL32459E only, A-B if INV = 0; B-A if INV = 1)	V <sub>CC</sub> ≥ 4.5V	Full	-250	-180	-10	mV
Receiver Input Hysteresis	$\Delta V_{TH}$	-20V ≤ V <sub>CM</sub> ≤ 20V	+	+25	-	30	-	mV
Receiver Output High Voltage	V <sub>OH1</sub>	V <sub>ID</sub> = -10mV	$I_0 = -4$ mA, $V_{CC} \ge 3$ V	Full	2.4	-	-	٧
	V <sub>OH2</sub>		I <sub>O</sub> = -8mA, V <sub>CC</sub> ≥ 4.5V	Full	2.4	-	-	٧
Receiver Output Low Voltage	V <sub>OL</sub>	I <sub>O</sub> = 4mA, V <sub>CC</sub> ≥ 3V, V	/ <sub>ID</sub> = -200mV	Full	-	-	0.4	٧
		I <sub>O</sub> = 5mA, V <sub>CC</sub> ≥ 4.5V	, V <sub>ID</sub> = -250mV	Full	-	-	0.4	V
Three-State (High Impedance) Receiver Output Current (Note 19)	l <sub>OZR</sub>	OV ≤ V <sub>O</sub> ≤ V <sub>CC</sub>		Full	-1	0.01	1	μΑ
Receiver Short-Circuit Current	I <sub>OSR</sub>	$0V \le V_O \le V_{CC}$		Full	-	-	±115	mA
SUPPLY CURRENT	I							
No-Load Supply Current (Note 10)	I <sub>CC</sub>	$DE = V_{CC}$ , $\overline{RE} = 0V$ or	V <sub>CC</sub> , DI = OV or V <sub>CC</sub>	Full	-	2.1	4.5	mA
Shutdown Supply Current (Note 19)	I <sub>SHDN</sub>	$DE = OV, \overline{RE} = V_{CC}, DI$	= OV or V <sub>CC</sub>	Full	-	10	35	μΑ
ESD PERFORMANCE	I							
All Pins			SL32450E, ISL32452E, ISL32453E, SL32455E, ISL32457E; Tested per		-	±8	-	kV
		Human Body Model (ISL32458E, ISL3245 JESD22-A114E)	(ISL32458E, ISL32459E; Tested per		-	±3	-	kV
		Machine Model (Tested per JESD22-A	Machine Model (Tested per JESD22-A115-A)			±700	-	V
RS-485 Pins (A, B, Y, Z,		Human Body Model,	Full Duplex	+25	-	±15	-	kV
A/Y, B/Z)		from Bus Pins to GND	Half Duplex	+25	-	±16.5	-	kV

**Electrical Specifications** Test Conditions:  $V_{CC}$  = 3V to 3.6V and 4.5V to 5.5V, unless otherwise specified. Typicals are at the worst case of  $V_{CC}$  = 5V or  $V_{CC}$  = 3.3V,  $T_A$  = +25°C (Note 9). Boldface limits apply across the operating temperature range, -40°C to +85°C. (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	TEMP (°C)	MIN ( <u>Note 17</u> )	ТҮР	MAX ( <u>Note 17</u> )	UNIT
DRIVER SWITCHING CHARACTERISTI	CS (250kbps	VERSIONS; ISL32450E, ISL32452E, ISL3245	7E)				
Driver Differential Output Delay	t <sub>PLH</sub> , t <sub>PHL</sub>	$R_D = 54\Omega$ , $C_D = 50pF$ (Figure 7)	Full	-	280	1000	ns
Driver Differential Output Skew t <sub>SKEW</sub>		$R_D = 54\Omega$ , $C_D = 50pF$ ( <u>Figure 7</u> )	Full	-	4	100	ns
Driver Differential Rise or Fall Time	t <sub>R</sub> , t <sub>F</sub>	$R_D = 54\Omega$ , $C_D = 50pF$ (Figure 7)	Full	250	650	1500	ns
Maximum Data Rate	f <sub>MAX</sub>	C <sub>D</sub> = 820pF ( <u>Figure 9</u> )	Full	250	-	-	kbps
Driver Enable to Output High	t <sub>ZH</sub>	SW = GND (Figure 8), (Note 12)	Full	-	-	1600	ns
Driver Enable to Output Low	t <sub>ZL</sub>	SW = V <sub>CC</sub> ( <u>Figure 8</u> ), ( <u>Note 12</u> )	Full	-	-	1600	ns
Driver Disable from Output Low	t <sub>LZ</sub>	SW = V <sub>CC</sub> (Figure 8)	Full	-	-	300	ns
Driver Disable from Output High	t <sub>HZ</sub>	SW = GND (Figure 8)	Full	-	-	300	ns
Time to Shutdown	tSHDN	(Notes 14, 19)	Full	60	160	600	ns
Driver Enable from Shutdown to Output High	<sup>t</sup> ZH(SHDN)	SW = GND ( <u>Figure 8</u> ), ( <u>Notes 14, 15, 19</u> )	Full	-	-	3000	ns
Driver Enable from Shutdown to Output Low	t <sub>ZL(SHDN)</sub>	SW = V <sub>CC</sub> ( <u>Figure 8</u> ), ( <u>Notes 14</u> , <u>15</u> , <u>19</u> )	Full	-	-	3000	ns
DRIVER SWITCHING CHARACTERISTI	CS (1Mbps VE	:RSIONS; ISL32453E, ISL32455E)			•		
Driver Differential Output Delay t <sub>PLH</sub> , t <sub>PH</sub>		$R_D = 54\Omega$ , $C_D = 50pF$ (Figure 7)	Full	-	70	200	ns
Driver Differential Output Skew	t <sub>SKEW</sub>	$R_D = 54\Omega$ , $C_D = 50pF$ (Figure 7)	Full	-	4	25	ns
Driver Differential Rise or Fall Time t <sub>R</sub> , t <sub>F</sub>		$R_D = 54\Omega$ , $C_D = 50pF$ (Figure 7)	Full	50	130	300	ns
Maximum Data Rate	f <sub>MAX</sub>	C <sub>D</sub> = 820pF ( <u>Figure 9</u> )	Full	1	-	-	Mbps
Driver Enable to Output High	t <sub>ZH</sub>	SW = GND (Figure 8), (Note 12)	Full	-	-	300	ns
Driver Enable to Output Low	t <sub>ZL</sub>	SW = V <sub>CC</sub> ( <u>Figure 8</u> ), ( <u>Note 12</u> )	Full	-	-	300	ns
Driver Disable from Output Low	t <sub>LZ</sub>	SW = V <sub>CC</sub> ( <u>Figure 8</u> )	Full	-	-	300	ns
Driver Disable from Output High	t <sub>HZ</sub>	SW = GND (Figure 8)	Full	-	-	300	ns
Time to Shutdown	t <sub>SHDN</sub>	(Note 14)	Full	60	160	600	ns
Driver Enable from Shutdown to Output High	<sup>t</sup> ZH(SHDN)	SW = GND ( <u>Figure 8</u> ), ( <u>Notes 14</u> , <u>15</u> )	Full	-	-	3000	ns
Driver Enable from Shutdown to Output Low	t <sub>ZL(SHDN)</sub>	SW = V <sub>CC</sub> ( <u>Figure 8</u> ), ( <u>Notes 14</u> , <u>15</u> )	Full	-	-	3000	ns
DRIVER SWITCHING CHARACTERISTI	CS (20Mbps \	/ERSIONS; ISL32458E, ISL32459E)			•		
Driver Differential Output Delay	t <sub>PLH</sub> , t <sub>PHL</sub>	$R_D = 54\Omega$ , $C_D = 50pF$ ( <u>Figure 7</u> )	Full	-	28	45	ns
Driver Differential Output Skew	t <sub>SKEW</sub>	$R_D = 54\Omega$ , $C_D = 50pF$ (Figure 7)	Full	-	3	9	ns
Driver Differential Rise or Fall Time	t <sub>R</sub> , t <sub>F</sub>	$R_D = 54\Omega$ , $C_D = 50pF$ (Figure 7)	Full	-	17	35	ns
Maximum Data Rate	f <sub>MAX</sub>	C <sub>D</sub> = 470pF ( <u>Figure 9</u> )	Full	20	-	-	Mbps
Driver Enable to Output High	t <sub>ZH</sub>	SW = GND (Figure 8), (Note 12)	Full	-	-	180	ns
Driver Enable to Output Low	t <sub>ZL</sub>	SW = V <sub>CC</sub> ( <u>Figure 8</u> ), ( <u>Note 12</u> )	Full	-	-	180	ns
Driver Disable from Output Low	t <sub>LZ</sub>	SW = V <sub>CC</sub> ( <u>Figure 8</u> )	Full	-	-	300	ns
Driver Disable from Output High	t <sub>HZ</sub>	SW = GND ( <u>Figure 8</u> )	Full	-	-	300	ns
Time to Shutdown	t <sub>SHDN</sub>	(Notes 14, 19)	Full	60	160	600	ns
Driver Enable from Shutdown to Output High	t <sub>ZH(SHDN)</sub>	SW = GND ( <u>Figure 8</u> ), ( <u>Notes 14</u> , <u>15</u> , <u>19</u> )	Full	-	-	3000	ns

**Electrical Specifications** Test Conditions:  $V_{CC} = 3V$  to 3.6V and 4.5V to 5.5V, unless otherwise specified. Typicals are at the worst case of  $V_{CC} = 5V$  or  $V_{CC} = 3.3V$ ,  $T_A = +25^{\circ}C$  (Note 9). Boldface limits apply across the operating temperature range, -40°C to +85°C. (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	TEMP (°C)	MIN ( <u>Note 17</u> )	TYP	MAX ( <u>Note 17</u> )	UNIT
Driver Enable from Shutdown to Output Low	tzl(SHDN)	SW = V <sub>CC</sub> ( <u>Figure 8</u> ), ( <u>Notes 14</u> , <u>15</u> , <u>19</u> )	Full	-	-	3000	ns
RECEIVER SWITCHING CHARACTERIS	STICS (250kb)	os VERSIONS; ISL32450E, ISL32452E, ISL3245	57E)				ı
Maximum Data Rate	f <sub>MAX</sub>	( <u>Figure 10</u> )	Full <b>250</b>		-	-	kbps
Receiver Input to Output Delay	t <sub>PLH</sub> , t <sub>PHL</sub>	(Figure 10)		-	240	325	ns
Receiver Skew   t <sub>PLH</sub> - t <sub>PHL</sub>	t <sub>SKD</sub>	( <u>Figure 10</u> )	Full	-	6	25	ns
Receiver Enable to Output Low	t <sub>ZL</sub>	$R_L = 1k\Omega$ , $C_L = 15pF$ , $SW = V_{CC}$ (Figure 11), (Notes 13, 19)	Full	-	-	80	ns
Receiver Enable to Output High	<sup>t</sup> zH	$R_L = 1$ k $\Omega$ , $C_L = 15$ pF, SW = GND ( <u>Figure 11</u> ), ( <u>Notes 13</u> , <u>19</u> )	Full	-	-	80	ns
Receiver Disable from Output Low	t <sub>LZ</sub>	$R_L = 1k\Omega$ , $C_L = 15pF$ , $SW = V_{CC}$ (Figure 11), (Note 19)	Full	-	-	80	ns
Receiver Disable from Output High	t <sub>HZ</sub>	$R_L = 1k\Omega$ , $C_L = 15pF$ , SW = GND ( <u>Figure 11</u> ), ( <u>Note 19</u> )	Full	-	-	80	ns
Time to Shutdown	t <sub>SHDN</sub>	(Notes 14, 19)	Full	60	160	600	ns
Receiver Enable from Shutdown to Output High	t <sub>ZH(SHDN)</sub>	$R_L = 1k\Omega$ , $C_L = 15pF$ , SW = GND ( <u>Figure 11</u> ), ( <u>Notes 14</u> , <u>16</u> , <u>19</u> )	Full	-	-	2500	ns
Receiver Enable from Shutdown to Output Low	t <sub>ZL(SHDN)</sub>	$R_L = 1k\Omega$ , $C_L = 15pF$ , $SW = V_{CC}$ (Figure 11), (Notes 14, 16, 19)	Full	-	-	2500	ns
RECEIVER SWITCHING CHARACTERI	STICS (1Mbps	VERSIONS; ISL32453E, ISL32455E)					
Maximum Data Rate	f <sub>MAX</sub>	(Figure 10)	Full	1	-	-	Mbps
Receiver Input to Output Delay	t <sub>PLH</sub> , t <sub>PHL</sub>	(Figure 10)	Full	-	115	200	ns
Receiver Skew   t <sub>PLH</sub> - t <sub>PHL</sub>	t <sub>SKD</sub>	(Figure 10)	Full	-	4	20	ns
Receiver Enable to Output Low	t <sub>ZL</sub>	$R_L = 1k\Omega$ , $C_L = 15pF$ , $SW = V_{CC}$ (Figure 11), (Note 13)	Full	-	-	80	ns
Receiver Enable to Output High	<sup>t</sup> ZH	$R_L = 1k\Omega$ , $C_L = 15pF$ , SW = GND ( <u>Figure 11</u> ), ( <u>Note 13</u> )	Full	-	-	80	ns
Receiver Disable from Output Low	t <sub>LZ</sub>	$R_L = 1k\Omega$ , $C_L = 15pF$ , $SW = V_{CC}$ (Figure 11)	Full	-	-	80	ns
Receiver Disable from Output High	t <sub>HZ</sub>	$R_L = 1k\Omega$ , $C_L = 15pF$ , $SW = GND$ (Figure 11)	Full	-	-	80	ns
Time to Shutdown	t <sub>SHDN</sub>	( <u>Note 14</u> )	Full	60	160	600	ns
Receiver Enable from Shutdown to Output High	t <sub>ZH(SHDN)</sub>	$R_L = 1$ k $\Omega$ , $C_L = 15$ pF, SW = GND ( <u>Figure 11</u> ), ( <u>Notes 14</u> , <u>16</u> )	Full	-	-	2500	ns
Receiver Enable from Shutdown to Output Low	t <sub>ZL(SHDN)</sub>	$R_L = 1 k \Omega, C_L = 15 pF, SW = V_{CC} (Figure 11),$ (Notes 14, 16)	Full	-	-	2500	ns
RECEIVER SWITCHING CHARACTERI	STICS (20Mb)	ps VERSIONS; ISL32458E, ISL32459E)					
Maximum Data Rate	f <sub>MAX</sub>	( <u>Figure 10</u> )	Full	20	-	-	Mbps
Receiver Input to Output Delay	t <sub>PLH</sub> , t <sub>PHL</sub>	( <u>Figure 10</u> )	Full	-	40	80	ns
Receiver Skew   t <sub>PLH</sub> - t <sub>PHL</sub>	t <sub>SKD</sub>	(Figure 10)	Full	-	3	9	ns
Receiver Enable to Output Low	<sup>t</sup> ZL	$R_L = 1$ k $\Omega$ , $C_L = 15$ pF, SW = $V_{CC}$ (Figure 11), (Notes 13, 19)	Full	-	-	80	ns
Receiver Enable to Output High	<sup>t</sup> zH	$R_L = 1$ k $\Omega$ , $C_L = 15$ pF, SW = GND ( <u>Figure 11</u> ), ( <u>Notes 13</u> , <u>19</u> )	Full	-	-	80	ns
Receiver Disable from Output Low	t <sub>LZ</sub>	$R_L = 1k\Omega$ , $C_L = 15pF$ , $SW = V_{CC}$ (Figure 11), (Note 19)	Full	-	-	80	ns


**Electrical Specifications** Test Conditions:  $V_{CC} = 3V$  to 3.6V and 4.5V to 5.5V, unless otherwise specified. Typicals are at the worst case of  $V_{CC} = 5V$  or  $V_{CC} = 3.3V$ ,  $T_A = +25^{\circ}C$  (Note 9). Boldface limits apply across the operating temperature range, -40°C to +85°C. (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	TEMP (°C)	MIN ( <u>Note 17</u> )	ТҮР	MAX ( <u>Note 17</u> )	UNIT
Receiver Disable from Output High	t <sub>HZ</sub>	$R_L = 1k\Omega$ , $C_L = 15pF$ , SW = GND (Figure 11), (Note 19)	Full	-	-	80	ns
Time to Shutdown	t <sub>SHDN</sub>	(Notes 14, 19)	Full	60	160	600	ns
Receiver Enable from Shutdown to Output High	tzh(SHDN)	$R_L = 1k\Omega$ , $C_L = 15pF$ , SW = GND (Figure 11), (Notes 14, 16, 19)	Full	-	-	2500	ns
Receiver Enable from Shutdown to Output Low	t <sub>ZL(SHDN)</sub>	$R_L = 1k\Omega$ , $C_L = 15pF$ , $SW = V_{CC}$ (Figure 11), (Notes 14, 16, 19)	Full	-	-	2500	ns

#### NOTES:

- All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified.
- 10. Supply current specification is valid for loaded drivers when DE = 0V.
- 11. Applies to peak current. See "Typical Performance Curves" beginning on page 13 for more information.
- 12. Keep RE = 0 to prevent the device from entering shutdown (does not apply to the ISL32457E and ISL32459E).
- 13. The RE signal high time must be short enough (typically <100ns) to prevent the device from entering shutdown.
- 14. Transceivers are put into shutdown by bringing  $\overline{RE}$  high and DE low. If the inputs are in this state for less than 60ns, the parts are ensured not to enter shutdown. If the inputs are in this state for at least 600ns, the parts are ensured to have entered shutdown. See "Low Power Shutdown Mode" on page 19
- 15. Keep  $\overline{RE}$  = VCC, and set the DE signal low time >600ns to ensure that the device enters shutdown.
- 16. Set the RE signal high time >600ns to ensure that the device enters shutdown.
- 17. Compliance to data sheet limits is assured by one or more methods: production test, characterization and/or design.
- 18. See "Caution" statement following "Absolute Maximum Ratings" on page 7.
- 19. Does not apply to the ISL32457E and ISL32459E. These transceivers have no Rx enable function, and thus no shutdown function.


## **Test Circuits and Waveforms**



 $v_{CM}$ 

FIGURE 6. DC DRIVER TEST CIRCUITS

## **Test Circuits and Waveforms (Continued)**







FIGURE 7A. TEST CIRCUIT

FIGURE 7B. MEASUREMENT POINTS

FIGURE 7. DRIVER PROPAGATION DELAY AND DIFFERENTIAL TRANSITION TIMES



PARAMETER	OUTPUT	RE	DI	sw	C <sub>L</sub> (pF)
t <sub>HZ</sub>	Y/Z	Х	1/0	GND	50
t <sub>LZ</sub>	Y/Z	X	0/1	v <sub>cc</sub>	50
tzH	Y/Z	0 ( <u>Note 12</u> )	1/0	GND	100
t <sub>ZL</sub>	Y/Z	0 ( <u>Note 12</u> )	0/1	v <sub>cc</sub>	100
t <sub>ZH(SHDN)</sub>	Y/Z	1 ( <u>Note 15</u> )	1/0	GND	100
tzl(SHDN)	Y/Z	1 ( <u>Note 15</u> )	0/1	v <sub>cc</sub>	100




FIGURE 8A. TEST CIRCUIT

FIGURE 8B. MEASUREMENT POINTS

FIGURE 8. DRIVER ENABLE AND DISABLE TIMES





FIGURE 9B. MEASUREMENT POINTS

FIGURE 9. DRIVER DATA RATE

## Test Circuits and Waveforms (Continued)







FIGURE 10B. MEASUREMENT POINTS

FIGURE 10. RECEIVER PROPAGATION DELAY AND DATA RATE



PARAMETER	DE	A	SW
t <sub>HZ</sub>	0	+1.5V	GND
t <sub>LZ</sub>	0	-1.5V	v <sub>cc</sub>
t <sub>ZH</sub> ( <u>Note 13</u> )	0	+1.5V	GND
t <sub>ZL</sub> ( <u>Note 13</u> )	0	-1.5V	V <sub>CC</sub>
t <sub>ZH(SHDN)</sub> (Note 16)	0	+1.5V	GND
t <sub>ZL(SHDN)</sub> (Note 16)	0	-1.5V	V <sub>CC</sub>





FIGURE 11B. MEASUREMENT POINTS

FIGURE 11A. TEST CIRCUIT

FIGURE 11. RECEIVER ENABLE AND DISABLE TIMES

## Typical Performance Curves T<sub>A</sub> = +25 °C; unless otherwise specified.








FIGURE 13. DRIVER DIFFERENTIAL OUTPUT VOLTAGE vs TEMPERATURE

## Typical Performance Curves $T_A = +25$ °C; unless otherwise specified. (Continued)




FIGURE 14. SUPPLY CURRENT vs TEMPERATURE




FIGURE 16. BUS PIN CURRENT vs BUS PIN VOLTAGE




FIGURE 18. DRIVER DIFFERENTIAL PROPAGATION DELAY vs TEMPERATURE (ISL32450E, ISL32452E, ISL32457E)




FIGURE 15. RECEIVER OUTPUT CURRENT VS RECEIVER OUTPUT VOLTAGE




FIGURE 17. DRIVER OUTPUT CURRENT vs SHORT-CIRCUIT VOLTAGE




FIGURE 19. DRIVER DIFFERENTIAL SKEW vs TEMPERATURE (ISL32450E, ISL32452E, ISL32457E)

## Typical Performance Curves T<sub>A</sub> = +25 °C; unless otherwise specified. (Continued)




FIGURE 20. DRIVER DIFFERENTIAL PROPAGATION DELAY vs TEMPERATURE (ISL32453E, ISL32455E)




FIGURE 22. DRIVER DIFFERENTIAL PROPAGATION DELAY vs TEMPERATURE (ISL32458E, ISL32459E)




FIGURE 24. ±20V RECEIVER PERFORMANCE (ISL32450E, ISL32452E, ISL32457E)




FIGURE 21. DRIVER DIFFERENTIAL SKEW vs TEMPERATURE (ISL32453E, ISL32455E)




FIGURE 23. DRIVER DIFFERENTIAL SKEW vs TEMPERATURE (ISL32458E, ISL32459E)




FIGURE 25. ±20V RECEIVER PERFORMANCE (ISL32453E, ISL32455E)

## Typical Performance Curves T<sub>A</sub> = +25 °C; unless otherwise specified. (Continued)




FIGURE 26. ±20V RECEIVER PERFORMANCE (ISL32458E, ISL32459E)




FIGURE 28. V<sub>CC</sub> = 3.3V, DRIVER AND RECEIVER WAVEFORMS (ISL32453E, ISL32455E)




FIGURE 30. V<sub>CC</sub> = 5V, DRIVER AND RECEIVER WAVEFORMS (ISL32450E, ISL32452E, ISL32457E)




FIGURE 27.  $V_{CC}$  = 3.3V, DRIVER AND RECEIVER WAVEFORMS (ISL32450E, ISL32452E, ISL32457E)




FIGURE 29. V<sub>CC</sub> = 3.3V, DRIVER AND RECEIVER WAVEFORMS (ISL32458E, ISL32459E)




FIGURE 31.  $V_{CC}$  = 5V, DRIVER AND RECEIVER WAVEFORMS (ISL32453E, ISL32455E)

## Typical Performance Curves $T_A = +25^{\circ}C$ ; unless otherwise specified. (Continued)




FIGURE 32. V<sub>CC</sub> = 5V, DRIVER AND RECEIVER WAVEFORMS (ISL32458E, ISL32459E)




FIGURE 33. LOGIC INPUT HIGH VOLTAGE VS TEMPERATURE

## **Application Information**

RS-485 and RS-422 are differential (balanced) data transmission standards used for long haul or noisy environments. RS-422 is a subset of RS-485, so RS-485 transceivers are also RS-422 compliant. RS-422 is a point-to-multipoint (multidrop) standard that allows only one driver and up to 10 receivers (assuming one unit load devices) on each bus. RS-485 is a true multipoint standard that allows up to 32 one unit load devices (any combination of drivers and receivers) on each bus. To allow for multipoint operation, the RS-485 specification requires that drivers must handle bus contention without sustaining any damage.

An important advantage of RS-485 is the extended Common-Mode Range (CMR), which specifies that the driver outputs and receiver inputs withstand signals that range from +12V to -7V. RS-422 and RS-485 are intended for runs as long as 4000ft, so the wide CMR is necessary to handle ground potential differences and voltages induced in the cable by external fields.

The ISL3245xE are a family of ruggedized RS-485 transceivers that improve on the RS-485 basic requirements and increases system reliability. The CMR increases to  $\pm 20V$  that the RS-485 bus pins (receiver inputs and driver outputs) include fault protection against voltages and transients up to  $\pm 60V$ . Additionally, the  $\pm 15kV$  to  $\pm 16.5kV$  built-in ESD protection complements the fault protection.

### Receiver (Rx) Features

These devices use a differential input receiver for maximum noise immunity and common-mode rejection. Input sensitivity is better than  $\pm 200$ mV (3.3V operation), as required by the RS-422 and RS-485 specifications.

The receiver input (load) current surpasses the RS-422 specification of 3mA and is four times lower than the RS-485 Unit Load (UL) requirement of 1mA maximum. Therefore, these products are known as one-quarter UL transceivers, and there can be up to 128 of these devices on a network while still complying with the RS-485 loading specification.

The receiver (Rx) functions, with common-mode voltages as great as  $\pm 20$ V, make them ideal for industrial or long networks where induced voltages are a realistic concern.

All the receivers include a full fail-safe function that ensures a high level receiver output if the receiver inputs are unconnected (floating), shorted together, or connected to a terminated bus with all the transmitters disabled (an idle bus).

Receivers easily meet the data rates supported by the corresponding driver, and most receiver outputs are tri-statable using the active low  $\overline{\text{RE}}$  input.

The Rx in the 250kbps (ISL32450E, ISL32452E, and ISL32457E) and 1Mbps (ISL32453E and ISL32455E) versions include noise filtering circuitry to reject high frequency signals. The ISL32453E and ISL32455E typically reject pulses narrower than 50ns (equivalent to 20Mbps), while the ISL32450E, ISL32452E, and ISL32457E Rx reject pulses below 150ns (6.7Mbps). The ISL32450E, ISL32452E, and ISL32457E have no Rx noise filtering.

#### **Driver (Tx) Features**

The RS-485/RS-422 driver is a differential output device that delivers at least 1.7V across a  $54\Omega$  load (RS-485), and at least 2V across a  $100\Omega$  load (RS-422) with  $V_{CC} \ge 4.5V$ . The drivers feature low propagation delay skew to maximize bit width and to minimize EMI. All drivers are tri-statable through the active high DE input.

The 250kbps and 1Mbps driver outputs are slew rate limited to minimize EMI and reflections in unterminated or improperly terminated networks. The ISL32458E and ISL32459E driver outputs are not limited, so faster output transition times allow data rates of at least 20Mbps.

### High Overvoltage (Fault) Protection Increases Ruggedness

Note: The available smaller pitch package (MSOP) may not meet the Creepage and Clearance (C&C) requirements for ±60V levels. Determine C&C requirements before selecting a package type.

The  $\pm 60V$  fault protection (referenced to the IC GND) on the RS-485 pins makes these transceivers some of the most rugged on the market. This level of protection makes the ISL3245xE family ideal for applications where power (such as 24V and 48V supplies) must be routed in the conduit with the data lines and for outdoor applications where large transients are likely to occur. When power is routed with the data lines, even a momentary short between the supply and data lines destroys an unprotected device. The  $\pm 60V$  fault levels of this family are at least four times higher than the levels specified for standard RS-485 ICs. The ISL3245xE's protection is active whether the Tx is enabled or disabled, and even if the IC is powered down or VCC and Ground are floating.

If transients or voltages (including overshoots and ringing) greater than ±60V are possible, additional external protection is required. Use a protection device with the lowest clamping voltage acceptable for the application. Note, TVS type devices typically clamp 5V to 10V above the designated stand-off voltage (for example, a "54V TVS" clamps between 60V and 66V).

### Wide Common-Mode Voltage (CMV) Tolerance Improves Operating Range

RS-485 networks operating in industrial complexes or over long distances are susceptible to large CMV variations. Either of these operating environments can suffer from large node-to-node ground potential differences or CMV pickup from external electromagnetic sources, and devices with only the minimum required +12V to -7V CMR can malfunction. The ISL3245xE's extended ±20V CMR allows for operation in environments that would overwhelm lesser transceivers. Additionally, the Rx does not phase invert (erroneously change state) even with CMVs of ±25V or differential voltages as large as 40V.

### **High EFT Immunity**

The bus pins of the ISL3245xE transceivers withstand  $\pm 4kV$  Electrical Fast Transient (EFT) immunity per IEC61000-4-4. The transceivers were exposed to a pulse train of EFT transients with repetitions rates of 5kHz and 100kHz.

Afterward, the devices were tested on an automatic test system (ATE) for parametric performance. None of the transceivers showed any parametric shifts. Therefore, all ISL3245xE transceivers are rated with  $\pm 4$ kV EFT immunity.

### **Cable Invert (Polarity Reversal) Function**

Large node count RS-485 networks are commonly wired backwards during installation. When this happens, the node is unable to communicate over the network. When a technician finds the miswired node, they must then rewire the connector, which is time consuming.

The ISL32457E and ISL32459E simplify this task by including a cable invert pin (INV) that allows the technician to invert the polarity of the Rx input and the Tx output pins simply by moving a jumper to change the state of the invert pin. When the invert pin is low, the IC operates like any standard RS-485 transceiver, and the bus pins have their normal polarity definition of A and Y as noninverting and B and Z as inverting. With the invert pin high, the corresponding bus pins reverse their polarity, so B and Z become noninverting, and A and Y become inverting.

This unique cable invert function is superior to that found on competing devices, because the Rx full fail-safe function is maintained, even when the Rx polarity is reversed. Competitor devices implement the Rx invert function simply by inverting the Rx output. This means that with the Rx inputs floating or shorted together, the Rx appropriately delivers a logic 1 in normal polarity, but outputs a logic low when the IC is operated in the inverted mode. The innovative Renesas Rx design ensures that the Rx output remains high with the Rx inputs floating or shorted together ( $V_{\text{ID}} = 0V$ ), regardless of the state of the invert pin.

#### **Data Rate, Cables, and Terminations**

RS-485/RS-422 are intended for network lengths up to 4000ft. but the maximum system data rate decreases as the transmission length increases. High speed versions operating at 20Mbps can be used at lengths up to 150ft (46m), but the distance can be increased to 328ft (100m) by operating them at 5Mbps. The ISL32453E and ISL32455E can operate at the full data rate of 1Mbps with lengths up to 800ft (244m). Jitter is the limiting parameter at faster data rates and may limit the network to shorter lengths, so employing encoded data streams (such as Manchester coded or Return-to-Zero) may allow increased transmission distances. The ISL32450E, ISL32452E, and ISL32457E can operate at 115kbps or less at the full 4000ft (1220m) distance, or at 250kbps for lengths up to 3000ft (915m). DC cable attenuation is the limiting parameter, so using better quality cables (such as 22 AWG) may allow increased transmission distance.

Use twisted pair cables for RS-485/RS-422 networks. Twisted pair cables tend to pick up noise and other electromagnetically induced voltages as common-mode signals that are effectively rejected by the differential receivers in these ICs.

Note: Proper termination is imperative to minimize reflections when using the 20Mbps ISL32458E and ISL32459E devices. Short networks using the 250kbps ISL32450E, ISL32452E, and ISL32457E versions do not need to be terminated; however, terminations are recommended unless power dissipation is an overriding concern.

In point-to-point or point-to-multireceiver networks (single driver on bus like RS-422), terminate the main cable in its characteristic impedance (typically  $120\Omega)$  at the end farthest from the driver. In multireceiver applications, keep stubs connecting receivers to the main cable as short as possible. Multipoint (multidriver) systems require that the main cable is terminated in its characteristic impedance at both ends. Keep stubs connecting a transceiver to the main cable as short as possible.

#### **Built-In Driver Overload Protection**

The RS-485 specification requires that drivers survive worst-case bus contentions undamaged. These transceivers meet this requirement through driver output short-circuit current limits and on-chip thermal shutdown circuitry.

The driver output stages incorporate a double foldback short-circuit current limiting scheme that ensures that the output current never exceeds the RS-485 specification, even at the common-mode and fault condition voltage range extremes. The first foldback current level ( $\approx 83 \text{mA}$ ) is set to ensure that the driver never folds back when driving loads with common-mode voltages up to  $\pm 20 \text{V}$ . The very low second foldback current setting ( $\approx 13 \text{mA}$ ) minimizes power dissipation if the Tx is enabled when a fault occurs.

In the event of a major short-circuit condition, the ISL3245xE's thermal shutdown feature disables the drivers whenever the die temperature becomes excessive. Thermal shutdown eliminates the power dissipation allowing the die to cool. The drivers automatically re-enable after the die temperature drops about 15°C. If the contention persists, the thermal shutdown/re-enable cycle repeats until the fault is cleared. The receivers stay operational during thermal shutdown.

### **Low Power Shutdown Mode**

These BiCMOS transceivers all use a fraction of the power required by competitive devices, but they (excluding ISL32457E and ISL32459E) also include a shutdown feature that reduces the already low quiescent  $I_{CC}$  to a  $10\mu\text{A}$  trickle. These devices enter shutdown whenever the receiver and driver are simultaneously disabled ( $\overline{\text{RE}} = \text{V}_{CC}$  and DE = GND) for a period of at least 600ns. Disabling both the driver and the receiver for less than 60ns ensures that the transceiver does not enter shutdown.

Note: The receiver and driver enable times increase when the transceiver enables from shutdown. See <u>Notes 12</u> through <u>16</u> on <u>page 11</u> for more information.

### **Die Characteristics**

**SUBSTRATE POTENTIAL (POWERED UP):** 

**GND** 

### **PROCESS:**

Si Gate BiCMOS

**Revision History** The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please visit our website to make sure you have the latest revision.


REVISION	DATE	CHANGE
3.02	Oct 2, 2023	Updated M8.15 POD to the latest revision (corrected typo).
3.01	Feb 16, 2023	Removed Related Literature section.  Updated page 1 description.  Added features bullet.  Fixed formatting of ordering information table.  Added High EFT Immunity section.  Updated POD M8.118 to the latest revision changes are as follows:  -Corrected typo in the side view 1 updating package thickness tolerance from ±010 to ±0.10.  Updated POD M8.15 to the latest revision changes are as follows:  - Added the coplanarity spec into the drawing.  Updated POD M10.118 to the latest revision changes are as follows:  -Corrected typo in the side view 1 updating package thickness tolerance from ±010 to ±0.10.  Updated POD M14.15 to the latest revision changes are as follows:  -In Side View B and Detail A:  Added lead length dimension (1.27 – 0.40)  Changed angle of the lead to 0-8 degrees
3.00	Feb 14, 2019	Updated links throughout document. Updated ordering information table by adding all tape and reel information and updating notes. Updated last sentence in second paragraph in "High Overvoltage (Fault) Protection Increases Ruggedness" or page 18 Removed About Intersil section. Updated disclaimer.
2.00	August 31, 2017	Updated the receiving truth table on page 3.
1.00	December 1, 2015	Added 20Mbps versions (ISL32458E and ISL32459E) to datasheet.  Replaced Products section with About Intersil verbiage.  Updated Package Outline Drawing M10.118 to the latest version. Changes are as follows:  -Updated to new POD template. Added land pattern.
0.00	February 20, 2012	Initial release
	1	


## **Package Outline Drawings**


For the most recent package outline drawing, see M8.118.

#### M8.118


8 Lead Mini Small Outline Plastic Package Rev 5, 5/2021








**DETAIL "X"** 






TYPICAL RECOMMENDED LAND PATTERN

#### NOTES:

- 1. Dimensions are in millimeters.
- Dimensioning and tolerancing conform to JEDEC MO-187-AA and AMSEY14.5m-1994.
- Plastic or metal protrusions of 0.15mm max per side are not included.
- Plastic interlead protrusions of 0.15mm max per side are not included.
- 5. Dimensions are measured at Datum Plane "H".
- 6. Dimensions in ( ) are for reference only.

#### For the most recent package outline drawing, see M8.15.

M8.15 8 Lead Narrow Body Small Outline Plastic Package Rev 7, 9/2023



#### Typical Recommended Land Fai

#### Notes:


- 1. Dimensioniong and tolerancing conform to ASME Y14.5M-1994.
- Package length does not include mold flash, protrusion or gate burrs.
   Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch per side.
- Package width does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 5. Terminal numbers are shown for reference only.
- 6. The lead width as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch)
- 7. Controlling dimension: MILLIMETER. Converted inch dimension are not necessarily exact.
- 8. This outline conforms to JEDEC publication MS-012-AA ISSUE C.


For the most recent package outline drawing, see M10.118.


### M10.118


## 10 Lead Mini Small Outline Plastic Package

Rev 2, 5/2021










**TOP VIEW** 



TYPICAL RECOMMENDED LAND PATTERN


#### NOTES:


- 1. Dimensions are in millimeters.
- Dimensioning and tolerancing conform to JEDEC MO-187-BA and AMSEY14.5m-1994.
- 3. Plastic or metal protrusions of 0.15mm max per side are not included.
- Plastic interlead protrusions of 0.15mm max per side are not included.
- 5. Dimensions are measured at Datum Plane "H".
- 6. Dimensions in ( ) are for reference only.

For the most recent package outline drawing, see M14.15.

#### M14.15

# 14 Lead Narrow Body Small Outline Plastic Package Rev 2, 6/20





**Typical Recommended Land Pattern** 

#### Notes:

- Dimensions are in millimeters.
   Dimensions in ( ) for reference only.
- 2. Dimensioning and tolerancing conform to ASME Y14.5m-1994.
- 3 Datums A and B are determined at Datum H.
- 5 The pin #1 identifier can be either a mold or mark feature.
- <u>6</u>. Does not include dambar protrusion. Allowable dambar protrusion shall be 0.10mm total in excess of lead width at maximum condition.
- 7. Reference to JEDEC MS-012-AB.

### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/