

# RZ/T1 Group Encoder I/F BiSS-C application package

R01AN3561EJ0110 Rev.1.10 April 2, 2018

## Summary

This document explains about RZ/T1 Encoder I/F BiSS-C application package.

To use this application package, please obtain release package of "RZ/T1 Encoder I/F Configuration Library".

For the detailed technical information on the BiSS C mode, please contact iC-Haus to obtain the protocol specification (BiSS C Protocol Description) and encoder specifications.

## Device that BiSS functionality is checked

RZ/T1 CPU Board (RTK7910022C0000BR)

## Version History

Ver.	Date	Content	Note
1.1 April 2018		Update the RZ/T1 BiSS-C sample driver code.	
		(1) Added ID macro definition for ch1.	
		(2) Changed register definition for ch1.	
		(3) Added the SCIFA sample program.	
		Update the RZ/T1 Group BiSS Interface (BiSS) User's Manual.	
1.0	January 2017	Update the RZ/T1 Group BiSS Interface (BiSS) User's Manual.	
0.9	December	Update the RZ/T1 BiSS-C sample driver code.	
	2016	(1) Changed the error processing in the interrupt operation.	
		(2) Added the sample driver code for KPIT GCC.	
		(3) Improved the stability of the module stop release operation.	
		(4) Improved the stability of the interrupt operation.	
		Update the RZ/T1 Group BiSS Interface (BiSS) User's Manual. Update the RZ/T1 Group BiSS-C Sample Program Application Note.	
0.8	August 2015	Newly created	

Table of contents

1. Contents of package	3
1.1 Software	3
Source code	3
Configuration data	3
1.2 Document	3
2. File Structures	4
3. Information about BiSS sample program	5
3.1 Software information	5
3.1.1 Operating System	5
3.1.2 Memory footprint	5
3.2 Hardware information	6
3.2.1 Device	6
3.2.2 Target Board	6
3.3 Procedure on Development Environments	7
3.3.1 Preparation before the execution of the sample program	7
3.3.2 EWARM from IAR systems	7
3.3.3 DS-5 from ARM	8
3.3.4 e2 studio from RENESAS 1	1
4. Restriction1	3
5. Note1	3
5.1 Processing time1	3
5.2 Verified Encoders	4



## 1. Contents of package

Contents of this package are described in this chapter.

Configuration data and sample programs included in this package support only 1 channel of Encoder I/F. In order to use 2 channels of Encoder I/F, obtain the RZ/T1 group Encoder I/F 2ch Tool (R01AN4306) and change the Configuration Data and sample program.

#### 1.1 Software

#### Source code

No.	Title	Version
1	A set of RZ/T1 BiSS-C sample driver code	1.2

#### Configuration data

No.	Title	Version
1	RZ/T1 Encoder I/F Configuration Data (BiSS)	1.0

#### 1.2 Document

No.	Document name	Ver.	File name
1	RZ/T1 Encoder I/F BiSS-C sample program	1.10	(English)
	release note		r01an3561ej0110-rzt1.pdf (this document)
			(Japanese)
			r01an3561jj0110-rzt1.pdf
2	RZ/T1 Group BiSS Interface (BiSS)	1.50	(English)
	User's Manual		r01uh0597ej0150_rzt1_biss.pdf
			(Japanese)
			r01uh0597jj0150_rzt1_biss.pdf
3	RZ/T1 Group BiSS-C Sample Program	1.20	(English)
	Application Note		r01an2792ej0120_rzt1_biss-c.pdf
			(Japanese)
			r01an2792jj0120_rzt1_biss-c.pdf



## 2. File Structures

File structures and contents of this package are described below.

```
Тор
 r01an3561ej0110-rzt1.pdf
-r01an3561jj0110-rzt1.pdf
-workspace
    -Software
         -armcc
             -RZ_T1_biss.zip : A set of RZ/T1 BiSS-C sample driver code (DS-5)
         -iccarm
          RZ T1 biss.zip : A set of RZ/T1 BiSS-C sample driver code (IAR)
         kpitacc
             -RZ_T1_biss.zip : A set of RZ/T1 BiSS-C sample driver code (e2 studio)
     Documentation
       -r01an2792ej0120_rzt1_biss-c.pdf
         -r01an2792jj0120_rzt1_biss-c.pdf
        -r01uh0597ej0150_rzt1_biss.pdf
        -r01uh0597jj0150 rzt1 biss.pdf
```

The file structures of "RZ\_T1\_biss.zip" are indicated below.



## 3. Information about BiSS sample program

This chapter describes information to use a set of BiSS sample program.

## 3.1 Software information

## 3.1.1 Operating System

This software is independent from operating system.

## 3.1.2 Memory footprint

			Memory Size		
Section name			IAR	DS-5	e2 studio
			[bytes]	[bytes]	[bytes]
BiSS-C	Code	Code		4492	7912
sample driver	Data (with in	itial value)	8	46	8
	Data (withou	t initial value)	104	66	112
	Constant Dat	ta	170	172	172
	Stack size	R_BISS_Open	60	68	104
of function R_BISS_Close		36	44	80	
	R_BISS_Control		64	88	120
		R_BISS_GetVersion	0	16	0
		bissc0_rx_int_isr	144+n *1	88+n *1	128+n *1
BiSS-C	Code	Code		0	0
Configuration data	Data (with in	itial value)	0	0	0
	Data (withou	Data (without initial value)		0	0
Constant Data		ta	20684	20684	20684
Sample program Code		2084	2908	4496	
	Data (with in	itial value)	32	29	16
	Data (withou	t initial value)	367	356	372
Constant Data		ta	1100	41	1089

\*1 "n" is the Maximum stack size of user defined callback functions that are registered to R\_BISS\_Control function



## 3.2 Hardware information

3.2.1 Device RZ/T1

## 3.2.2 Target Board

- (1) Board nameRZ/T1 CPU Board (RTK7910022C00000BR)
- (2) Settings of CPU Board
  - SW4-1: ON

SW4-2: ON in case of serial flash memory is used, OFF in case of NOR flash memory is used

SW4-3: ON

- SW4-4: ON
- SW4-5: ON
- SW4-7: OFF
- JP2: 2-3 Connect
- JP7: 1-2 Connect

## 3.3 Procedure on Development Environments

#### 3.3.1 Preparation for the execution of the sample program

This sample program communicates with the PC. And for setting the PC, please refer to 6.1.2 Preparations of

"RZ/T1 Group FIFO Integrated Serial Communication Interface (SCIFA) Application Note".

#### 3.3.2 EWARM from IAR systems

Build environment

IAR Embedded Workbench for ARM v7.80.2

Execution environment

I-jet

- ➢ How to build sample program
  - 1. Extract files from RZ\_T1\_biss.zip and copy the files to arbitrary holder
  - Copy the following files of "RZ/T1 Encoder I/F Configuration Library" (for IAR EWARM) to each folder lib¥ecl¥r\_ecl\_rzt1.a

inc¥r\_ecl\_rzt1\_if.h

- 3. Launch EWARM
- 4. Select [File]menu -> [Open] -> [Workspace]
- 5. Open RZ\_T1\_biss\_serial\_nor¥RZ\_T1\_bissc\_\*\*\*\*\_boot.eww

NOR version	RZ_T1_bissc_nor_boot.eww
Serial Flash version	RZ_T1_bissc_serial_boot.eww

6. Select [Project]menu -> [Rebuild all]

Following file is generated.

RZ\_T1\_biss\_serial\_nor¥Debug¥Exe¥RZ\_T1\_bissc\_\*\*\*\*\_boot.out

NOR version	RZ_T1_bissc_nor_boot.out
Serial Flash version	RZ_T1_bissc_serial_boot.out

➢ How to execute sample program

After executing "How to build sample program", connect the target board and the debugger properly, and execute the following operations.

- 1. Select [Project] menu-> [Download and Debug]
- 2. Select [Debug] menu-> [Go]
- Execution result of sample program

After executing a sample program, input the command to "Terminal I/O" window. Please refer to "RZ/T1 Group BiSS-C Sample Program Application Note" about the command.

## 3.3.3 DS-5 from ARM

Build environment

ARM Development Studio 5 (DS-5) Version 5.25.0

- ARM Compiler 5.06 update 3
- Execution environment

ULINK2 (v2.01)

- ➢ How to build sample program
  - 1. Extract files from RZ\_T1\_biss.zip and copy the files to arbitrary holder
  - Copy the following files of "RZ/T1 Encoder I/F Configuration Library" (for ARM DS-5) to each folder lib¥ecl¥r\_ecl\_rzt1.a inc¥r\_ecl\_rzt1\_if.h
  - 3. Launch DS-5
  - 4. Select [Window]menu -> [Show View] -> [Project Explorer]
  - 5. Click right button on [Project Explorer]view and then select [Import] of popup menu
  - 6. Select [General] -> [Existing Projects into Workspace] of [Import] dialog and then click [Next] button
  - 7. Click [Browse...] of [Import] dialog
  - 8. Select holder (the arbitrary holder of procedure 1 above) in [Browse For Folder] dialog and then click [OK].
  - 9. Select [Copy projects into workspace] of [Import] dialog
  - 10. Click [Finish] of [Import] dialog
  - 11. Select [Project] menu -> [Build All]

Following file is generated.

 $Debug \$RZ\_T\_nor\_sample.axf$ 

(In case of serial flash, use the "RZ\_T\_sflash\_sample.axf" instead of the "RZ\_T\_nor\_sample.axf")

➢ How to execute sample program

After executing "How to build sample program", connect the target board and the debugger properly, and execute the following operations.

 Open the debug configuration from the [Run] -> [Debug Configurations...], select the configuration window for "RZ\_T\_nor\_DL\_and\_Debug". (In case of serial flash, use the "RZ\_T\_sflash\_DL\_and\_Debug" instead of the "RZ\_T\_nor\_DL\_and\_Debug")

Select "Debug Cortex-R4" of "RZ/T1 R7S910x18 (Generic)" in [Select target].

Select the ULINK2 of [Target Connection] in [Connection] tab, click on [Browse] and select the target connection from the list in the window. Click on [Debug] in the debug configurations window and start debugging.

Debug Configurations		<b>—</b>
Create, manage, and run configurations		The second
C/C++ Application C/C++ Application C/C++ Attach to Application C/C++ Postmortem Debugger C/C++ Remote Application C/C++ Remote Application	Name:    RZ_T_nor_DL_and_Debug      Image: Connection    Image: Files    Debugger    OS Awareness    Mareness    Revironment      Select target    Select target    Select target    Select target      Select target    Select target    Select target      Select target    Select target    Select target      Select target    Select target    Select target      Select target    Select target    Select target      Filter platforms    RZ/T1 R75910x18 (Generic)    RZ/T1 R75910x17 (Generic)      RZ/T1 R75910x16 (Generic)    RZ/T1 R75910x18 (Generic)    Bare Metal Debug      Debug Cortex-R4    Debug    Debug Cortex-R4      Debug Cortex-R4    (2)    RZ/T1 RTK7910018S00000BE      Target Connection    ULINK2    (3)      DTSL Options    Edit    Configure ULINK2 trace or other target options. Using "default" configuration options      DS-5 Debugger will connect to a ULINK2 to debug a bare metal application.    Connections      Bare Metal Debug    Connection    Brow	(4) WSE
<	Apply Rey	
0	(5) Debug Cla	DSe

2. On completion of writing to the flash memory by the script, the message "Flash Programming Complete" appears in the application console window. Debugging can then start.

DS-5 Debug - Eclipse Platform						
File Edit Navigate Search Project Run Window Help						
Image: The second s						
🏘 Debug C 🙁 🏠 Project E 📲 Remote S 😑 🗖	(x)= Va 🔀 💁 Br 👥 Re X+Y Ex f() Fu 🗖 🗖					
□   ½ ¾ ¥ ¾   % ▼ 2 ▼ ▶ □ 3. 3. 4.	🗱 🤣 🤝 🗢					
RZ_T_nor_DL_and_Debug connected	+info memory	Name Value Type Count Size Lo				
Cortex-R4 #1 stopped on breakpoint	Num Enb Low Addr High Addr Attributes	Cocals  O variables				
≡ 0xFFFF0000	1: y APB:0x00000000 APB:0xFFFFFFF rw, nobp, nohbp, nocache	File Static Variables 0 of 31 variables				
	3: v 0x00000000 0xEEEEEEE rw nocache verify	1 Globals 0 of 3 variables				
RZ T nor DL and Debug connected		• F				
No OS Support	Command: Press (Ctrl+Space) for Content Assist Submit	Add Variable Browse				
🖬 App Console 🛛	eed: RZ_T_nor_DL_and_Debug •					
loop=2, file=LOADER_RESET_HANDLER, flash address=	0x40000200.	🔄 Linked: RZ_T_nor_DL_and_Debug 🕶				
Calculating Data Size		Rext Instruction> 100				
Programing Flash		Address Oncede Dispersembly				
Verifying Flash		Address Opcode Disassembly				
loop=2, Flash Programming Success!!		0xFFFF0004 E59FF018 LDR pc, [pc, #24];				
loop=3, file=LOADER_IN_ROOT, flash address=0x4000	6200.	0xFFFF0008 E59FF018 LDR pc, [pc, #24] ;				
Calculating Data Size		<pre>0xFFFF000C E59FF018 LDR pc,[pc,#24];</pre>				
Programing Flash		0xFFFF0010 E59FF018 LDR pc,[pc,#24] ;				
Verifying Flash	0xFFFF0014 E59FF018 LDR pc,[pc,#24];					
loop=3, Flash Programming Success!!	0xFFFF001C F59FF018 LDR pc, [pc, #24] ;					
<pre>loop=4, file=INIT, flash address=0x40020000.</pre>		0xFFFF0020 FFFF0040 DCI 0xffff0040 ; ?				
Calculating Data Size	=	0xFFFF0024 FFFF0070 DCI 0xffff0070 ; ?				
Programing Flash		0xFFFF0028 FFFF0074 DCI 0xffff0074 ; ?				
Verifying Flash		0xFFFF002C FFFF0078 DCI 0xffff0078 ; ?				
loop=4, Flash Programming Success!!	exercise prevention of the exercise of the exe					
loop=5, Could not open file. Exiting.	danned an					
Flash Programming Complete						
RZ_T_nor_DL_and_Debug connected (Renesas - RZ/T1 RTK791	022C0000BR)					

> Execution result of sample program

After executing a sample program, input the command to "Terminal I/O" window. Please refer to "RZ/T1 Group BiSS-C Sample Program Application Note" about the command.



## 3.3.4 e2 studio from RENESAS

- Build environment
  RENESAS e2 studio 5.2.0.020
  KPIT GNUARM-NONE-EABI Toolchain v16.01
  - Execution environment

J-Link BASE

- ➢ How to build sample program
  - 1. Extract files from RZ\_T1\_biss.zip and copy the files to arbitrary holder
  - Copy the following files of "RZ/T1 Encoder I/F Configuration Library" (for KPIT GCC) to each folder lib¥ecl¥r\_ecl\_rzt1.a inc¥r\_ecl\_rzt1\_if.h
  - 3. Launch the e2studio
  - 4. Select [Window]menu -> [Show View] -> [Project Explorer]
  - 5. Click right button on [Project Explorer]view and then select [Import] of popup menu
  - 6. Select [General] -> [Existing Projects into Workspace] of [Import] dialog and then click [Next] button
  - 7. Click [Browse...] of [Import] dialog
  - 8. Select holder (the arbitrary holder of procedure 1 above) in [Browse For Folder] dialog and then click [OK].
  - 9. Select [Copy projects into workspace] of [Import] dialog
  - 10. Click [Finish] of [Import] dialog
  - 11. Select [Project] menu -> [Build All]

Following file is generated.

 $HardwareDebug {\tt FZ_T_nor\_sample.x}$ 

(In case of serial flash, use the "RZ\_T\_sflash\_sample.x" instead of the "RZ\_T\_nor\_sample.x")

## **RZ/T1 Group**

➢ How to execute sample program

After executing "How to build sample program", connect the target board and the debugger properly, and execute the following operations.

- 1. Select [Run] from the [Project] menu and then select [Debug Configurations].
- 2. Select the [RZ\_T\_nor\_sample\_HardwareDebug] in the following screen. Click the [Debug] and start the download to flash memory.

(In case of serial flash, use the  $[RZ_T_sflash_sample_HardwareDebug]$  instead of the  $[RZ_T_nor_sample_HardwareDebug]$ )

e <sup>2</sup> Debug Configurations					
Create, manage, and run configurations			T.		
Image: Second Secon	Name:    RZ_T_nor_sample Hardwar      Image: Main    Image: Debugger    Image: Startunger      Project:    RZ_T_nor_sample      C/C++ Application:    Image: Application      HardwareDebug¥RZ_T_nor_sample    Image: Application      Main    Variables      Build (if required) before launching    Build configuration:      Use Active    Image: Active      Image: Debugger    Image: Active	reDebug up 💱 Source 🔲 Common le.x Search Project g © Disable auto buil Configure Workspac	Browse Browse d d ce Settings		
← III → Filter matched 12 of 14 items		Apply	Re <u>v</u> ert		
?		Debug	Close		

- 3. Click the [Resume] from the [Run] to start execution of the sample program.
- Execution result of sample program

After executing a sample program, input the command to "Terminal I/O" window. Please refer to RZ/T1 Group BiSS-C Sample Program Application Note about the command.



## 4. Restriction

None.

## 5. Note

## 5.1 Processing time

Available time for user processing of Encoder I/F BiSS-C sample program in a control loop is as follows.

Please confirm that there are no problems in your environment.

The example of the case that the control cycle is 62.5us is indicated below.

The time used by the sample program is about 7.7 us (13%) of 62.5us, and available time for user processing is about 54.8 us (87%).

Processing	Time		Occupancy rate	
BiSS-C sample processing *2	Time setting registers for transmission	about 2.7 us	about 7.7us	13%
	Interrupt time	about 5 us		
Available time for user processi	about 54.8 us *1		87%	

Note 1. For communication time with the encoder in available time for user processing, refer to section 6.1 AC Characteristics of "RZ/T1 Group BiSS Interface (BiSS) User's Manual".

Note2. Initial setting time is not included.



# 5.2 Verified Encoders

Verified encoders by a production are indicated below.

Frequency	Function	Verified Encoder				
of the transmission clock		Danaher (HENGSTLER ) AD36	RENISHAW RTLA-S	Kuebler F3663	Lika AM36	WACHENDO RFF WDGF 58M
10 MHz	Acquisition of positional information	-	$\checkmark$	-		-
	Register access	-		-		-
8.33 MHz	Acquisition of positional information	$\checkmark$		$\checkmark$	$\checkmark$	$\checkmark$
	Register access				√*1	$\checkmark$
4 MHz	Acquisition of positional information	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
	Register access	$\checkmark$		$\checkmark$	$\sqrt{*1}$	$\checkmark$
2.5 MHz	Acquisition of positional information	$\checkmark$	N	$\checkmark$	$\checkmark$	$\checkmark$
	Register access	$\checkmark$			√*1	V
1 MHz	Acquisition of positional information	$\checkmark$	-	-	-	-
	Register access	$\checkmark$		-	-	-
400 kHz	Acquisition of positional information	$\checkmark$	-	-	-	-
	Register access	$\checkmark$		-	-	-
299.4 kHz	Acquisition of positional information	$\checkmark$		-	-	-
	Register access			-	-	-
200 kHz	Acquisition of positional information	$\checkmark$		-	$\checkmark$	-
	Register access	$\checkmark$		-	√*1	-
100 kHz	Acquisition of positional information	$\checkmark$		-		-
	Register access			-		-
80.12 kHz	Acquisition of positional information			√		
	Register access	$\overline{\mathbf{v}}$				$\checkmark$



: Verified.

: Consecutive register access not verified.

: Not verified.

: Encoder not support.