

# **RX** Family

# Synchronous Operation Using MTU3/GPTW

# Introduction

This application note describes how to perform synchronous operation using the MTU3d and GPTW (start, stop, clearing (restart)).

RX66T Group microcontrollers (MCUs) are equipped with the Multi-Function Timer Pulse Unit 3 (MTU3d) and the General-Purpose PWM Timer (GPTW).

The descriptions in this application note target RX Family devices equipped with the MTU3 and the GPTW. When using this application note with Renesas MCUs other than the RX66T Group, careful evaluation is recommended after making modifications to comply with the alternate MCU.

# **Target Device**

RX Family devices equipped with the MTU3 and GPTW

# **Confirmed Devices**

RX66T Group

The Multi-Function Timer Pulse Unit 3 is referred to as "MTU" throughout this document.



# **RX** Family

# Contents

| 1. MTU and GPTW Specifications  | 6  |
|---|----|
| 1.1 Differences in Synchronous Operations                                       | 7  |
| 2. Operation Confirmation Conditions  | 9  |
| 3. MCU Sample Codes   | 10 |
| 3.1 Common  | 10 |
| 3.1.1 Sample Code List  | 10 |
| 3.1.2 Folder Structure  | 11 |
| 3.1.3 File Structure  | 12 |
| 3.1.4 Adding Components   | 13 |
| 3.1.5 Pin Settings  | 14 |
| 3.1.6 Interrupt Settings  | 15 |
| 3.2 12-Phase PWM Output in PWM Mode 2   | 16 |
| 3.2.1 Overview  | 16 |
| 3.2.2 Operation Details   | 19 |
| 3.2.3 Smart Configurator Settings   |    |
| 3.2.4 Flowcharts  |    |
| 3.2.5 Usage Notes   | 24 |
| 3.2.5.1 Counting Starts for Multiple Channels                                   | 24 |
| 3.2.5.2 Contention between Overflow/Underflow and Counter Clearing              | 24 |
| 3.3 Inter-Channel Synchronous Clearing Using Compare Match                      | 25 |
| 3.3.1 Overview  | 25 |
| 3.3.2 Operation Details   | 27 |
| 3.3.3 Smart Configurator Settings   |    |
| 3.3.4 Flowcharts  |    |
| 3.3.5 Usage Notes   | 31 |
| 3.3.5.1 Counting Starts for Multiple Channels                                   | 31 |
| 3.3.5.2 Synchronous Operation Group   | 31 |
| 3.3.5.3 Contention between Overflow/Underflow and Counter Clearing              | 31 |
| 3.4 5-Phase Complementary PWM Output  |    |
| 3.4.1 Overview  |    |
| 3.4.2 Operation Details   |    |
| 3.4.3 Smart Configurator Settings   | 35 |
| 3.4.4 Flowcharts  | 40 |
| 3.4.5 Related Operations  | 42 |
| 3.4.5.1 Stopping during Synchronous Operation                                   | 42 |
| 3.4.6 Usage Notes   |    |
| 3.4.6.1 Counting Starts for Multiple Channels                                   | 42 |
| 3.4.6.2 Counter Value when Count Operation is Stopped in Complementary PWM Mode |    |



| 3.4.6.3 Notes to Prevent Malfunctions in Synchronous Clearing for Complementary PWM Mode | 42 |
|--|----|
| 3.4.6.4 Notes on Buffer Register Updates   | 42 |
| 3.5 MTU6/MTU7 Counter Synchronous Clearing by Interrupt                                  | 43 |
| 3.5.1 Overview   | 43 |
| 3.5.2 Operation Details  | 45 |
| 3.5.3 Smart Configurator Settings  | 46 |
| 3.5.4 Flowcharts   | 49 |
| 3.5.5 Related Operations   | 50 |
| 3.5.5.1 Using Multiple Synchronous Clearing  | 50 |
| 3.5.6 Usage Notes  | 52 |
| 3.5.6.1 Counting Starts for Multiple Channels  | 52 |
| 3.5.6.2 Interrupt Signal Timing  | 52 |
| 3.5.6.3 Regarding MTU6   | 52 |
| 3.6 Synchronous Operation by Event Input from ELC  | 53 |
| 3.6.1 Overview   | 53 |
| 3.6.2 Operation Details  | 56 |
| 3.6.3 Smart Configurator Settings  | 58 |
| 3.6.4 Flowcharts   | 64 |
| 3.6.5 Usage Notes  | 66 |
| 3.6.5.1 Counting Starts for Multiple Channels  | 66 |
| 3.6.5.2 Operations in Response to Event Signal from ELC                                  | 66 |
| 3.6.5.3 Notes on Timer Mode Register Settings for ELC Event Input                        | 66 |
| 3.6.5.4 Event Signal Output to ELC   | 66 |
| 3.6.5.5 Usage Notes on MTU Operation by Event Signal Reception from the ELC              | 66 |
| 4. GPTW Sample Codes   | 67 |
| 4.1 Common   | 67 |
| 4.1.1 Sample Code List   | 67 |
| 4.1.2 Folder Structure   | 68 |
| 4.1.3 File Structure   | 69 |
| 4.1.4 Adding Components  | 70 |
| 4.1.5 Pin Settings   | 71 |
| 4.1.6 Interrupt Settings   | 72 |
| 4.2 Synchronous Operation by Software in Sawtooth-Wave PWM Mode                          | 73 |
| 4.2.1 Overview   | 73 |
| 4.2.2 Operation Details  | 75 |
| 4.2.3 Smart Configurator Settings  | 77 |
| 4.2.4 Flowcharts   | 81 |
| 4.2.5 Usage Notes  | 82 |
| 4.2.5.1 Counting Starts for Multiple Channels  | 82 |
| 4.2.5.2 Inter-Channel Synchronous Operation Setting Register by Software                 | 82 |



| 4.2.5.3 Order of Priority in Events  | 82  |
|--|-----|
| 4.3 Synchronous Operation (Phase Shift) by Software in Sawtooth-Wave PWM Mode        | 83  |
| 4.3.1 Overview   | 83  |
| 4.3.2 Operation Details  | 85  |
| 4.3.3 Smart Configurator Settings  | 87  |
| 4.3.4 Flowcharts   | 91  |
| 4.3.5 Related Operations   | 92  |
| 4.3.5.1 When a Phase Difference is Set so Counter Initial Value > Compare Value      | 92  |
| 4.3.5.2 Output Change by Synchronous Stop/Clearing Operation After Phase Shift Start | 93  |
| 4.3.6 Usage Notes  | 95  |
| 4.3.6.1 Counting Starts for Multiple Channels  | 95  |
| 4.3.6.2 Inter-channel Synchronous Operation Setting Register by Software             | 95  |
| 4.3.6.3 Order of Priority in Events  | 95  |
| 4.3.6.4 Setting a Value Greater than the Compare Value as the Counter Initial Value  | 95  |
| 4.4 Synchronous Operation (Phase Shift) by Software in Triangle-Wave PWM Mode        | 96  |
| 4.4.1 Overview   | 96  |
| 4.4.2 Operation Details  | 98  |
| 4.4.3 Smart Configurator Settings  | 100 |
| 4.4.4 Flowcharts   | 103 |
| 4.4.5 Related Operations   | 104 |
| 4.4.5.1 When a Phase Difference is Set so Counter Initial Value > Compare Value      | 104 |
| 4.4.6 Usage Notes  | 105 |
| 4.4.6.1 Counting Starts for Multiple Channels  | 105 |
| 4.4.6.2 Order of Priority in Events  | 105 |
| 4.4.6.3 Setting a Value Greater than the Compare Value as the Counter Initial Value  | 105 |
| 4.5 Synchronous Operation by Event Input from ELC                                    | 106 |
| 4.5.1 Overview   | 106 |
| 4.5.2 Operation Details  | 109 |
| 4.5.3 Smart Configurator Settings  | 111 |
| 4.5.4 Flowcharts   | 117 |
| 4.5.5 Related Operations   | 118 |
| 4.5.5.1 MTU and GPTW Synchronous Count Start using ELC Event Input                   | 118 |
| 4.5.6 Usage Notes  | 120 |
| 4.5.6.1 Order of Priority in Events  | 120 |
| 4.5.6.2 GTCNT Counter Start/Stop   | 120 |
| 4.5.6.3 Timing of Hardware Count Start, Stop, and Clear Operations                   | 120 |
| 4.5.6.4 Operation of GPTW When Event Signal is Input                                 | 120 |
| 4.6 Synchronous Operation by External Trigger Input                                  | 121 |
| 4.6.1 Overview   | 121 |
| 4.6.2 Operation Details  | 123 |
| 4.6.3 Smart Configurator Settings  | 124 |



| 4.6.4 Flowcharts  |     |
|---|-----|
| 4.6.5 Related Operations  |     |
| 4.6.5.1 Assigning Start and Stop/Clearing to One External Input Trigger |     |
| 4.6.6 Usage Notes   |     |
| 4.6.6.1 Counting Starts for Multiple Channels                           |     |
| 4.6.6.2 Order of Priority in Events                                     |     |
| 4.6.6.3 GTCNT Counter Start/Stop  |     |
| 4.6.6.4 Timing of Hardware Count Start, Stop, and Clear Operations      | 133 |
| 5. How to Import the Project  | 134 |
| 5.1 Importing with e <sup>2</sup> studio                                |     |
| 5.2 Importing with CS+  |     |
| 6. Reference Documents  | 136 |
| Revision History  | 137 |



# 1. MTU and GPTW Specifications

This application note describes synchronous operation of the MTU and GPTW (start, stop, clearing (restart)).

The following terms are used throughout the application note.

- Inter-channel Signals, registers, etc. in the MTU and GPTW are used for synchronous operation within the MTU or GPTW.
   Inter-module Modules, pins, etc. outside the MTU or GPTW are used for synchronous operations with modules, pins, etc. outside the MTU or GPTW External trigger input and ELC event input are included in this classification
- Software Sets registers
- Hardware Pins, internal/external module interrupts, internal signals, etc.

The following sections describe the differences between MTU and GPTW synchronous operation.



# 1.1 Differences in Synchronous Operations

The following lists the MTU and GPTW synchronous operations (start, stop, clearing (restart)).

| Table 1.1 | Synchronous | Operation | Functions | (1/2)         |
|-----------|-------------|-----------|-----------|---------------|
|           | •           | operation |           | <b>\</b> ''-' |

| ltem                                     | MTU   | GPTW   |
|--|---|--|
| Inter-channel<br>synchronous<br>start    | <ul> <li>Synchronous start by software</li> <li>Use TSTRA and TSTRB registers         <ul> <li>When the bits of the target channels are set to 1b, the TCNT counters of the set channels start counting</li> <li>MTU0 to MTU4 and MTU9 cannot be synchronized with MTU6 and MTU7</li> </ul> </li> <li>Use TCSYSTR register         <ul> <li>When the bits of the target channels are set to 1b, the TCNT counters of the set channels start counting</li> <li>MTU0 to MTU4 and MTU9 cannot be synchronized with MTU6 and MTU7</li> </ul> </li> <li>Use TCSYSTR register         <ul> <li>When the bits of the target channels are set to 1b, the TCNT counters of the set channels start counting</li> <li>MTU0 to MTU4 and MTU9 can be synchronized with MTU6 and MTU7</li> </ul> </li></ul> | <ul> <li>Synchronous start by software</li> <li>Use GTSTR register <ul> <li>When the bits of the target channels are set to 1b, the GTCNT counters of the set channels start counting</li> <li>Updating the GTSTR register of any channel enables counting starts of GTCNT counters of the channels set to 1b</li> </ul> </li> </ul>   |
| Inter-channel<br>synchronous<br>stop     | <ul> <li>Synchronous stop by software</li> <li>Use TSTRA and TSTRB registers         <ul> <li>When the bits of the target<br/>channels are set to 0b, the TCNT<br/>counters of the set channels stop<br/>counting</li> <li>MTU0 to MTU4 and MTU9 cannot<br/>be synchronized with MTU6 and<br/>MTU7</li> </ul> </li> </ul>   | <ul> <li>Synchronous stop by software</li> <li>Use GTSTP register         <ul> <li>When the bits of the target channels are set to 1b, the GTCNT counters of the set channels stop counting</li> <li>Updating the GTSTP register of any channel enables counting stop for the GTCNT counters of the channels set to 1b</li> </ul> </li> </ul>  |
| Inter-channel<br>synchronous<br>clearing | <ul> <li>Synchronous clearing by hardware</li> <li>Use compare match <ul> <li>Use the CCLR bits of TSYRA,<br/>TSYRB and TCR to set the clearing<br/>generation source and channels</li> <li>When a clearing generation source<br/>is generated, the TCNT counters of<br/>the channels to be cleared are<br/>count cleared</li> <li>MTU0 to MTU4 and MTU9 cannot<br/>be synchronized with MTU6 and<br/>MTU7</li> </ul> </li> <li>Use TGImn interrupt (m = A to D, n = 0<br/>to 2) <ul> <li>When a clearing generation source<br/>is set in the TSYCR register, the<br/>TCNT counters of MTU6 and MTU7<br/>clear the counts at the set interrupt<br/>generation timing</li> </ul> </li> </ul>   | <ul> <li>Synchronous clearing by software</li> <li>Use GTCLR register <ul> <li>When the bits of the target</li> <li>channels are set to 1b, the GTCNT</li> <li>counters of the set channels are</li> <li>cleared</li> </ul> </li> <li>Count stop is possible for the</li> <li>GTCNT counter on channels set to</li> <li>1b when updating the GRCLR</li> <li>register of any channel</li> </ul> |



| Item                                    | MTU   | GPTW  |
|---|---|---|
| Inter-module<br>synchronous<br>start    | <ul> <li>Synchronous start by hardware</li> <li>ELC event input <ul> <li>Set "counting starts" to the bits for the target channels of ELOPA, ELOPB, and ELOPE in the ELC</li> <li>When the event sources selected in the ELSRn register are generated, the CSTn bits of the TSTRA and TSTRB registers are set to 1b and counting starts.</li> <li>If the same event sources are selected in the ELSRn register, MTU0, MTU3, MTU4, MTU6, MTU7, and MTU9 can be synchronized</li> </ul> </li> </ul> | <ul> <li>Synchronous start by hardware</li> <li>Select sources with GTSSR register<br/>The following sources can be selected:</li> <li>External trigger input (GTETRGA,<br/>GTETRGB, GTETRGC and<br/>GTETRGD)</li> <li>ELC event input</li> <li>Pin input (GTIOCnA and GTIOCnB)</li> </ul>    |
| Inter-module<br>synchronous<br>stop     |   | <ul> <li>Synchronous stop by hardware</li> <li>Select sources with GTPSR register<br/>The following sources can be selected:</li> <li>External trigger input (GTETRGA,<br/>GTETRGB, GTETRGC and<br/>GTETRGD)</li> <li>ELC event input</li> <li>Pin input (GTIOCnA and GTIOCnB)</li> </ul>     |
| Inter-module<br>synchronous<br>clearing | <ul> <li>Synchronous clearing by hardware</li> <li>ELC event input <ul> <li>Set "counting restarts" to the bits for the target channels of ELOPA, ELOPB, and ELOPE in the ELC</li> <li>When the event sources selected in the ELSRn register are generated, the TCNT counts of the selected channels are cleared</li> <li>If the same event sources are selected in the ELSRn register, MTU0, MTU3, MTU4, MTU6, MTU7, and MTU9 can be synchronized</li> </ul> </li> </ul>                         | <ul> <li>Synchronous clearing by hardware</li> <li>Select sources with GTCSR register<br/>The following sources can be selected:</li> <li>External trigger input (GTETRGA,<br/>GTETRGB, GTETRGC and<br/>GTETRGD)</li> <li>ELC event input</li> <li>Pin input (GTIOCnA and GTIOCnB)</li> </ul> |

#### Table 1.2 Synchronous Operation Functions (2/2)



# 2. Operation Confirmation Conditions

The sample codes included in this application note have been confirmed under the following operating conditions.

| Item                       | Description   |  |
|----------------------------|---|--|
| MCU                        | R5F566TEADFP (included in Renesas Starter Kit for RX66T)              |  |
| Operating frequency        | Main clock: 8MHz  |  |
|                            | PLL: 160MHz (Main clock x 1/1 x 20)                                   |  |
|                            | HOCO: Stopped   |  |
|                            | LOCO: Stopped   |  |
|                            | System clock (ICLK): 160MHz (PLL x 1/1)                               |  |
|                            | Peripheral module clock A (PCLKA): 80MHz (PLL x 1/2)                  |  |
|                            | Peripheral module clock B (PCLKB): 40MHz (PLL x 1/4)                  |  |
|                            | Peripheral module clock C (PCLKC): 160MHz (PLL x 1/1)                 |  |
|                            | Peripheral module clock D (PCLKD): 40MHz (PLL x 1/4)                  |  |
|                            | FlashIF clock (FCLK): 40MHz (PLL x 1/4)                               |  |
| Operating voltage          | 3.3V  |  |
| Integrated development     | Renesas Electronics   |  |
| environment (IDE)          | e <sup>2</sup> studio Version 2022-01                                 |  |
| C compiler <sup>Note</sup> | Renesas Electronics   |  |
|                            | C/C++ Compiler Package for RX Family v3.04.00                         |  |
|                            | Compiler option   |  |
|                            | The integrated development environment default settings are used.     |  |
| iodefine.h version         | V1.00   |  |
| Endian                     | Little endian   |  |
| Operation mode             | Single-chip mode  |  |
| Processor mode             | Supervisor mode   |  |
| Sample code version        | V1.00   |  |
| Board                      | Renesas Starter Kit for RX66T (Product number:<br>RTK50566T0CxxxxxBE) |  |
| Emulator                   | E2-Lite   |  |

Note: Import the same version of the toolchain (C compiler) as specified in the original project. If the same toolchain is not located in the import destination, the toolchain cannot be selected, and an error will occur. Check the toolchain selection status on the project settings screen.

Refer to FAQ 3000404 for setting methods.

FAQ 3000404: 'Program "make" not found in PATH' error when attempting to build an imported project (e<sup>2</sup> studio)



# 3. MCU Sample Codes

# 3.1 Common

## 3.1.1 Sample Code List

This application note provides the following sample codes created with the Smart Configurator.

Sample codes can be downloaded from the Renesas Electronics website.

#### Table 3.1 MTU Sample Code List

| Name  | Sample Code Usage Conditions                                      | Ref. |
|---|---|------|
| 12-Phase PWM Output in PWM Mode 2             | PWM mode 2  | 3.2  |
| r01an6282_rx66t_mtu3_pwm2_sync.zip            | <ul> <li>Software (TCSYSTR register) synchronous start</li> </ul> |      |
|   | Hardware (compare match) synchronous clearing                     |      |
| Inter-Channel Synchronous Clearing Using      | PWM mode 1  | 3.3  |
| Compare Match                                 | <ul> <li>Software (TCSYSTR register) synchronous start</li> </ul> |      |
| r01an6282_rx66t_mtu3_cmp_sync.zip             | Hardware (compare match) synchronous clearing                     |      |
| 5-Phase Complementary PWM Output              | Complementary PWM mode 2 (transfer at trough)                     | 3.4  |
| r01an6282_rx66t_mtu3_complementary_sync.zip   | <ul> <li>Software (TCSYSTR register) synchronous start</li> </ul> |      |
| MTU6/MTU7 Counter Synchronous Clearing by     | PWM mode 1  | 3.5  |
| Interrupt                                     | <ul> <li>Software (TCSYSTR register) synchronous start</li> </ul> |      |
| r01an6282_rx66t_mtu3_int_sync.zip             | Hardware (TGImn interrupt) synchronous clearing                   |      |
| Synchronous Operation by Event Input from ELC | PWM mode 1  | 3.6  |
| r01an6282_rx66t_mtu3_elc_sync.zip             | <ul> <li>Hardware (ELC) synchronous start</li> </ul>              |      |
|   | <ul> <li>Software (TSTRA register) synchronous stop</li> </ul>    |      |
|   | Hardware (compare match) synchronous clearing                     |      |



### 3.1.2 Folder Structure

The main folder structure of a sample code is as follows.



Figure 3.1 MTU Folder Structure



# 3.1.3 File Structure

The main file structure of a sample code is as follows.

| File Name                 | Description  |
|---------------------------|--|
| [Project name].c          | main function  |
|                           | This is the main function.   |
|                           | The Smart Configurator generates an empty function. The necessary processing for each sample code is described here.                                       |
| Config_MTUn.c*            | R Config MTUn Create function  |
|                           | This is the MTU's initialization function.   |
|                           | The initialization function based on the settings in the Smart Configurator is generated by the Smart Configurator.  |
|                           | The call for this function is generated by the Smart Configurator. This function is called in the R_SystemInit function executed before the main function. |
|                           | R Config MTUn Start function   |
|                           | This is the MTU's count start function.  |
|                           | This function is generated by the Smart Configurator.  |
|                           | In the sample codes, this function is called from the main function.   |
|                           | R_Config_MTUn_Stop function  |
|                           | This is the MTU's count stop function.   |
|                           | This function is generated by the Smart Configurator.  |
|                           | This function is not used in the sample codes.   |
| Config_MTUn_user.c*       | r_Config_MTUn_Create_UserInit function   |
|                           | This is the MTU's user initialization function.  |
|                           | The Smart Configurator generates an empty function. The necessary<br>processing for each sample code is described here.                                    |
|                           | This is the last function to be called in the R_Config_MTUn_Create function generated by the Smart Configurator.   |
|                           | r Config MTUn [interrupt name] interrupt function  |
|                           | This is the interrupt handler function.  |
|                           | The Smart Configurator generates an empty function. The necessary  |
|                           | processing for each sample code is described here.   |
| Config_MTUn.h*            | This is the header file that defines MTU related functions.  |
|                           | This file is included in the r_smc_entry.h file generated by the Smart   |
|                           | Configurator.  |
| *. n indicator channel nu | To use MTU related functions, be sure to include the r_smc_entry.h file.   |

\*: n indicates channel number



### 3.1.4 Adding Components

The sample codes use the Smart Configurator to add the MTU as described below.

#### Table 3.3 Adding Components

| Item               | Description  |
|--------------------|--|
| Component          | Reference the section for each sample code ((1) in figure below) |
| Configuration Name | Sample codes use the default setting name                        |
| Operation          | Reference the section for each sample code ((2) in figure below) |
| Resource           | Reference the section for each sample code ((3) in figure below) |

|   | omponent                  |                     |                 |  | - 🗆           | ×    |
|---|---------------------------|---------------------|-----------------|--|---------------|------|
|   | Component Se              |                     |                 |  |               | #    |
| Select com                              | ponent from tho           | se available in lis | st              |  |               |      |
| Category                                | All                       |                     |                 |  |               | ~    |
| Function                                | All                       |                     |                 |  |               | ~    |
| Filter                                  |                           |                     |                 |  |               |      |
| Compone                                 | ants                      |                     | Short Name      | Туре   | Versi         | on ^ |
| 100000000000000000000000000000000000000 | ource FAT File Sys        | stem.               | r_tfat_rx       | Firmware                                     |               |      |
|   | Counting Mode Ti          |                     |                 | Code Gen                                     | -             |      |
|   | tput Enable               |                     |                 | Code Gen                                     | erator 1.9.0  |      |
| # Ports                                 |                           |                     |                 | Code Gen                                     | erator 2.2.0  |      |
| #PWM N                                  | lode Timer                |                     |                 | Code Gen                                     | erator 1.10   | 0    |
| Show o                                  | only latest version       |                     |                 |  |               |      |
| Hide ite                                | ems that have dup<br>n    | licated function    | ality           | (1) Differs for ea                           | ach sample co | de   |
|   |                           |                     |                 | operations of Multi-<br>eforms output in ran |               | ^    |
|   |                           |                     | (               | cionis output in fun                         | georono to re | V    |
| ?                                       |                           | < Back              | Next >          | Finish                                       | Canc          | el   |
| New C Add new                           | omponent<br>configuration | for selected c      | component       |  | - 0           | ×    |
|   |                           |                     |                 |  |               |      |
|   |                           |                     |                 |  |               |      |
| PWM Mo                                  | ode Timer                 |                     |                 |  |               |      |
| PWM Mo                                  |                           | ofia MTU0           |                 |  |               |      |
| Configura                               | ation name: Co            | nfig_MTU0           |                 |  |               |      |
| Configura<br>Operation                  | ation name: Co<br>n: PW   | /M mode 1           |                 |  |               | ~    |
| Configura                               | ation name: Co<br>n: PW   |                     |                 |  |               | ~    |
| Configura<br>Operation                  | ation name: Co<br>n: PW   | /M mode 1<br>ГU0    | Differs for eac |  | or each samp  | ~    |

Figure 3.2 Adding Components



# 3.1.5 Pin Settings

Figure 3.3 shows an example of pin settings using the Smart Configurator.

Configure the pins after setting the MTU. For MTU settings, refer to "Smart Configurator Settings" for each sample code.

Pin settings are carried out in the R\_Config\_MTUn\_Create function generated by the Smart Configurator.

| Pin Functi | ion  |   |  |  |   | 2 🖬 🖬  | 3) èn 14  |
|------------|--|---|--|--|---|--|---|
| type filte | r text (* = any  | v string, ? = any character)  |  |  |   | All  | ~   |
| Enabled    | Function<br>MTIOC3A<br>MTIOC3A#<br>MTIOC3B<br>MTIOC3B#<br>MTIOC3C<br>MTIOC3C#<br>MTIOC3D | Assignment<br>P 33/D7/MTIOC3A/MTCLKA/MTIOC<br>Not assigned<br>P71/D5/MTIOC3B/MTIOC3B#/GTIC<br>Not assigned<br>Not assigned<br>Not assigned<br>P74/D2/MTIOC3D/MTIOC3D#/GTIC<br>Not assigned<br>Click A | <ul> <li>Not assigned</li> <li>56</li> <li>Not assigned</li> <li>Not assigned</li> <li>S3</li> <li>Not assigned</li> <li>ssignment to</li> </ul>   | IO<br>None<br>IO<br>None<br>None<br>IO<br>None   | / available   | Comments   |   |
|            |  |   |  |  |   |  |   |
|            | type filte   | Enabled Function MTIOC3A MTIOC3A# MTIOC3A# MTIOC3B MTIOC3B# MTIOC3C# MTIOC3C# MTIOC3D#  | type filter text (* = any string, ? = any character)         Enabled       Function         Assignment         ✓       MTIOC3A         MTIOC3A#       Not assigned         ✓       MTIOC3B#         MTIOC3B#       Not assigned         MTIOC3B#       Not assigned         MTIOC3C#       Not assigned         MTIOC3C#       Not assigned         MTIOC3C#       Not assigned         MTIOC3C#       Not assigned         MTIOC3D       P74/D2/MTIOC3D/MTIOC3D/MTIOC3D#/GTM         MTIOC3D#       Not assigned         Click A       pins, ti | type filter text (* = any string, ? = any character)         Enabled       Function         Assignment       Pin Number         ✓       MTIOC3A         MTIOC3A       P33/D7/MTIOC3A/MTCLKA/MTIOC         ✓       MTIOC3A         ✓       MTIOC3A         ✓       MTIOC3A         ✓       MTIOC3B/#         ✓       MTIOC3B/#         ✓       MTIOC3B/#         ✓       MTIOC3B/MTIOC3B/MTIOC3B/MTIOC3B/MTIOC3B/MTIOC3CB/MTIOC3CB/MTIOC3CB/MTIOC3CB/MTIOC3CB//MTIOC3CB/MTIOC3CB//TIV         ✓       MTIOC3C#         ✓       Not assigned         ✓       MTIOC3C#         ✓       MTIOC3C#         ✓       Not assigned         ✓       Not assigned         ✓       MTIOC3D#         ✓       Not assigned         ✓       MTIOC3D#         ✓       Not assigned         ✓       Not assigned | type filter text (* = any string, ? = any character)         Enabled       Function       Assignment       Pin Number       Direction         ✓       MTIOC3A       P33/D7/MTIOC3A/MTCLKA/MTIOC       58       IO         ✓       MTIOC3A#       Not assigned       Not assig | type filter text (* = any string, ? = any character)         Enabled       Function       Assignment       Pin Number       Direction       Remarks         ✓       MTIOC3A       P33/D7/MTIOC3A/MTCLKA/MTIOC       58       IO         ✓       MTIOC3A#       • Not assigned       • Not assigned       None         ✓       MTIOC3B#       • Not assigned       • Not assigned       None         ✓       MTIOC3B#       • Not assigned       • Not assigned       None         ✓       MTIOC3B#       • Not assigned       • Not assigned       None         ✓       MTIOC3C#       • Not assigned       • Not assigned       None         ✓       MTIOC3C#       • Not assigned       • Not assigned       None         ✓       MTIOC3C#       • Not assigned       • Not assigned       None         ✓       MTIOC3C#       • Not assigned       • Not assigned       None         ✓       MTIOC3D#       • Not assigned       • Not assigned       None         ✓       MTIOC3D#       • Not assigned       • Not assigned       None         ✓       MTIOC3D#       • Not assigned       • Not assigned       Io         ✓       MTIOC3D#       • Not assigned       • Not assigned | type filter text (* = any string, ? = any character)       All         Enabled       Function       Assignment       Pin Number       Direction       Remarks       Comments         MTIOC3A       P33/D7/MTIOC3A/MTCLKA/MTIOC       58       IO       IO       IO         MTIOC3A       P33/D7/MTIOC3A/MTCLKA/MTIOC       58       IO       IO       IO         MTIOC3A       P33/D7/MTIOC3B/MTIOC3B#/GTIC       56       IO       IO       IO         MTIOC3B       P71/D5/MTIOC3B/MTIOC3B#/GTIC       56       IO       IO       IO         MTIOC3C       Not assigned       Not assigned None       INO       IO       IO         MTIOC3C       Not assigned       Not assigned None       IO       IO       IO         MTIOC3D       P74/D2/MTIOC3D/MTIOC3D#/GTIC       53       IO       IO       IO         MTIOC3D#       Not assigned       / Not assigned None       IO       IO       IO       IO         MTIOC3D#       / Not assigned       / Not assigned None       IO       IO       IO       IO         MTIOC3D#       / Not assigned       / Not assigned None       IO       IO       IO       IO         IO       IO       IO       IO       IO |

Figure 3.3 Pin Settings



#### 3.1.6 Interrupt Settings

Figure 3.4 shows an example of interrupt settings using the Smart Configurator. For details on Software Configurable Interrupt A, refer to Renesas RX66T Group User's Manual Hardware, section 14.4.5.1 Software Configurable Interrupt A.

Configure interrupts after setting the MTU settings. For MTU settings, refer to "Smart Configurator Settings" for each sample code.

Interrupt settings can be configured in the R\_Config\_MTUn\_Create function, R\_Config\_MTUn\_Start function, and R\_Config\_MTUn\_Stop function, all of which are generated by the Smart Configurator.

The interrupt handler function is created with the name r\_Config\_MTUn\_[interrupt name]\_interrupt in the Config\_MTUn\_user.c file generated by the Smart Configurator.

|               | ectors           |                 |            |          |            |        |                     |                |       |  |
|---------------|------------------|-----------------|------------|----------|------------|--------|---------------------|----------------|-------|--|
| Up            | Type filter text |                 |            |          |            |        |                     |                |       |  |
| Down          | Vector Number    | Interrupt       | Peripheral | Priority | 9          | Status | Fast Inter          |                |       |  |
| Down          | 184              | CMPC4           | CMPC4      | Level 15 |            |        |                     |                |       |  |
|               | 185              | CMPC5           | CMPC5      | Level 15 |            |        |                     |                |       |  |
|               | 208              | INTA208 (TGIA0) | MTU0       | Level 15 |            |        |                     |                |       |  |
|               | 209              | INTA209 (TGIB0) | MTU0       | Level 15 |            |        |                     |                |       |  |
|               | 210              | INTA210 (TGIC0) | MTU0       | Level 15 |            |        |                     |                |       |  |
|               | 211              | INTA211 (TGID0) | MTU0       | Level 15 |            |        |                     |                |       |  |
|               | 212              | INTA212 (TCIV0) | MTU0       | Level 15 |            |        |                     |                |       |  |
|               | 213              | INTA213 (TGIE0) | MTU0       | Level 15 |            |        |                     |                |       |  |
|               | 214              | INTA214 (TGIF0) | MTU0       | Level 15 |            |        |                     |                |       |  |
|               | 215              | INTA215 (TGIA1) | MTU1       | Level 15 |            |        |                     |                |       |  |
| Software      | 216              | INTA216 (TGIB1) | MTU1       | Level 15 |            |        |                     |                |       |  |
| onfigurable - | 217              | INTA217 (TCIV1) | MTU1       | Level 15 | Click Inte | rrunt  | to display          | available      |       |  |
| nterrupt A    | 218              | INTA218 (TCIU1) | MTU1       | Level 15 |            |        |                     | elect interrup | ts to |  |
| nierrupi A    | 219              | INTA219 (TGIA2) | MTU2       | Level 15 | be used    | name   | <i>,</i> 5, then 50 |                | 10 10 |  |
|               | 220              | INTA220 (TGIB2) | MTU2       | Level 15 | be used    |        |                     |                |       |  |
|               | 221              | INTA221 (TCIV2) | MTU2       | Level 15 |            |        |                     |                |       |  |
|               | 222              | INTA222 (TCIU2) | MTU2       | Level 15 |            |        |                     | _              |       |  |
|               | 223              | INTA223 (TGIA3) | MTU3       | Level 15 | l          | Used   |                     |                |       |  |
|               | 224              | INTA224 (TGIB3) | MTU3       | Level 15 |            |        |                     |                |       |  |
|               | 225              | INTA225 (TGIC3) | MTU3       | Level 15 |            |        |                     |                |       |  |
|               | 226              | INTA226 (TGID3) | MTU3       | Level 15 |            |        |                     |                |       |  |
|               | 227              | INTA227 (TCIV3) | MTU3       | Level 15 |            |        |                     |                |       |  |

Figure 3.4 Interrupt Settings



# 3.2 12-Phase PWM Output in PWM Mode 2

• Target sample code file name: r01an6282\_rx66t\_mtu3\_pwm2\_sync.zip

#### 3.2.1 Overview

In MTU PWM mode 2, up to 12 phases of PWM waveforms can be output in synchronization.

This sample code describes a case in which 12-phase PWM is output by using the TCSYSTR register to perform software synchronous start for MTU0 to MTU3 and MTU9, and using the timer counter (TCNT) clear of MTU3 (channel 3), which cannot be set to PWM mode 2, as synchronous clearing for MTU0 to MTU2 and MTU9 (channels 0 to 2 and 9).



The following list provides the MTU settings used in the sample code.

 MTU3 (channel 3) Use normal mode timer Set to synchronous operation — Carrier period = 1ms Timer count clock = 40MHz (PCLKC/4) — Use MTU3.TGRA as period register • Timer counter clear source = MTU3.TGRA compare match Toggle output at TGRA compare match • MTU0 to MTU2 and MTU9 (channels 0 to 2 and 9) Use PWM mode 2 - Set to synchronous operation — Initial output value = low Timer count clock = 40MHz (PCLKC/4) Counter clear source = counter clear of channel 3 in synchronous operation Use MTU0.TGRA as duty register High output at MTU0.TGRA compare match Use MTU0.TGRB as duty register Set in Smart Configurator. • High output at MTU0.TGRB compare match Use MTU0.TGRC as duty register For Setting Methods, • High output at MTU0.TGRC compare match refer to section 3.2.3. Use MTU0.TGRD as duty register High output at MTU0.TGRD compare match Use MTU1.TGRA as duty register High output at MTU1.TGRA compare match Use MTU1.TGRB as duty register • High output at MTU1.TGRB compare match Use MTU2.TGRA as duty register High output at MTU2.TGRA compare match Use MTU2.TGRB as duty register • High output at MTU2.TGRB compare match Use MTU9.TGRA as duty register • High output at MTU9.TGRA compare match Use MTU9.TGRB as duty register

High output at MTU9.TGRB compare match

High output at MTU9.TGRC compare match

High output at MTU9.TGRD compare match

Use MTU9.TGRC as duty register

Use MTU9.TGRD as duty register



The structure of this sample code is shown below.



Figure 3.5 Sample Code Structure



### 3.2.2 Operation Details

The sample code operations are shown below. Use the TGRA of MTU3 as the period register, which cannot be set to PWM mode 2. The TCNT of MTU3 is cleared by a TGRA compare match. The TCNTs of MTU0 to MTU2 and MTU9 are cleared in synchronization with the clearing of the TCNT of MTU3 clearing.



Figure 3.6 Sample Code Operations



# 3.2.3 Smart Configurator Settings

The sample code uses the Smart Configurator to add the MTU as described below. For details on how to add components, refer to section 3.1.4 Adding Components.

| Table 3.4 | Adding | Components | (MTU3) |
|-----------|--------|------------|--------|
|-----------|--------|------------|--------|

| Item                | Description       |
|---------------------|-------------------|
| Component           | Normal Mode Timer |
| Configuration name  | Config_MTU3       |
| Input capture/      | 4 pins            |
| Output compare pins |                   |
| Resource            | MTU3              |

| Components                                 | 山山 凡 日 田 拳 🔻 | Configure                    | Timer counter clea                       |              |                                  |
|--|--------------|------------------------------|--|--------------|----------------------------------|
|  | 1 U U        | Synchronous mode sett        | ing MTU3.TGRA com                        | bare ma      | atch                             |
| type filter text                           |              | Include this channel i       | n the synchronous operation (Please      | set synchror | nous operation of other channel) |
| ✓ Startup                                  |              | TCNT3 counter setting        |  |              |                                  |
| <ul> <li>Generic</li> <li>r bsp</li> </ul> |              | Counter clear source         | TGRA3 compare match/input capture        | (Use TGRA3   | as a cycle register) 💉           |
| Drivers                                    |              | Counter clock selection      | PCLK/4                                   | Rising edg   |                                  |
| Y 🗁 Timers                                 |              |                              |  | Rising edg   |                                  |
| Config_MTU0                                |              | External clock pin setting   |  |              | Timer count clock = 40MHz        |
| Config_MTU2                                |              | Enable the noise filte       |  | filter for M | (PCLK/4)                         |
| Config_MTU3                                |              | Noise filter clock selection | PCLK *                                   |              |                                  |
| Config_MTU9                                |              | General register setting     |  |              |                                  |
|  |              | TGRA3                        | Output compare register V                | 1            | ms 🗸 (Actual value: 1)           |
|  |              | TGRB3                        | Output compare register V                | 100          | μs · · (Actual value: 100)       |
|  |              | TGRC3                        | Output compare register V                | 100          |                                  |
|  |              | TGRD3                        | Output compare register V                | 100          | Carrier period = 1ms             |
|  |              |                              | o alpat compare register                 |              |                                  |
|  |              | Input/Output setting         |  |              | Initial output value = low       |
|  |              | MTIOC3A pin                  | Output initial 0, toggle at compare m    | atch         | Toggle output at compare mate    |
|  |              | MTIOC3B pin                  | Output disabled                          |              |                                  |
|  |              | MTIOC3C pin                  | Output disabled                          |              | ✓ Use noise filter               |
|  |              | MTIOC3D pin                  | Output disabled                          |              | V Use noise filter               |
|  |              | Noise filter setting         |  |              |                                  |
|  |              | Noise filter clock selection | PCLK 🗸                                   |              |                                  |
|  |              | A/D converter start trigg    | ger setting                              |              |                                  |
|  |              | Enable start request of      | on TGRA input capture/compare match      | (MTU3 TRG    | AN signal)                       |
|  |              | Interrupt setting            |  |              |                                  |
|  |              | Enable TGRA input ca         | pture/compare match interrupt (TGIA3)    | Priority     | Level 15 (highest)               |
|  |              | Enable TGRB input ca         | pture/compare match interrupt (TGIB3)    | Priority     | Level 15 (highest)               |
|  |              | Enable TGRC input ca         | pture/compare match interrupt (TGIC3)    | Priority     | Level 15 (highest)               |
|  |              | Enable TGRD input ca         | apture/compare match interrupt (TGID3    | ) Priority   | Level 15 (highest)               |
|  |              | Enable overflow inter        | rupt (TCIV3)                             | Priority     | Level 15 (highest) ~             |
|  |              | A/D conversion start rec     | quest frame synchronization signal setti | ng           |                                  |
|  |              | ADSM0 pin Source             | Source not selected                      | 0.636        |                                  |
|  |              | ADSM1 pin Source             |  |              |                                  |

Figure 3.7 MTU3 Settings



#### Table 3.5 Adding Components (MTU0 to MTU2 and MTU9)

| Item               | Description   |             |             |             |
|--------------------|---------------|-------------|-------------|-------------|
| Component          | PWM Mode Time | r           |             |             |
| Configuration name | Config_MTU0   | Config_MTU1 | Config_MTU2 | Config_MTU9 |
| Operation          | PWM Mode 2    |             |             |             |
| Resource           | MTU0          | MTU1        | MTU2        | MTU9        |

Figure 3.8 shows the Config\_MTU0 settings. The settings for MTU1, MTU2, and MTU9 are basically the same. As duty cycles differ, refer to Figure 3.9 to Figure 3.11 for TGRA, TGRB, TGRC and TGRD settings.

| 8.5 | Synchronous mode setting   |   |   |  |  |
|-----|--|---|---|--|--|
|     | Synchronous mode cetting   | counter   | clear of channel 3  | 3  |  |
|     | nclude this channel in th  | ne synchronous operation (Please se   | et synchronous operation of c   | other channel)   |  |
|     | TCNT0 counter setting  |   |   |  |  |
|     | and the second sec |   | and the second  |  |  |
|     | Counter clear source   | Counter clear on another synchron   | nous channel  |  |  |
|     | Counter clock selection  | PCLK/4  | <ul> <li>Rising edge</li> </ul>   |  |  |
|     | External clock pin setting   |   |   |  | -  |
|     | Enable the noise filter fo   | r MTCLKA pin Enable the   |   |  |  |
|     |  |   | (PCLK/  | 4)   |  |
|     | Noise filter clock selection   | PCLK  |   |  |  |
|     |  |   |   |  |  |
|     | General register setting   |   |   |  |  |
|     | TGRC0  | Output compare register   | Buffer transfer when com  | npare match A occurs 🔗   |  |
|     | TGRD0  | Output compare register   | Buffer transfer when com  | npare match B occurs 🖂   |  |
|     | TGRF0  | Output compare register   | Buffer transfer when com  | npare match E occurs   |  |
|     | O da da comisión   |   |   |  |  |
|     |  | -   |   |  |  |
|     | MTIOC0A pin  | Output initial 0, 1 at compare mat  | tch, 0 at counter clear   | Initial outpu  | t value = low  |
|     | MTIOC0B pin  | Output initial 0, 1 at compare mat  | tch, 0 at counter clear   | High output at   | compare matc   |
|     | MTIOC0C pin  | Output initial 0, 1 at compare mat  | tch, 0 at counter clear   |  | •  |
|     | MTIOC0D pin  | Output initial 0, 1 at compare mat  | tch, 0 at counter clear   | 1 <u> </u>   |  |
|     | DW/M output setting  |   |   |  |  |
|     | 1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.   | 400   |   |  |  |
|     |  |   | (Actual value: 100)   |  |  |
|     |  | IV  | 1TU0.TGRA initial   | value setting  |  |
|     | TGRB initial value   | 11999 N   | 1TU0.TGRB initial   | value setting  |  |
|     | TGRC initial value   | 13999 W   | 1TU0.TGRC initial   | value setting  |  |
|     | TGRD initial value   | 15999 N   | 1TU0.TGRD initial   | value setting  |  |
|     | TGRE initial value   | 100   |   |  |  |
|     | TGRF initial value   | 100   |   |  |  |
|     | 10   |   |   |  |  |
|     |  |   | t and b   |  |  |
|     |  |   | signal)   |  |  |
|     |  | TOKE compare match (TROON signal)   |   |  |  |
|     | Interrupt setting  |   |   |  |  |
|     | Enable TGRA compare m  | natch interrupt (TGIA0) Priority Le   | evel 15 (highest) 🖂   |  |  |
|     | Enable TGRB compare m  | atch interrupt (TGIB0) Priority Le  | evel 15 (highest) 🖂   |  |  |
|     | Enable TGRC compare m  | natch interrupt (TGIC0) Priority Le   | evel 15 (highest)   |  |  |
|     |  |   |   |  |  |
|     |  |   |   |  |  |
|     |  |   |   |  |  |
|     | Enable TGRF compare m  | atch interrupt (TGIF0) Priority Le  | evel 15 (highest) 🗠   |  |  |
|     | Enable overflow interrup   | ot (TCIV0) Priority Le  | evel 15 (highest) 👻   |  |  |
|     | A/D conversion start reque   | st frame synchronization signal setting   | 9   |  |  |
|     |  |   |   |  |  |
|     |  | Source not selected   |   |  |  |
|     |  | External clock pin setting         Enable the noise filter for         Noise filter dock selection         General register setting         TGRC0         TGRD0         TGRF0         Output setting         MTIOCOA pin         MTIOCOC pin         MTIOCOD pin         PWM output setting         PWM period         TGRE initial value         TGRD initial value         TGRD initial value         TGRE compare m         Enable start request on T         Interrupt setting         Enable TGRA compare m         Enable TGRE compare m         TGRD Conversion start reque | Counter clear source       Counter clear on another synchroi         Counter clock selection       PCLK/4         External clock pin setting       Enable the noise filter for MTCLKA pin         Enable the noise filter for MTCLKC pin       Enable the         Noise filter clock selection       PCLK         General register setting       TGRC0         Output compare register       TGRD0         Output compare register       TGRD0         Output setting       MTIOC0A pin         MTIOC0B pin       Output initial 0, 1 at compare mail         MTIOC0C pin       Output initial 0, 1 at compare mail         MTIOC0D pin       Output initial 0, 1 at compare mail         MTIOC0D pin       Output initial 0, 1 at compare mail         MTIOC0D pin       Output initial 0, 1 at compare mail         MTIOC0D pin       Output initial 0, 1 at compare mail         MTIOC0D pin       Output initial 0, 1 at compare mail         MTIOC0D pin       Output initial 0, 1 at compare mail         MTIOC0D pin       Output initial 0, 1 at compare mail         MTIOC0D pin       Output initial 0, 1 at compare mail         MTIOC0D pin       Output initial 0, 1 at compare mail         MTIOC0D pin       Output initial 0, 1 at compare mail         MTIOC0D pin       Output initial 0, 1 at compar | Counter clear source Counter clear on another synchronous channel Counter clock selection PCLK/4 Rising edge External clock pin setting Enable the noise filter for MTCLKA pin Enable the noise filter for MTCLKA pin Enable the noise filter for MTCLKC pin Enable the noise filter for MTCLKC pin Ceneral register setting TGRC0 Output compare register Buffer transfer when corr TGRP0 Output setting MTOCOA pin Output initial 0, 1 at compare match, 0 at counter clear MTIOCOB pin Output initial 0, 1 at compare match, 0 at counter clear MTIOCOD pin Output initial 0, 1 at compare match, 0 at counter clear MTIOCOD pin Output initial 0, 1 at compare match, 0 at counter clear WTIOCOD pin Output initial 0, 1 at compare match, 0 at counter clear WTIOCOD pin Output initial 0, 1 at compare match, 0 at counter clear WTIOCOD pin Output initial 0, 1 at compare match, 0 at counter clear WTIOCOC pin Output initial 0, 1 at compare match, 0 at counter clear WTIOCOC pin Output initial 0, 1 at compare match, 0 at counter clear WTIOCOC pin Output initial 0, 1 at compare match, 0 at counter clear WTIOL TGRRA initial TGRE initial value 1999 WM period TGRA initial TGRE initial value 1999 ADD or GGRC initial TGRE in | Counter clear source Counter clock selection PCLK4  Timer count clock = 40MHz  Counter clock selection PCLK4  Timer count clock = 40MHz  PCLK/4  Timer count clock = 40MHz PCLK/4  PCLK/4  Timer count clock = 40MHz PCLK/4  Timer count clock = 40MHz PCLK/4  PCLK/4  Timer count clock = 40MHz PCLK/4  Timer clock = 40MHz PCLCC PCLK/4  Timer clock = 40MHz PCLCC PCLK/4  Timer clock = 40MHz PCLC PCLK/4  Timer clock = 40MHz PCLC PCLK/4  Timer clock = 40MHz PCLCC PCLK/4  Timer clock = 40MHz PCLC PCLK/4 |

Figure 3.8 MTU0 Settings



| PWM output setting |       |    |   |
|--------------------|-------|----|---|
| PWM period         | 100   | μs | <ul> <li>(Actual value: 100)</li> </ul> |
| TGRA initial value | 17999 |    | MTU1.TGRA initial value setting         |
| TGRB initial value | 19999 |    | MTU1.TGRB initial value setting         |

Figure 3.9 MTU1 Settings (TGRA and TGRB Compare Match Register Settings)

| PWM output setting |       |          |                              |
|--------------------|-------|----------|------------------------------|
| PWM period         | 100   | μs · (Ac | tual value: 100)             |
| TGRA initial value | 21999 |          | 2.TGRA initial value setting |
| TGRB initial value | 23999 | MTU2     | 2.TGRB initial value setting |

Figure 3.10 MTU2 Settings (TGRA and TGRB Compare Match Register Settings)

| PWM period         | 100   | μs | (Actual value: 100)  |
|--------------------|-------|----|--|
| GRA initial value  | 25999 |    | MTU9.TGRA initial value setting                                    |
| TGRB initial value | 27999 |    | MTU9.TGRB initial value setting                                    |
| TGRC initial value | 29999 |    | MTU9.TGRC initial value setting<br>MTU9.TGRD initial value setting |
| TGRD initial value | 31999 |    | WITCOLLOTED IIIIdal Value Setting                                  |
| TGRE initial value | 100   |    |  |
| TGRF initial value | 100   |    |  |

Figure 3.11 MTU9 Settings (TGRA, TGRB, TGRC and TGRD Compare Match Register Settings)



# 3.2.4 Flowcharts

The following shows the processing of a component added after code generation by the Smart Configurator.

In the main function, count start function mtu\_start is read and counting is started.



Figure 3.12 main Function

Counting is started for MTU0 to MTU3 and MTU9 in the count start function.

This function is newly created after code generation by the Smart Configurator.



Figure 3.13 Count Start Function



### 3.2.5 Usage Notes

#### 3.2.5.1 Counting Starts for Multiple Channels

In this sample code, the SCH0 to SCH3 and SCH9 bits of timer counter synchronous start register TCSYSTR are set at the same time in the mtu\_start function to start counting multiple channels at the same time.

When using the R\_Config\_MTUm\_Start (m = 0 to 3, 9) function generated by the Smart Configurator, the counting starts timing may not be the same because each of the functions are read.

The MTU0 to MTU3 and MTU9 counting can be started simultaneously by setting the CST0 to CST3 and CST9 bits of timer start register TSTRA at the same time.

For details, refer to RX66T Group User's Manual: Hardware, section 22.2.17 Timer Start Registers (TSTRA, TSTRB, TSTR) and 22.2.19 Timer Counter Synchronous Start Register (TCSYSTR).

#### 3.2.5.2 Contention between Overflow/Underflow and Counter Clearing

If an overflow/underflow and a counter clearing occur simultaneously, neither a TCIV interrupt nor a TCIU interrupt is generated and the TCNT clearing takes precedence.

For details, refer to RX66T Group User's Manual: Hardware, section 22.6.17 Contention between Overflow/Underflow and Counter Clearing.



# 3.3 Inter-Channel Synchronous Clearing Using Compare Match

• Target sample code file name: r01an6282\_rx66t\_mtu3\_cmp\_sync.zip

#### 3.3.1 Overview

Synchronous operation can be used to modify multiple TCNT values at the same time (synchronous setting). Multiple TCNT values can be set to 0000h at the same time by the TCR register setting (synchronous clearing).

This section describes a sample code in which MTU0 to MTU2 are set to synchronous operation and PWM mode 1, and MTU1 and MTU2 are synchronously cleared by counter clear source MTU0. MTU0 to MTU2 use the TCSYSTR register to perform synchronous start by software.

The following list provides the MTU settings used in the sample code.

- MTU0 (channel 0)
  - Use PWM mode 1
  - Set to synchronous operation
  - Initial output value = low
  - Carrier period = 1ms
  - Timer count clock = 40MHz (PCLKC/4)
  - Use MTU0.TGRB as period register
    - Timer counter clear source = MTU0.TGRB compare match
    - Toggle output at TGRB compare match
  - Use MTU0.TGRA as duty register
    - Toggle output at TGRA compare match
- MTU1 and MTU2 (channels 1 and 2)
  - Use PWM mode 1
  - Set to synchronous operation
  - Initial output value = low
  - Timer count clock = 40MHz (PCLKC/4)
  - Counter clear source = counter clear of channel 0 in synchronous operation
  - Use MTU1.TGRA as duty register
    - Toggle output at TGRA compare match
  - Use MTU1.TGRB as duty register
  - Toggle output at TGRB compare match
  - Use MTU2.TGRA as duty register
    - Toggle output at TGRA compare match
  - Use MTU2.TGRB as duty register
    - Toggle output at TGRB compare match

Set in Smart Configurator. For Setting Methods,

refer to section 3.3.3.



# **RX** Family

The structure of this sample code is shown below.



Figure 3.14 Sample Code Structure



#### 3.3.2 Operation Details

The sample code operations are shown below. MTU0 to MTU2 are set to synchronous operation and PWM mode 1, the MTU0 counter clear source is set to MTU0.TGRB compare match, and MTU1 and MTU2 counter clear sources are set to synchronous clearing. Three-phase PWM waveform is output from the MTIOC0A, MTIOC1A, and MTIOC2A pins.



Figure 3.15 Sample Code Operations



### 3.3.3 Smart Configurator Settings

The sample code uses the Smart Configurator to add the MTU as described below. For details on how to add components, refer to section 3.1.4 Adding Components.

| Table 3.6 | Adding | Components | (MTU0) |
|-----------|--------|------------|--------|
|-----------|--------|------------|--------|

| Item               | Description    |
|--------------------|----------------|
| Component          | PWM Mode Timer |
| Configuration name | Config_MTU0    |
| Operation          | PWM Mode 1     |
| Resource           | MTU0           |

| *   | Synchronous mode setting       | MTU                   | J0.TGRB α      | ompare match                             |        |
|---|--------------------------------|-----------------------|----------------|--|--------|
| type filter text                                | Include this channel in the    | synchronous operatio  | n (Please set  | synchronous operation of other channel)  |        |
| <ul> <li>Startup</li> <li>Generic</li> </ul>    | TCNT0 counter setting          |                       |                |  |        |
| e r_bsp   | Counter clear source           | TGRB0 compare mat     | ch (Use TGRB0  | as a cycle register) 🗸                   |        |
| ✓ ➢ Drivers                                     | Counter clock selection        | PCLK/4                | ~              | Rising edge V                            |        |
| <ul> <li>Timers</li> <li>Config_MTU0</li> </ul> | External clock pin setting     |                       | Л              | Timer count clock = 40MHz                | _ ٦    |
| Config_MTU1                                     | Enable the noise filter for I  | MTCLKA pin Enak       | le the noise   | (PCLK/4)                                 |        |
| Config_MTU2                                     | Enable the noise filter for I  |                       |                | ter for MTCLKD pin                       | _      |
|   | Noise filter clock selection   | PCLK                  |                |  |        |
|   | General register setting       |                       |                |  |        |
|   | TGRC0                          | Output compare reg    | ister ~        | Buffer transfer when compare match A oc  | curs 🗸 |
|   | TGRD0                          | Output compare reg    |                | Buffer transfer when compare match B occ |        |
|   | TGRF0                          | Output compare reg    |                | Buffer I Initial output value = lo       |        |
|   | O to to the time               |                       |                | Toggle output at compare                 |        |
|   | Output setting                 | 0.4.4.1.11.10.4.4     |                |  |        |
|   | MTIOCOA pin                    | Output initial 0, tog |                |  |        |
|   | When TGRB compare match        | Toggle output from    | MITOCOA pin    | Toggle output at TGRB co                 | mpare  |
|   | MTIOCOC pin                    | Output disabled       |                | match                                    |        |
|   | When TGRD compare match        | 0 output from MTIC    | CUC pin        | Carrier period = 1ms                     | ٦ ``   |
|   | PWM output setting             |                       | /              | · · ·                                    |        |
|   | PWM period                     | 1                     | ms ~           | (Actual value: 1)                        | _      |
|   | TGRA initial value             | 19999                 |                | MTU0.TGRA initial value setting          | 3      |
|   | TGRB initial value             | 39999                 |                |  | -      |
|   | TGRC initial value             | 100                   |                |  |        |
|   | TGRD initial value             | 100                   |                |  |        |
|   | TGRE initial value             | 100                   |                |  |        |
|   | TGRF initial value             | 100                   |                |  |        |
|   | A/D converter start trigger se | tting                 |                |  |        |
|   | Enable start request on TG     |                       |                | gnal)                                    |        |
|   | Enable start request on TG     | RE compare match (IF  | GON signal)    |  |        |
|   | Interrupt setting              |                       |                |  |        |
|   | Enable TGRA compare ma         |                       |                | rel 15 (highest)                         |        |
|   | Enable TGRB compare ma         | tch interrupt (TGIB0) | Priority Lev   | rel 15 (highest)                         |        |
|   | Enable TGRC compare ma         | tch interrupt (TGIC0) | Priority Lev   | el 15 (highest) 💛                        |        |
|   | Enable TGRD compare ma         | tch interrupt (TGID0) | Priority Lev   | rel 15 (highest) 🖂                       |        |
|   | Enable TGRE compare mat        | tch interrupt (TGIE0) | Priority Lev   | rel 15 (highest) 🕤                       |        |
|   | Enable TGRF compare mat        | tch interrupt (TGIF0) | Priority Lev   | rel 15 (highest) 😪                       |        |
|   | Enable overflow interrupt      | (TCIV0)               | Priority Lev   | rel 15 (highest) 🔗                       |        |
|   | A/D conversion start request   | frame synchronization | signal setting |  |        |
|   | ADSM0 pin Source St            | ource not selected    |                |  |        |
|   | ADSM1 pin Source St            | ource not selected 🖂  |                |  |        |

Figure 3.16 MTU0 Settings



| Table 3.7 | Adding | Components | (MTU1 | and | MTU2) |
|-----------|--------|------------|-------|-----|-------|
|-----------|--------|------------|-------|-----|-------|

| Item               | Description    |             |  |
|--------------------|----------------|-------------|--|
| Component          | PWM Mode Timer |             |  |
| Configuration name | Config_MTU1    | Config_MTU2 |  |
| Operation          | PWM Mode 1     |             |  |
| Resource           | MTU1           | MTU2        |  |

Figure 3.17 shows the Config\_MTU1 settings. The settings for MTU2 are basically the same. As duty cycles differ, refer to Figure 3.18 for TGRA and TGRB settings.

| omponents 🖮 📫 比 🗇 🕀 🏶 な   |   |                             | ounter clear source =<br>r clear of channel 0              |
|---|---|-----------------------------|--|
| ype filter text   |   | synchronous operation       | (Please set synchronous operation of other channel)        |
| <ul> <li>✓ Startup</li> <li>✓ Seneric</li> <li>✓ r_bsp</li> </ul> | TCNT1 counter setting<br>Counter clear source | Counter clear on another    |  |
| <ul> <li>Drivers</li> <li>Timers</li> </ul>                       | Counter clock selection                       | PCLK/4                      | ✓ Rising edge ✓  |
| Config_MTU0<br>Config_MTU1  | External clock pin setting                    | MTCLKA pin Enable           | Timer count clock = 40MHz<br>(PCLK/4)                      |
| <u> </u>  | Noise filter clock selection Output setting   | PCLK                        | Initial output value = low<br>Toggle output at compare mat |
|   | MTIOC1A pin                                   | Output initial 0, toggle a  | t compare match  |
|   | When TGRB compare match                       | Toggle output from MTI      | OC1A pin   |
|   | PWM output setting                            |                             | Toggle output at TGRB compa<br>match                       |
|   | PWM period                                    | 100                         | µs (Actual value: 100)                                     |
|   | TGRA initial value                            | 11999                       | MTU1.TGRA initial value setting                            |
|   | TGRB initial value                            | 31999                       | MTU1.TGRB initial value setting                            |
|   | A/D converter start trigger se                | 5                           | TRGAN signal)  |
|   | Interrupt setting                             | tch interrupt (TGIA1) Pric  | Drity Level 15 (highest)                                   |
|   | Enable TGRB compare ma                        | tch interrupt (TGIB1) Price | prity Level 15 (highest) ~                                 |
|   | Enable overflow interrupt                     | (TCIV1) Price               | ority Level 15 (highest) 🖂                                 |
|   | A/D conversion start request                  | frame synchronization sign  | nal setting  |
|   | ADSM0 pin Source So                           | ource not selected 🔗        |  |
|   | ADSM1 pin Source S                            | ource not selected          |  |

Figure 3.17 MTU1 Settings

| PWM period         | 100   | μs · (Actual value: 100)        |
|--------------------|-------|---------------------------------|
| TGRA initial value | 7999  | MTU2.TGRA initial value setting |
| TGRB initial value | 15999 | MTU2.TGRB initial value setting |

Figure 3.18 MTU2 Settings (TGRA and TGRB Compare Match Register Settings)



# 3.3.4 Flowcharts

The following shows the processing of a component added after code generation by the Smart Configurator.

In the main function, count start function mtu\_start is read and counting is started.



Figure 3.19 main Function

Counting is started for MTU0 to MTU2 in the count start function.

This function is newly created after code generation by the Smart Configurator.



Figure 3.20 Count Start Function



## 3.3.5 Usage Notes

#### 3.3.5.1 Counting Starts for Multiple Channels

In this sample code, the SCH0 to SCH2 bits of timer counter synchronous start register TCSYSTR are set at the same time in the mtu\_start function in order to start counting multiple channels at the same time.

When using the R\_Config\_MTUm\_Start (m = 0 to 2) function generated by the Smart Configurator, the counting starts timing may not be the same because each of the functions are read.

The MTU0 to MTU2 counting can be started simultaneously by setting the CST0 to CST2 bits of timer start register TSTRA at the same time.

For details, refer to RX66T Group User's Manual: Hardware, section 22.2.17 Timer Start Registers (TSTRA, TSTRB, TSTR) and 22.2.19 Timer Counter Synchronous Start Register (TCSYSTR).

### 3.3.5.2 Synchronous Operation Group

Synchronous operation (set/clearing) can be performed in the following two groups. Synchronous operation can be carried out within the group, but not with another group. Also, MTU5 does not support synchronous operation.

- Group A: MTU0, MTU1, MTU2, MTU3, MTU4, and MTU9
- Group B: MTU6 and MTU7

The following table shows the relationships between synchronous operation and synchronous start/stop and the registers.

| Table 3.8 | Relationship | s between | Group | and Register |
|-----------|--------------|-----------|-------|--------------|
|           |              |           | 0.040 |              |

| Operation   | Group A<br>(MTU0 to MTU4, MTU9) | Group B<br>(MTU6, MTU7) |
|---|---------------------------------|-------------------------|
| Setting of intended channel of<br>synchronous operation | TSYRA                           | TSYRB                   |
| Count synchronous start/stop                            | TSTRA                           | TSTRB                   |
| Count synchronous start                                 | TCSYSTR                         |                         |

#### 3.3.5.3 Contention between Overflow/Underflow and Counter Clearing

If an overflow/underflow and a counter clearing occur simultaneously, neither a TCIV interrupt nor a TCIU interrupt is generated and the TCNT clearing takes precedence.

For details, refer to RX66T Group User's Manual: Hardware, section 22.6.17. Contention between Overflow/Underflow and Counter Clearing.



# 3.4 5-Phase Complementary PWM Output

• Target sample code file name: r01an6282\_rx66t\_mtu3\_complementary\_sync.zip

#### 3.4.1 Overview

6-phase complementary PWM can be output by synchronizing operations of MTU3 and MTU4 with MTU6 and MTU7.

This section describes a sample code in which MTU3 and MTU4 are synchronously started with MTU6 and MTU7 to provide 5-phase complementary PWM output. The unused 1-phase pin (P93) of MTU7 is used as a general purpose I/O port.

The following list provides the MTU and PORT settings used in the sample code



— Use P93 as general purpose I/O port



The structure of this sample code is shown below.



Figure 3.21 Sample Code Structure



### 3.4.2 Operation Details

The sample code operations are shown below. Synchronous start is performed by setting MTU3, MTU4, MTU6, and MTU7 to complementary PWM mode 2 (transfer at trough) and setting 1Bh to the MTU.TCSYSTR register.

P93 is set to high just before the MTU counting starts, and output is toggled for each underflow interrupt (TCIV4) generation.



Figure 3.22 Sample Code Operations



### 3.4.3 Smart Configurator Settings

The sample code uses the Smart Configurator to add the MTU as described below. For details on how to add components, refer to section 3.1.4 Adding Components.

### Table 3.9 Adding Components (MTU3 and MTU4)

| Item               | Description                                   |
|--------------------|---|
| Component          | Complementary PWM Mode Timer                  |
| Configuration name | Config_MTU3_MTU4                              |
| Operation          | Complementary PWM Mode 2 (transfer at trough) |
| Resource           | MTU3_MTU4                                     |



# **RX** Family



Figure 3.23 MTU3 and MTU4 Settings (1/2)


|                         | Interrupt skipping mode  | Interrupt   | skipping function 1 (compare r  | match interrunt skinning)          |   |
|-------------------------|--|---|---|------------------------------------|---|
|                         |  |   |   | natch interrupt skipping)          |   |
|                         | Interrupt skipping count   |   | terrupt skip  |                                    |   |
|                         | Enable MTU3/TGRA compare match interrupt (TGIA3)   |   | Level 15 (highest)  |                                    |   |
|                         | Interrupt skipping count   | Disable in  | terrupt skip  | 4                                  |   |
| nable underflow interru | pt lable MTU3/TGRB compare match interrupt (TGIB3)   | Priority  | Level 15 (highest)  |                                    |   |
|                         | able MTU4/TGRA compare match interrupt (TGIA4)   | Priority  | Level 15 (highest)  |                                    |   |
|                         | Enable MTU4/TGRB compare match interrupt (TGIB4)   | Priority  | Level 15 (highest) 💛  |                                    |   |
|                         | inable MTU4 underflow interrupt (TCIV4)  | Priority  | Level 15 (highest) \vee   |                                    |   |
|                         | Interrupt skipping count   | Disable in  | terrupt skip  | ~                                  |   |
|                         | Buffer register and synchronous clearing operation setting   | 1   |   |                                    |   |
|                         | Waveform output immediately before synchronous cle   |   | ined  |                                    |   |
|                         | Г  |   | with interrupt skipping function  | 11 4                               |   |
|                         |  |   | in the second   |                                    |   |
|                         |  |   |   |                                    |   |
|                         | A/D conversion start trigger setting   | on croct of co  | unt /trigger signal of MTU2 TP  | CARNI                              |   |
|                         | Enable A/D conversion start request on matching of th  |   |   |                                    |   |
|                         | Enable A/D conversion start request on matching of th     A/D conversion start request on matching of th   | ne trough of  | count (trigger signal of MTU4   | TRGA4N)                            |   |
|                         | Enable A/D conversion start request on matching of th     Enable A/D conversion start request on matching of th     Enable A/D conversion start request on matching of th  | ne trough of<br>ne counter ar   | count (trigger signal of MTU4<br>nd cycle register value (trigger s   | TRGA4N)                            |   |
|                         | Enable A/D conversion start request on matching of th     Enable A/D conversion start request on matching of th     Enable A/D conversion start request on matching of th     Enable A/D conversion start request on matching of th  | ne trough of<br>ne counter ar<br>ne counter ar  | count (trigger signal of MTU4<br>nd cycle register value (trigger s<br>nd cycle set register A value  | TRGA4N)                            |   |
|                         | Enable A/D conversion start request on matching of th     Enable A/D conversion start request on matching of th     Enable A/D conversion start request on matching of th     Enable A/D conversion start request on matching of th     A/D trigger request output   | ne trough of<br>ne counter ar<br>ne counter ar<br>On r  | count (trigger signal of MTU4<br>nd cycle register value (trigger s<br>nd cycle set register A value<br>matching of counting up   | TRGA4N)                            |   |
|                         | Enable A/D conversion start request on matching of th     Enable A/D conversion start request on matching of th     Enable A/D conversion start request on matching of th     Enable A/D conversion start request on matching of th     A/D trigger request output     Initial value of A/D conversion start request cycle set regis   | ne trough of<br>ne counter ar<br>ne counter ar<br>On r<br>ster A 655  | count (trigger signal of MTU4<br>and cycle register value (trigger s<br>and cycle set register A value<br>matching of counting up<br>35   | TRGA4N)                            |   |
|                         | Enable A/D conversion start request on matching of th     Enable A/D conversion start request on matching of th     Enable A/D conversion start request on matching of th     Enable A/D conversion start request on matching of th     A/D trigger request output     Initial value of A/D conversion start request cycle set regis     Initial value of cycle set buffer register A  | ne trough of<br>ne counter ar<br>ne counter ar<br>On r  | count (trigger signal of MTU4<br>and cycle register value (trigger s<br>and cycle set register A value<br>matching of counting up<br>35   | TRGA4N)                            |   |
|                         | Enable A/D conversion start request on matching of th      Enable A/D conversion start request on matching of th      Enable A/D conversion start request on matching of th      Enable A/D conversion start request on matching of th      A/D trigger request output  Initial value of A/D conversion start request cycle set regis Initial value of cycle set buffer register A      Link with TGIA3 interrupt skipping   | ne trough of<br>ne counter ar<br>ne counter ar<br>On r<br>ster A 655  | count (trigger signal of MTU4<br>and cycle register value (trigger s<br>and cycle set register A value<br>matching of counting up<br>35   | TRGA4N)                            | l |
|                         | Enable A/D conversion start request on matching of th     Enable A/D conversion start request on matching of th     Enable A/D conversion start request on matching of th     Enable A/D conversion start request on matching of th     A/D trigger request output     Initial value of A/D conversion start request cycle set regise     Initial value of cycle set buffer register A     Link with TGIA3 interrupt skipping     Link with TCIV4 interrupt skipping   | he trough of<br>he counter ar<br>he counter ar<br>On r<br>ster A 655<br>655   | count (trigger signal of MTU4<br>and cycle register value (trigger s<br>and cycle set register A value<br>matching of counting up<br>35<br>35   | TRGA4N)                            |   |
|                         | Enable A/D conversion start request on matching of th      Enable A/D conversion start request on matching of th      Enable A/D conversion start request on matching of th      Enable A/D conversion start request on matching of th      A/D trigger request output  Initial value of A/D conversion start request cycle set regis Initial value of cycle set buffer register A      Link with TGIA3 interrupt skipping   | he trough of<br>he counter ar<br>he counter ar<br>On r<br>ster A 655<br>655   | count (trigger signal of MTU4<br>and cycle register value (trigger s<br>and cycle set register A value<br>matching of counting up<br>35<br>35   | TRGA4N)                            |   |
|                         | Enable A/D conversion start request on matching of th     Enable A/D conversion start request on matching of th     Enable A/D conversion start request on matching of th     Enable A/D conversion start request on matching of th     A/D trigger request output     Initial value of A/D conversion start request cycle set regise     Initial value of cycle set buffer register A     Link with TGIA3 interrupt skipping     Link with TCIV4 interrupt skipping   | he trough of<br>he counter ar<br>he counter ar<br>On r<br>fister A 655:<br>655:<br>he counter ar  | count (trigger signal of MTU4<br>and cycle register value (trigger s<br>and cycle set register A value<br>matching of counting up<br>35<br>35   | TRGA4N)                            |   |
|                         | Enable A/D conversion start request on matching of th      Enable A/D conversion start request on matching of th      Enable A/D conversion start request on matching of th      Enable A/D conversion start request on matching of th      A/D trigger request output      Initial value of A/D conversion start request cycle set regist      Initial value of cycle set buffer register A      Link with TGIA3 interrupt skipping      Link with TCIV4 interrupt skipping      Enable A/D conversion start request on matching of th  | e trough of<br>ne counter ar<br>ne counter ar<br>on r<br>655:<br>ne counter ar<br><u>On r</u>   | count (trigger signal of MTU4<br>and cycle register value (trigger s<br>and cycle set register A value<br>matching of counting up<br>35<br>35<br>ad cycle set register B value<br>matching of counting up                 | TRGA4N)                            |   |
|                         | Enable A/D conversion start request on matching of th      Enable A/D conversion start request on matching of th      Enable A/D conversion start request on matching of th      Enable A/D conversion start request on matching of th      A/D trigger request output      Initial value of A/D conversion start request cycle set regist Initial value of cycle set buffer register A      Link with TGIA3 interrupt skipping      Link with TCIV4 interrupt skipping      Enable A/D conversion start request on matching of th      A/D trigger request output   | e trough of<br>ne counter ar<br>ne counter ar<br>on r<br>655:<br>ne counter ar<br><u>On r</u>   | count (trigger signal of MTU4<br>and cycle register value (trigger signal of your and cycle set register A value<br>matching of counting up<br>35<br>35<br>ad cycle set register B value<br>matching of counting up<br>35 | TRGA4N)                            |   |
|                         | Enable A/D conversion start request on matching of th      Enable A/D conversion start request on matching of th      Enable A/D conversion start request on matching of th      Enable A/D conversion start request on matching of th      A/D trigger request output      Initial value of A/D conversion start request cycle set regis      Initial value of cycle set buffer register A      Link with TGIA3 interrupt skipping      Enable A/D conversion start request on matching of th      A/D trigger request output      Initial value of A/D conversion start request on the trigger request output      Initial value of A/D conversion start request on the trigger request output      Initial value of A/D conversion start request on the trigger request output      Initial value of A/D conversion start request cycle set regis      Initial value of A/D conversion start request cycle set regis      Initial value of A/D conversion start request cycle set regis      Initial value of A/D conversion start request cycle set regis      Initial value of A/D conversion start request cycle set regis      Initial value of A/D conversion start request cycle set regis      Initial value of A/D conversion start request cycle set regis      Initial value of A/D conversion start request cycle set regis      Initial value of A/D conversion start request cycle set regis      Initial value of A/D conversion start request cycle set regis      Initial value of A/D conversion start request cycle set regis      Initial value of A/D conversion start request cycle set regis      Initial value of A/D conversion start request cycle set regis      Initial value of A/D conversion start request cycle set regis      Initial value of A/D conversion start request cycle set regis      Initial value of A/D conversion start request cycle set regis      Initial value of A/D conversion start request cycle set regis      Initial value of A/D conversion start request cycle set regis      Initial value of A/D conversion start request cycle set regis      Initial  | e trough of<br>ne counter ar<br>on recounter ar<br>of the counter ar<br>of the counter ar<br>on r<br>on r<br>the counter ar<br>on r<br>on r<br>of the counter ar  | count (trigger signal of MTU4<br>and cycle register value (trigger signal of your and cycle set register A value<br>matching of counting up<br>35<br>35<br>ad cycle set register B value<br>matching of counting up<br>35 | TRGA4N)                            |   |
|                         | Enable A/D conversion start request on matching of th     Enable A/D conversion start request on matching of th     Enable A/D conversion start request on matching of th     Enable A/D conversion start request on matching of th     A/D trigger request output     Initial value of A/D conversion start request cycle set regise     Initial value of cycle set buffer register A     Uink with TGIA3 interrupt skipping     Enable A/D conversion start request on matching of th     A/D trigger request output     Initial value of A/D conversion start request on matching of th     A/D trigger request output     Initial value of A/D conversion start request on matching of th     A/D trigger request output     Initial value of A/D conversion start request cycle set regis     Initial value of A/D conversion start request on matching of th     A/D trigger request output     Initial value of A/D conversion start request cycle set regis     Initial value of A/D conversion start request cycle set regis  | e trough of<br>ne counter ar<br>on recounter ar<br>of the counter ar<br>of the counter ar<br>on r<br>on r<br>the counter ar<br>on r<br>on r<br>of the counter ar  | count (trigger signal of MTU4<br>and cycle register value (trigger signal of your and cycle set register A value<br>matching of counting up<br>35<br>35<br>ad cycle set register B value<br>matching of counting up<br>35 | TRGA4N)                            |   |
|                         | Enable A/D conversion start request on matching of th      Enable A/D conversion start request on matching of th      Enable A/D conversion start request on matching of th      Enable A/D conversion start request on matching of th      A/D trigger request output      Initial value of A/D conversion start request cycle set regiss Initial value of cycle set buffer register A      Link with TGIA3 interrupt skipping      Enable A/D conversion start request on matching of th      A/D trigger request output Initial value of A/D conversion start request on matching of th      A/D trigger request output Initial value of A/D conversion start request on matching of th      A/D trigger request output Initial value of A/D conversion start request cycle set regiss Initial value of cycle set buffer register B      Link with TGIA3 interrupt skipping   | e trough of<br>ne counter ar<br>ne counter ar<br>(On r<br>(655)<br>ne counter ar<br>(On r<br>(655)<br>(655)   | count (trigger signal of MTU4<br>and cycle register value (trigger signal of your and cycle set register A value<br>matching of counting up<br>35<br>35<br>ad cycle set register B value<br>matching of counting up<br>35 | TRGA4N)<br>signal of MTU4 TRG4ABN) |   |
|                         | Enable A/D conversion start request on matching of th      Enable A/D conversion start request on matching of th      Enable A/D conversion start request on matching of th      Enable A/D conversion start request on matching of th      A/D trigger request output      Initial value of A/D conversion start request cycle set regis      Initial value of cycle set buffer register A      Link with TGIA3 interrupt skipping      Enable A/D conversion start request on matching of th      A/D trigger request output      Initial value of A/D conversion start request on matching of th      A/D trigger request output      Initial value of cycle set buffer register A      Link with TCIV4 interrupt skipping      Initial value of A/D conversion start request cycle set regis      Initial value of cycle set buffer register B      Link with TGIA3 interrupt skipping      Link with TGIA3 interrupt skipping      Link with TCIV4 interrupt skipping      Initial value of cycle set buffer register B      Link with TCIV4 interrupt skipping      Initial value of cycle set buffer register B      Link with TCIV4 interrupt skipping      Initial value of cycle set buffer register B      Link with TCIV4 interrupt skipping      Initial value of cycle set buffer register B      Link with TCIV4 interrupt skipping      Link with TCIV4 interupt skipping      Link with TCIV4 i | e trough of<br>ne counter ar<br>on recounter ar<br>officient A 655:<br>A 655: | count (trigger signal of MTU4<br>and cycle register value (trigger s<br>and cycle set register A value<br>matching of counting up<br>35<br>35<br>ad cycle set register B value<br>matching of counting up<br>35<br>35     | TRGA4N)<br>signal of MTU4 TRG4ABN) |   |
|                         | Enable A/D conversion start request on matching of th      Enable A/D conversion start request on matching of th      Enable A/D conversion start request on matching of th      Enable A/D conversion start request on matching of th      A/D trigger request output      Initial value of A/D conversion start request cycle set regis:      Initial value of A/D conversion start request cycle set regis:      Initial value of cycle set buffer register A      Link with TGIA3 interrupt skipping      Enable A/D conversion start request on matching of th      A/D trigger request output      Initial value of A/D conversion start request on matching of th      A/D trigger request output      Initial value of cycle set buffer register B      Link with TGIA3 interrupt skipping      Link with TGIA4  | e trough of<br>ne counter ar<br>on recounter ar<br>officient A 655:<br>A 655: | count (trigger signal of MTU4<br>and cycle register value (trigger s<br>and cycle set register A value<br>matching of counting up<br>35<br>35<br>ad cycle set register B value<br>matching of counting up<br>35<br>35     | TRGA4N)<br>signal of MTU4 TRG4ABN) |   |

Figure 3.24 MTU3 and MTU4 Settings (2/2)



# Table 3.10 Adding Components (MTU6 and MTU7)

| Item               | Description                                       |
|--------------------|---|
| Component          | Complementary PWM Mode Timer                      |
| Configuration name | Config_MTU6_MTU7                                  |
| Operation          | Use complementary PWM mode 2 (transfer at trough) |
| Resource           | MTU6_MTU7   |

| ter text  | c setting  |  |  |   |          |
|---|--|--|--|---|----------|
| Sync  | chronous mode setting  |  |  |   |          |
| Generic   | nclude this channel in the synch   | nronous operation  | n  |   |          |
| 💣 r_bsp   | T6 counter setting   |  |  |   |          |
|   | nter clear source Disab  | oled counter clear   | ~ ~  |   |          |
| Cour  | nter clock selection PCLK  | /4 ~   | Rising edge 🗸 🗸  |   |          |
| T   | rnal clock pin setting   |  | Timer counterclock   | = 40MHz (PCLK/4)  |          |
| Config_MTU3_MTU4  | nable the noise filter for MTCL  | KA pin 🗌 Enab  | le the noise filter for MTCLKB pin   |   |          |
| Config_MTU6_MTU7  | e filter dock selection  | PCLK   | Carrier period   | = 1ms   |          |
| PWN   | M output setting   |  |  |   |          |
|   | er operation period  | 1  | ms ~ (Actual value: 1)   |   |          |
|   | nable dead time Dead t   |  |  |   |          |
|   |  |  | Dead time =  | : 30us  |          |
|   | I6.TGRA register value   | 21200  |  |   |          |
|   | I6.TGRB register value   | 16000  | MTU6.TGRB initial  |   |          |
| and the second se | J7.TGRA register value   | 12000  | MTU7.TGRA initial  | value setting   |          |
| MTU   | J7.TGRB register value   | 8000   |  |   |          |
| - Adv   | ance setting   |  |  |   |          |
| Brus  | hless DC motor control setting   |  |  |   |          |
| E   | nable U, V and W phase outpu   | t control by softw   | vare or external input signal  |   |          |
| Meth  | hod to control output  | E  | xternal input  |   |          |
| Posit   | tive-phase output control (initia  | al value)  | evel output  | 2   |          |
| Nega  | ative-phase output control (init   | ial value)   | evel output  | Set buffer tren   | ofor tim |
| Outr  | put setting  |  | Лт   | Set buffer tran<br>ransfers data at the t   |          |
| _   | nable MTIOC6A toggle output  |  | / -  |   | abugirt  |
|   | er transfer timing of PWM outp   |  | Transfers data at the trough of t  | he count  | ~        |
|   | nable U phase: Initial output le   |  |  | 2   |          |
|   |  |  | atch on up-count:Loutput at com  | pare match on down-count-H)   | ~        |
|   |  |  | and on up counci, output at com  | pare materion down-countin)   |          |
|   | nable II shares I tit I auto at  | In A MATIOCCO  | ain Inconstine whereas   |   |          |
| E E   | nable U phase: Initial output le   | 201200   |  | and match an dimension with   |          |
| I € E   | ve level:L (Initial output:H,outp  | ut at compare ma   | atch on up-count:H,output at con   | pare match on down-count:L)   | ~        |
| I EI<br>Actir<br>I EI   | ve level:L (Initial output:H,outp<br>nable V phase: Initial output lev   | ut at compare ma<br>vel of MTIOC7A p   | atch on up-count:H,output at con<br>pin (positive-phase)   |   |          |
| I EI<br>Actir<br>I EI   | ve level:L (Initial output:H,outp<br>nable V phase: Initial output lev   | ut at compare ma<br>vel of MTIOC7A p   | atch on up-count:H,output at con   |   |          |
| ∠ Er<br>Activ<br>Activ  | ve level:L (Initial output:H,outp<br>nable V phase: Initial output lev   | ut at compare ma<br>vel of MTIOC7A p<br>ut at compare ma   | atch on up-count:H,output at con<br>pin (positive-phase)<br>atch on up-count:L,output at com   |   |          |
| C EI<br>Activ<br>Activ  | ve level:L (Initial output:H,outp<br>nable V phase: Initial output lev<br>ve level:L (Initial output:H,outp<br>nable V phase: Initial output lev   | ut at compare ma<br>vel of MTIOC7A p<br>ut at compare ma<br>vel of MTIOC7C p   | atch on up-count:H,output at con<br>pin (positive-phase)<br>atch on up-count:L,output at com   | pare match on down-count:H)   | ~        |
| I Er<br>Activ<br>Activ<br>I Er<br>Activ   | ve level:L (Initial output:H,outp<br>nable V phase: Initial output lev<br>ve level:L (Initial output:H,outp<br>nable V phase: Initial output lev   | ut at compare ma<br>vel of MTIOC7A p<br>ut at compare ma<br>vel of MTIOC7C p<br>ut at compare ma   | atch on up-count:H,output at com<br>oin (positive-phase)<br>atch on up-count:L,output at com<br>oin (negative-phase)<br>atch on up-count:H,output at com   | pare match on down-count:H)   | ~        |
| <ul> <li>✓ E</li> <li>Activ</li> <li>✓ E</li> <li>Activ</li> <li>✓ E</li> <li>Activ</li> <li>✓ E</li> </ul>   | ve level:L (Initial output:H,output<br>nable V phase: Initial output lev<br>ve level:L (Initial output:H,output<br>nable V phase: Initial output:H,output<br>ve level:L (Initial output:H,output<br>nable W phase: Initial output level  | ut at compare ma<br>vel of MTIOC7A p<br>ut at compare ma<br>vel of MTIOC7C p<br>ut at compare ma<br>evel of MTIOC7B  | atch on up-count:H,output at com<br>oin (positive-phase)<br>atch on up-count:L,output at com<br>oin (negative-phase)<br>atch on up-count:H,output at com   | pare match on down-count:H)<br>pare match on down-count:L)                                | ~        |
| E E Activ   | ve level:L (Initial output:H,output<br>nable V phase: Initial output lev<br>ve level:L (Initial output:H,output<br>nable V phase: Initial output:H,output<br>ve level:L (Initial output:H,output<br>nable W phase: Initial output level  | ut at compare ma<br>vel of MTIOC7A p<br>ut at compare ma<br>vel of MTIOC7C p<br>ut at compare ma<br>evel of MTIOC7B<br>ut at compare ma                    | atch on up-count:H,output at con<br>oin (positive-phase)<br>atch on up-count:L,output at com<br>oin (negative-phase)<br>atch on up-count:H,output at com<br>pin (positive-phase)<br>atch on up-count:L,output at com | pare match on down-count:H)<br>pare match on down-count:L)                                | ~        |
| E E Activ   | ve level:L (Initial output:H,output<br>nable V phase: Initial output:H,output<br>ve level:L (Initial output:H,output<br>nable V phase: Initial output:H,output<br>nable W phase: Initial output:H,output<br>nable W phase: Initial output:H,output<br>nable W phase: Initial output:H,output | ut at compare ma<br>vel of MTIOC7A p<br>ut at compare ma<br>vel of MTIOC7C p<br>ut at compare ma<br>evel of MTIOC7B<br>ut at compare ma<br>evel of MTIOC7D | atch on up-count:H,output at con<br>oin (positive-phase)<br>atch on up-count:L,output at com<br>oin (negative-phase)<br>atch on up-count:H,output at com<br>pin (positive-phase)<br>atch on up-count:L,output at com | pare match on down-count:H)<br>pare match on down-count:L)<br>pare match on down-count:H) | ~        |

Figure 3.25 MTU6 and MTU7 Settings



When using P93 as a general purpose I/O port, add the PORT as shown below.

# Table 3.11 Adding Components (PORT)

| Item               | Description |
|--------------------|-------------|
| Component          | Port        |
| Configuration name | Config_PORT |
| Resource           | PORT        |

| 55  | Port selection Po | ORTO  |              |   |
|---|-------------------|-------|--------------|---|
| type filter text  |                   | UKI9  |              |   |
| <ul> <li>✓ Startup</li> <li>✓ Seneric</li> <li>✓ r_bsp</li> </ul> |                   | PORT1 |              |   |
| ✓ ➢ Drivers   | PORT2             | PORT3 |              |   |
| ✓   | PORT4             | PORT5 |              |   |
| Config_PORT   | PORT6             | PORT7 |              | - |
| ✓   | PORIO             |       | Select PORT9 |   |
| Config_MTU3_MTU4  | PORT8             | PORT9 |              |   |
| Coning_MT06_MT07  |                   | PORTB |              |   |
|   | D PORTD           | DORTE |              |   |
|   |                   |       |              |   |

Figure 3.26 Settings for P93 (1/2)

| 85   | Port selection PORT9  |
|--|---|
| type filter text   |   |
| <ul> <li>✓ i Startup</li> <li>✓ i Generic</li> <li>✓ r_bsp</li> </ul>          | Apply to all         Image: Unused GPIO       Image: Output         Output       Output   |
| <ul> <li>Drivers</li> <li>I/O Ports</li> </ul>                                 |   |
| Config_PORT  | Unused GPIO O In O Out Pull-up CMOS output      Output 1 Normal drive output  |
| <ul> <li>Eimers</li> <li>Config_MTU3_MTU4</li> <li>Config_MTU6_MTU7</li> </ul> | P91            • Unused GPIO O In O ut Pull-up CMOS output O utput 1 Normal drive output  |
|  | P92     Output 1 Normal drive output  |
|  | P93   |
|  | ◯ Unused GPIO ◯ In  |
|  | P94            • Unused GPIO         Out         Ou |
|  | P95            • Unused GPIO         Out         Ou |
|  | P96   |
|  | Unused GPIO O In O Out Pull-up CMOS output      Output 1 Normal drive output  |

Figure 3.27 Settings for P93 (2/2)

# 3.4.4 Flowcharts

The following shows the processing of a component added after code generation by the Smart Configurator.

In the main function, count start function mtu\_start is read and counting is started.



Figure 3.28 main Function

The MTU3, MTU4, MTU6 and MTU7 counting is started in the count start function.

This function is newly created after code generation by the Smart Configurator.



Figure 3.29 Count Start Function



The TCIV4 interrupt handler function changes the value of P93 according to the value of the current P93.



Figure 3.30 TCIV4 Interrupt Handler Function



# 3.4.5 Related Operations

# 3.4.5.1 Stopping during Synchronous Operation

The TSTRA and TSTRB registers are used to stop MTU3, MTU4, MTU6, and MTU7. The CST3 and CST4 bits of the TSTRA register are set to 0b to stop MTU3 and MTU4, and the CST6 and CST7 bits of the TSTRB register are set to 0b to stop MTU6 and MTU7.

The stop timing may not be the same between MTU3/MTU4 and MTU6/MTU7.

# 3.4.6 Usage Notes

#### 3.4.6.1 Counting Starts for Multiple Channels

In this sample code, the SCH3, SCH4, SCH6, and SCH7 bits of timer counter synchronous start register TCSYSTR are set at the same time in the mtu\_start function in order to start counting multiple channels at the same time.

When using the R\_Config\_MTU3\_MTU4\_Start and R\_Config\_MTU6\_MTU7\_Start functions generated by the Smart Configurator, the counting starts timing may not be the same because each of the functions are read.

For details, refer to RX66T Group User's Manual: Hardware, section 22.2.19 Timer Counter Synchronous Start Register (TCSYSTR).

#### 3.4.6.2 Counter Value when Count Operation is Stopped in Complementary PWM Mode

When the counting operation is stopped while operating in complementary PWM mode, MTU3.TCNT (MTU6.TCNT) goes to the value of timer dead time register TDDRA (TDDRB) and MTU4.TCNT (MTU7.TCNT) goes to 0000h.

For details, refer to RX66T Group User's Manual: Hardware, section 22.6.13 Counter Value When Count Operation is Stopped in Complementary PWM Mode.

# 3.4.6.3 Notes to Prevent Malfunctions in Synchronous Clearing for Complementary PWM Mode

Operational malfunctions may occur when performing synchronous clearing in complementary PWM mode.

For details, refer to RX66T Group User's Manual: Hardware, section 22.6.25 Notes to Prevent Malfunctions in Synchronous Clearing for Complementary PWM Mode.

#### 3.4.6.4 Notes on Buffer Register Updates

When updating the buffer registers in complementary PWM mode, the transfer of the updated buffer values is triggered by writing to MTU4.TGRD on the MTU3 and MTU4 sides, and by writing to MTU7.TGRD on the MTU6 and MTU7 sides. Note that if the write timing to both registers straddle the transfer timing, simultaneous transfer will not occur.



# 3.5 MTU6/MTU7 Counter Synchronous Clearing by Interrupt

• Target sample code file name: r01an6282\_rx66t\_mtu3\_int\_sync.zip

#### 3.5.1 Overview

MTU6 and MTU7 can perform counter clearing using TGImn interrupt generation timing (m = A to D, n = 0 to 2) by setting the TSYCR register.

This sample code describes how to perform counter clearing for MTU7 at the MTU0's TGIB0 interrupt generation timing using the timer synchronous clear register (TSYCR). MTU0 and MTU7 use the TCSYSTR register to perform synchronous start by software.

The following list provides the MTU settings used in the sample code.





# **RX** Family

The structure of this sample code is shown below.





#### 3.5.2 Operation Details

The sample code operations are shown below. Synchronous operation is started by setting MTU0 and MTU7 to PWM mode 1 and setting 81h to the MTU.TCSYSTR register.

MTU0.TGRB is used as a period register, and MTU0.TCNT is count cleared by the compare match of TGRB ((1) in the figure below). MTU7.TCNT is count cleared at the timing the compare match interrupt (TGIB0) of MTU0.TGRB is generated ((2) in the figure below). Note that (1) and (2) do not occur simultaneously. For details, refer to 3.5.6.2.

MTIOC0A outputs high at an MTU0.TGRA compare match and low at an MTU0.TGRB compare match. MTIOC7A toggles output each time an MTU7.TGRA compare match or MTU7.TGRB compare match occurs. MTIOC7C toggles output each time an MTU7.TGRC compare match or MTU7.TGRD compare match occurs.



Figure 3.32 Sample Code Operations



# 3.5.3 Smart Configurator Settings

The sample code uses the Smart Configurator to add the MTU as described below. For details on how to add components, refer to section 3.1.4 Adding Components.

| Table 3.12 | Adding | Components | (MTU0) |
|------------|--------|------------|--------|
|------------|--------|------------|--------|

| Item               | Description    |             |
|--------------------|----------------|-------------|
| Component          | PWM Mode Timer |             |
| Configuration name | Config_MTU0    | Config_MTU7 |
| Operation          | PWM Mode 1     |             |
| Resource           | MTU0           | MTU7        |



# **RX** Family

| <b>\$</b> 1                                  | Synchronous mode setting                                |                                  |                          |        | nter clear source =<br>RB compare match                          |
|--|---|----------------------------------|--------------------------|--------|--|
| pe filter text                               | Include this channel in the                             | synchronous o <del>peratio</del> | WITO(                    | 7      | A compare match  |
| <ul> <li>Startup</li> <li>Generic</li> </ul> | TCNT0 counter setting                                   |                                  |                          | /      |  |
| erene erene                                  | Counter clear source                                    | TGRB0 compare ma                 | tch (Use T               | GRB0 a | is a cycle register)   |
| Drivers                                      | Counter clock selection                                 | PCLK/4                           |                          | ~      | Rising edge ~  |
| Y De Timers                                  |   |                                  |                          |        |  |
| Config_MTU0                                  | External clock pin setting                              |                                  |                          |        | Timer count clock = 40MHz  |
|  | Enable the noise filter for Noise filter dock selection |                                  | ble the no<br>ble the no |        | r for MTCLKD pin   |
|  | General register setting                                |                                  |                          |        |  |
|  | TGRCO   | Output compare re                | gister                   | ~      | Buffer transfer when compare match A occurs                      |
|  | TGRD0   | Output compare re                | gister                   | ~      | Buffer transfer when compare match B occurs                      |
|  | TGRF0   | Output compare re                | gister                   | ~      | Buffer Initial output value = low<br>High output at compare mate |
|  | Output setting  |                                  |                          | /      |  |
|  | MTIOC0A pin   | Output initial 0, 1 a            | t compare                | match  |  |
|  | When TGRB compare match                                 | 0 output from MTI                | OC0A pin                 | -      |  |
|  | MTIOC0C pin   | Output disabled                  |                          |        | Low output at TGRB compare                                       |
|  | When TGRD compare match                                 | 0 output from MTI                | OCOC pin                 |        | match  |
|  | PWM output setting                                      |                                  |                          | /      | Carrier period = 1ms   |
|  | PWM period  | 1                                | ms                       | ~      | (Actual value: 1)  |
|  | TGRA initial value                                      | 19999                            | 1113                     |        |  |
|  | TGRB initial value                                      | 39999                            |                          |        | MTU0.TGRA initial value setting                                  |
|  |   | 100                              |                          |        |  |
|  | TGRC initial value                                      |                                  | _                        |        |  |
|  | TGRD initial value                                      | 100                              |                          |        |  |
|  | TGRE initial value                                      | 100                              |                          |        |  |
|  | TGRF initial value                                      | 100                              |                          |        |  |
|  | A/D converter start trigger se                          | tting                            |                          |        |  |
|  | Enable start request on TG                              |                                  |                          | -      | nal)   |
|  | Enable start request on TG                              | RE compare match (1              | RG0N sigr                | nal)   |  |
|  | Interrupt setting                                       |                                  |                          |        |  |
|  | Enable TGRA compare mat                                 | tch interrupt (TGIA0)            | Priority                 | Level  | 15 (highest) 🔗   |
|  | Enable TGRB compare mat                                 | tch interrupt (TGIB0)            | Priority                 | Level  | 15 (highest)   |
|  | Enable TGRC compare mat                                 | tch interrupt (TGIC0)            | Priority                 | Level  | 15 (highest)   |
|  | Enable TGRD compare ma                                  | tch interrupt (TGID0)            | Priority                 | Level  | 15 (highest) 😪   |
|  | Enable TGRE compare mat                                 | ch interrupt (TGIE0)             | Priority                 | Level  | 15 (highest) 🕤   |
|  | Enable TGRF compare mat                                 | ch interrupt (TGIF0)             | Priority                 | Level  | 15 (highest)   |
|  | Enable overflow interrupt (                             | (TCIV0)                          | Priority                 | Leve   | 15 (highest) 🔗   |
|  | A/D conversion start request                            | frame synchronizatio             | n signal se              | tting  |  |
|  |   | ource not selected               |                          |        |  |
|  |   | ource not selected               |                          |        |  |

Figure 3.33 MTU0 Settings



| type filter text                            | Synchronous mode setting   | 1  |   |
|---|--|--|---|
| Y 🗁 Startup                                 | Include this channel in the  | synchronous operation  |   |
| Y 🗁 Generic                                 | TCNT7 counter setting  |  |   |
| 💣 r_bsp                                     | Counter clear source   | Disabled counter clear   | ~   |
| <ul> <li>Drivers</li> <li>Timers</li> </ul> | Counter clock selection  | PCLK/4   | ✓ Rising edge ✓   |
| Config_MTU0                                 | External clock pin setting   |  | Timer count clock = 40MHz   |
| Config_MTU7                                 | Enable the noise filter for N  | MTCLKA pin 🗌 Enable the  | (PCLK/4)  |
|   | Noise filter clock selection   | PCLK   |   |
|   | General register setting   |  |   |
|   | TGRC7  | Output compare register  | Initial value output = low  |
|   | Construction of the second secon | Output compare register  | Toggle output at compare match  |
|   | TGRD7  | Output compare register  | Toggle output at TGRB compare match   |
|   | Output setting   |  |   |
|   | MTIOC7A pin  | Output initial 0, toggle at comp   | are match ~   |
|   | When TGRB compare match  | Toggle output from MTIOC7A p   | pin 🗸 🗸   |
|   | MTIOC7C pin  | Output initial 0, toggle at comp   | are match   |
|   | When TGRD compare match  | Toggle output from MTIOC7C p   | oin ү 🗸 🗸   |
|   | PWM output setting   |  | Initial value output = low  |
|   | PWM period   | 100 µs   | Toggle output at compare match  |
|   | TGRA initial value   | 1999   | Toggle output at TGRD compare match   |
|   | TGRB initial value   | 7999   | MTU7.TGRA initial value setting   |
|   | TGRC initial value   | 11999  | MTU7.TGRB initial value setting   |
|   | TGRD initial value   | 23999  | MTU7.TGRC initial value setting<br>MTU7.TGRD initial value setting  |
|   | A/D converter start trigger set  | tting  |   |
|   | the second second second second second   | RA compare match (MTU7 TRGAN   | (lennis l   |
|   |  | atching of the counter and cycle re  |   |
|   | amin a second  | atching of the counter and cycle se  | - Construction of the second se   |
|   | Enable start request on ma   | itering of the counter and cycle se  | et register A value (TNOTAN signal)   |
|   | initial value of cycle set registe   |  | er register A value (TKG/AN signal)   |
|   |  | er A (TADCORA) 65535   |   |
|   | Initial value of cycle set registe   | er A (TADCORA) 65535<br>register A (TADCOBRA) 65535  | et register & value (TRG78N signal)   |
|   | Initial value of cycle set registe   | er A (TADCORA) 65535<br>register A (TADCOBRA) 65535<br>atching of the counter and cycle se   |   |
|   | Initial value of cycle set registe<br>Initial value of cycle set buffer<br>Enable start request on ma  | er A (TADCORA) 65535<br>register A (TADCOBRA) 65535<br>atching of the counter and cycle se<br>er B (TADCORB) 65535   |   |
|   | Initial value of cycle set registe<br>Initial value of cycle set buffer<br>Enable start request on ma<br>Initial value of cycle set registe  | er A (TADCORA) 65535<br>register A (TADCOBRA) 65535<br>atching of the counter and cycle se<br>er B (TADCORB) 65535<br>register B (TADCOBRB) 65535  |   |
|   | Initial value of cycle set registe<br>Initial value of cycle set buffer<br>Enable start request on ma<br>Initial value of cycle set registe<br>Initial value of cycle set buffer   | er A (TADCORA) 65535<br>register A (TADCOBRA) 65535<br>atching of the counter and cycle se<br>er B (TADCORB) 65535<br>register B (TADCOBRB) 65535  |   |
|   | Initial value of cycle set registe<br>Initial value of cycle set buffer<br>Enable start request on ma<br>Initial value of cycle set registe<br>Initial value of cycle set buffer<br>Transfer data from the cycle   | er A (TADCORA) 65535<br>register A (TADCOBRA) 65535<br>atching of the counter and cycle se<br>er B (TADCORB) 65535<br>register B (TADCOBRB) 65535<br>le set buffer register  |   |
|   | Initial value of cycle set registe<br>Initial value of cycle set buffer<br>Enable start request on ma<br>Initial value of cycle set registe<br>Initial value of cycle set buffer<br>Transfer data from the cycle<br>Interrupt setting  | er A (TADCORA) 65535<br>register A (TADCOBRA) 65535<br>atching of the counter and cycle se<br>er B (TADCORB) 65535<br>register B (TADCOBRB) 65535<br>le set buffer register<br>tch interrupt (TGIA7) Priority  | et register B value (TRG7BN signal)   |
|   | Initial value of cycle set registe<br>Initial value of cycle set buffer<br>Enable start request on ma<br>Initial value of cycle set registe<br>Initial value of cycle set buffer<br>Transfer data from the cycle<br>Interrupt setting<br>Enable TGRA compare mat   | er A (TADCORA) 65535<br>register A (TADCOBRA) 65535<br>atching of the counter and cycle se<br>er B (TADCORB) 65535<br>register B (TADCOBRB) 65535<br>le set buffer register<br>tch interrupt (TGIA7) Priority<br>tch interrupt (TGIB7) Priority  | et register B value (TRG7BN signal)<br>Level 15 (highest)   |
|   | Initial value of cycle set registe<br>Initial value of cycle set buffer<br>Enable start request on ma<br>Initial value of cycle set registe<br>Initial value of cycle set buffer<br>Transfer data from the cycle<br>Interrupt setting<br>Enable TGRA compare mat   | er A (TADCORA) 65535<br>register A (TADCOBRA) 65535<br>atching of the counter and cycle se<br>er B (TADCORB) 65535<br>register B (TADCOBRB) 65535<br>le set buffer register<br>tch interrupt (TGIA7) Priority<br>tch interrupt (TGIB7) Priority<br>tch interrupt (TGIC7) Priority  | et register B value (TRG7BN signal)<br>Level 15 (highest)   |
|   | Initial value of cycle set registe<br>Initial value of cycle set buffer<br>Enable start request on ma<br>Initial value of cycle set registe<br>Initial value of cycle set buffer<br>Transfer data from the cycle<br>Interrupt setting<br>Enable TGRA compare mat<br>Enable TGRB compare mat  | er A (TADCORA) 65535<br>register A (TADCOBRA) 65535<br>atching of the counter and cycle se<br>er B (TADCORB) 65535<br>register B (TADCOBRB) 65535<br>le set buffer register<br>tch interrupt (TGIA7) Priority<br>tch interrupt (TGIB7) Priority<br>tch interrupt (TGIC7) Priority<br>tch interrupt (TGID7) Priority  | et register B value (TRG7BN signal)<br>Level 15 (highest)   |
|   | Initial value of cycle set registe<br>Initial value of cycle set buffer<br>Enable start request on ma<br>Initial value of cycle set registe<br>Initial value of cycle set buffer<br>Transfer data from the cycle<br>Interrupt setting<br>Enable TGRA compare mat<br>Enable TGRB compare mat<br>Enable TGRD compare mat<br>Enable TGRD compare mat  | er A (TADCORA) 65535<br>register A (TADCOBRA) 65535<br>atching of the counter and cycle se<br>er B (TADCORB) 65535<br>register B (TADCOBRB) 65535<br>le set buffer register<br>tch interrupt (TGIA7) Priority<br>tch interrupt (TGID7) Prior   | et register B value (TRG7BN signal)<br>Level 15 (highest)<br>Level 15 (highest)<br>Level 15 (highest)<br>Level 15 (highest)   |
|   | Initial value of cycle set registe<br>Initial value of cycle set buffer<br>Enable start request on ma<br>Initial value of cycle set registe<br>Initial value of cycle set buffer<br>Transfer data from the cycle<br>Interrupt setting<br>Enable TGRA compare mat<br>Enable TGRB compare mat<br>Enable TGRD compare mat<br>Enable TGRD compare mat<br>Enable overflow interrupt (<br>MTU6, MTU7 timer synchrono   | er A (TADCORA) 65535<br>register A (TADCOBRA) 65535<br>atching of the counter and cycle se<br>er B (TADCORB) 65535<br>register B (TADCOBRB) 65535<br>le set buffer register<br>tch interrupt (TGIA7) Priority<br>tch interrupt (TGID7) Priority  | et register B value (TRG7BN signal)<br>Level 15 (highest)<br>Level 15 (highest)<br>Level 15 (highest)<br>Level 15 (highest)<br>J at MTU0/TGIB0<br>heration timing   |
|   | Initial value of cycle set registe<br>Initial value of cycle set buffer<br>Enable start request on ma<br>Initial value of cycle set registe<br>Initial value of cycle set buffer<br>Transfer data from the cycle<br>Interrupt setting<br>Enable TGRA compare mat<br>Enable TGRB compare mat<br>Enable TGRD compare mat<br>Enable TGRD compare mat<br>Enable overflow interrupt (<br>MTU6, MTU7 timer synchronou  | er A (TADCORA) 65535<br>register A (TADCOBRA) 65535<br>atching of the counter and cycle se<br>er B (TADCORB) 65535<br>register B (TADCOBRB) 65535<br>le set buffer register<br>tch interrupt (TGIA7) Priority<br>tch interrupt (TGIA7) Priority<br>tch interrupt (TGIC7) Priority<br>tch interrupt (TGID7) Prior   | et register B value (TRG7BN signal)<br>Level 15 (highest)<br>Level 15 (highest)<br>Level 15 (highest)<br>Level 15 (highest)<br>Level 15 (highest)<br>g at MTU0/TGIB0<br>heration timing<br>apture/compare match   |
|   | Initial value of cycle set registe<br>Initial value of cycle set buffer<br>Enable start request on ma<br>Initial value of cycle set registe<br>Initial value of cycle set buffer<br>Transfer data from the cycle<br>Interrupt setting<br>Enable TGRA compare mat<br>Enable TGRB compare mat<br>Enable TGRD compare mat<br>Enable TGRD compare mat<br>Enable Overflow interrupt (<br>MTU6, MTU7 timer synchronou<br>Enable counter synchronou   | er A (TADCORA) 65535<br>register A (TADCOBRA) 65535<br>atching of the counter and cycle se<br>er B (TADCORB) 65535<br>register B (TADCOBRB) 65535<br>le set buffer register<br>tch interrupt (TGIA7) Priority<br>tch interrupt (TGIA7) Priority<br>tch interrupt (TGIC7) Priority<br>tch interrupt (TGIC7) Priority<br>tch interrupt (TGID7) Priority<br>tch interrupt (TGID7) Priority<br>tch interrupt (TGID7) Priority<br>us clearing setting<br>us clearing at MTU0/TGRA input ca  | et register B value (TRG7BN signal)<br>Level 15 (highest)<br>Level 15 (highest)<br>Level 15 (highest)<br>Level 15 (highest)<br>g at MTU0/TGIB0<br>heration timing<br>apture/compare match<br>apture/compare match   |
|   | Initial value of cycle set register<br>Initial value of cycle set buffer<br>Enable start request on ma<br>Initial value of cycle set register<br>Initial value of cycle set buffer<br>Transfer data from the cycle<br>Interrupt setting<br>Enable TGRA compare mat<br>Enable TGRB compare mat<br>Enable TGRD compare mat<br>Enable TGRD compare mat<br>Enable TGRD compare mat<br>Enable TGRD compare mat<br>Enable counter synchronou<br>Enable counter synchronou<br>Enable counter synchronou   | er A (TADCORA) 65535<br>register A (TADCOBRA) 65535<br>atching of the counter and cycle se<br>er B (TADCORB) 65535<br>register B (TADCOBRB) 65535<br>le set buffer register<br>tch interrupt (TGIA7) Priority<br>tch interrupt (TGIA7) Priority<br>tch interrupt (TGIC7) Priority<br>tch interrupt (TGID7) Prior   | et register B value (TRG7BN signal)<br>Level 15 (highest)<br>Level 15 (highest)<br>Level 15 (highest)<br>Level 15 (highest)<br>g at MTU0/TGIB0<br>heration timing<br>apture/compare match<br>apture/compare match<br>apture/compare match   |
|   | Initial value of cycle set register<br>Initial value of cycle set buffer<br>Enable start request on ma<br>Initial value of cycle set register<br>Initial value of cycle set register<br>Initial value of cycle set buffer<br>Transfer data from the cycle<br>Interrupt setting<br>Enable TGRA compare mat<br>Enable TGRC compare mat<br>Enable TGRD compare mat<br>Enable TGRD compare mat<br>Enable Overflow interrupt (<br>MTU6, MTU7 timer synchronou<br>Enable counter synchronou<br>Enable counter synchronou<br>Enable counter synchronou  | er A (TADCORA) 65535<br>register A (TADCOBRA) 65535<br>atching of the counter and cycle se<br>er B (TADCORB) 65535<br>register B (TADCOBRB) 65535<br>le set buffer register<br>tch interrupt (TGIA7) Priority<br>tch interrupt (TGID7) Priority<br>us clearing at MTU0/TGRA input ca<br>us clearing at MTU0/TGRC input ca  | et register B value (TRG7BN signal)<br>Level 15 (highest)<br>Level 15 (highest)<br>Level 15 (highest)<br>Level 15 (highest)<br>g at MTU0/TGIB0<br>heration timing<br>apture/compare match<br>apture/compare match<br>apture/compare match<br>apture/compare match<br>apture/compare match   |
|   | Initial value of cycle set register<br>Initial value of cycle set buffer<br>Enable start request on ma<br>Initial value of cycle set register<br>Initial value of cycle set register<br>Initial value of cycle set buffer<br>Transfer data from the cycle<br>Interrupt setting<br>Enable TGRA compare mat<br>Enable TGRB compare mat<br>Enable TGRD compare mat<br>Enable TGRD compare mat<br>Enable Overflow interrupt (<br>MTU6, MTU7 timer synchronou<br>Enable counter synchronou<br>Enable counter synchronou<br>Enable counter synchronou<br>Enable counter synchronou<br>Enable counter synchronou  | er A (TADCORA) 65535<br>register A (TADCOBRA) 65535<br>atching of the counter and cycle se<br>er B (TADCORB) 65535<br>register B (TADCOBRB) 65535<br>le set buffer register<br>tch interrupt (TGIA7) Priority<br>tch interrupt (TGIA7) Priority<br>us clearing at MTU0/TGRA input ca<br>us clearing at MTU0/TGRC input ca<br>us clearing at MTU0/TGRD input ca   | et register B value (TRG7BN signal)<br>Level 15 (highest)<br>Level 15 (highest)<br>Level 15 (highest)<br>Level 15 (highest)<br>Level 15 (highest)<br>apture/compare match<br>apture/compare match<br>apture/compare match<br>apture/compare match<br>apture/compare match<br>apture/compare match<br>apture/compare match<br>apture/compare match<br>apture/compare match<br>apture/compare match   |
|   | Initial value of cycle set register<br>Initial value of cycle set buffer<br>Enable start request on ma<br>Initial value of cycle set register<br>Initial value of cycle set register<br>Initial value of cycle set buffer<br>Transfer data from the cycle<br>Interrupt setting<br>Enable TGRA compare mat<br>Enable TGRB compare mat<br>Enable TGRD compare mat<br>Enable TGRD compare mat<br>Enable Overflow interrupt (<br>MTU6, MTU7 timer synchronou<br>Enable counter synchronou  | er A (TADCORA) 65535<br>register A (TADCOBRA) 65535<br>atching of the counter and cycle se<br>er B (TADCORB) 65535<br>register B (TADCOBRB) 65535<br>te set buffer register<br>tch interrupt (TGIA7) Priority<br>tch interrupt (TGIA7) Priority<br>tch interrupt (TGIC7) Priority<br>us clearing at MTU0/TGRA input ca<br>us clearing at MTU0/TGRC input ca<br>us clearing at MTU0/TGRD input ca<br>us clearing at MTU0/TGRA input ca  | et register B value (TRG7BN signal)<br>Level 15 (highest)<br>Level 15 (high |
|   | Initial value of cycle set register<br>Initial value of cycle set buffer<br>Enable start request on ma<br>Initial value of cycle set register<br>Initial value of cycle set suffer<br>Transfer data from the cycle<br>Interrupt setting<br>Enable TGRA compare mat<br>Enable TGRB compare mat<br>Enable TGRD compare mat<br>Enable TGRD compare mat<br>Enable GRD compare mat<br>Enable courflow interrupt (<br>MTU6, MTU7 timer synchronou<br>Enable counter synchronou   | er A (TADCORA) 65535<br>register A (TADCOBRA) 65535<br>atching of the counter and cycle se<br>er B (TADCORB) 65535<br>register B (TADCOBRB) 65535<br>te set buffer register<br>tch interrupt (TGIA7) Priority<br>tch interrupt (TGIA7) Priority<br>tch interrupt (TGIC7) Priority<br>tch interrupt (TGIC7) Priority<br>tch interrupt (TGIC7) Priority<br>tch interrupt (TGID7) Priority<br>us clearing at MTU0/TGRA input ca<br>us clearing at MTU0/TGRD input ca<br>us clearing at MTU0/TGRA input ca<br>us clearing at MTU1/TGRA input ca  | et register B value (TRG7BN signal)<br>Level 15 (highest)<br>Level 15 (high |
|   | Initial value of cycle set register<br>Initial value of cycle set buffer<br>Enable start request on ma<br>Initial value of cycle set register<br>Initial value of cycle set register<br>Initial value of cycle set buffer<br>Transfer data from the cycle<br>Interrupt setting<br>Enable TGRA compare mat<br>Enable TGRB compare mat<br>Enable TGRD compare mat<br>Enable TGRD compare mat<br>Enable Overflow interrupt (<br>MTU6, MTU7 timer synchronou<br>Enable counter synchronou  | er A (TADCORA) 65535<br>register A (TADCOBRA) 65535<br>atching of the counter and cycle se<br>er B (TADCORB) 65535<br>register B (TADCOBRB) 65535<br>te set buffer register<br>tch interrupt (TGIA7) Priority<br>tch interrupt (TGIA7) Priority<br>tch interrupt (TGIC7) Priority<br>tch interrupt (TGID7) Priority<br>tch interrupt (TGIC7) Priority<br>us clearing at MTU0/TGRA input ca<br>us clearing at MTU0/TGRD input ca<br>us clearing at MTU1/TGRA input ca<br>us clearing at MTU1/TGRB input ca<br>us clearing at MTU1/TGRA input ca   | et register B value (TRG7BN signal)<br>Level 15 (highest) ···<br>Level 15 (highest) ···<br>Level 15 (highest) ···<br>Level 15 (highest) ···<br>Level 15 (highest) ···<br>g at MTU0/TGIB0<br>heration timing<br>apture/compare match<br>apture/compare match   |
|   | Initial value of cycle set register<br>Initial value of cycle set buffer<br>Enable start request on ma<br>Initial value of cycle set register<br>Initial value of cycle set register<br>Initial value of cycle set buffer<br>Transfer data from the cycle<br>Interrupt setting<br>Enable TGRA compare mat<br>Enable TGRB compare mat<br>Enable TGRD compare mat<br>Enable TGRD compare mat<br>Enable Overflow interrupt (<br>MTU6, MTU7 timer synchronou<br>Enable counter synchronou  | er A (TADCORA) 65535<br>register A (TADCOBRA) 65535<br>atching of the counter and cycle se<br>er B (TADCORB) 65535<br>register B (TADCOBRB) 65535<br>le set buffer register<br>tch interrupt (TGIA7) Priority<br>tch interrupt (TGID7) Priorit | et register B value (TRG7BN signal)<br>Level 15 (highest) ···<br>Level 15 (highest) ···<br>Level 15 (highest) ···<br>Level 15 (highest) ···<br>Level 15 (highest) ···<br>g at MTU0/TGIB0<br>heration timing<br>apture/compare match<br>apture/compare match   |

Figure 3.34 MTU7 Settings



# 3.5.4 Flowcharts

The following shows the processing of a component added after code generation by the Smart Configurator.

In the main function, count start function mtu\_start is read and counting is started.



Figure 3.35 main Function

The MTU0 and MTU7 counting is started in the count start function.

This function is newly created after code generation by the Smart Configurator.



Figure 3.36 Count Start Function



#### 3.5.5 Related Operations

#### 3.5.5.1 Using Multiple Synchronous Clearing

This sample code is used to describe an operation in which multiple synchronous clearing is performed.

The MTU7's Smart Configurator settings should be changed as follows.

| MTU6, MTU7 timer synchronous clearing setting                                | Enable clearing at MTU0/TGIA0<br>interrupt generation timing |
|--|--|
| Enable counter synchronous clearing at MTU0/TGRA input capture/compare match |  |
| Enable counter synchronous clearing at MTU0/TGRB input capture/compare match |  |
| Enable counter synchronous clearing at MTU0/TGRC Input capture/compare match | Enable clearing at MTU0/TGIB0                                |
| Enable counter synchronous clearing at MTU0/TGRD input capture/compare match | interrupt generation timing                                  |
| Enable counter synchronous clearing at MTU1/TGRA input capture/compare match |  |
| Enable counter synchronous clearing at MTU1/TGRB input capture/compare match |  |
| Enable counter synchronous clearing at MTU2/TGRA input capture/compare match |  |
| Enable counter synchronous clearing at MTU2/TGRB input capture/compare match |  |

#### Figure 3.37 MTU7 Settings

Figure 3.38 shows operations after the settings have been changed.

MTU0.TGRB is used as the period register and MTU0.TCNT is counter cleared at a TGRB compare match ((1) in Figure 3.38). MTU7.TCNT is counter cleared at the MTU0.TGRA compare match interrupt (TGIA0) generation timing ((2) in Figure 3.38) and the MTU0.TGRB compare match interrupt (TGIB0) generation timing ((3) in Figure 3.38). Note that the timing of the MTU0.TGRA compare match and (2), and the timing of (1) and (3), are not simultaneous.

MTIOC0A outputs high at an MTU0.TGRA compare match and low at an MTU0.TGRB compare match. MTIOC7A toggles output each time an MTU7.TGRA compare match or an MTU7.TGRB compare occurs.

In the same manner as MTIOC7A, MTIOC7C toggles output each time an MTU7.TGRC compare match occurs ((4) in Figure 3.38). Because MTU7.TCNT is cleared before the MTU7.TGRD compare match occurs, the MTU7.TGRD compare match does not occur and output does not change.





Figure 3.38 Operations After Setting Changes



## 3.5.6 Usage Notes

#### 3.5.6.1 Counting Starts for Multiple Channels

In this sample code, the SCH0 and SCH7 bits of timer counter synchronous start register TCSYSTR are set at the same time in the mtu\_start function to start counting multiple channels at the same time.

When using the R\_Config\_MTU0\_Start and R\_Config\_MTU7\_Start functions generated by the Smart Configurator, the counting start timings may not be the same because each of the functions are read.

For details, refer to RX66T Group User's Manual: Hardware, section 22.2.19 Timer Counter Synchronous Start Register (TCSYSTR).

## 3.5.6.2 Interrupt Signal Timing

The timing of the compare match signal and the timing of compare match interrupt (TGInm (m = A to D, n = 0 to 7, 9)) are not simultaneous.

For details, refer to RX66T Group User's Manual: Hardware, section 22.5.2 Interrupt Signal Timing.

#### 3.5.6.3 Regarding MTU6

Although this sample code confirms the counter clear operation for MTU7, the same counter clear operation can be performed for MTU6. However, because MTIOC6A (PA1) and MTIOC6C (PA0) are connected to the CAN transceiver on the board used in this application note (Renesas Starter Kit for RX66T), the counter clear operation on MTU6 will not output the correct results. To confirm operations in MTU6, either refrain from using MTIOC6A (PA1) and MTIOC6C (PA0) or disconnect the CAN transceiver.



# 3.6 Synchronous Operation by Event Input from ELC

• Target sample code file name: r01an6282\_rx66t\_mtu3\_elc\_sync.zip

#### 3.6.1 Overview

The MTU can use the ELC (event link controller) to perform synchronous operation (start and stop).

This sample code describes how to perform counting start for MTU0 and MTU1 by selecting the GTCCRA compare match of GPTW0 as the event source of ELC. MTU1 is synchronously cleared by counter clear source of MTU0. GPTW1 starts simultaneously with GPTW0, and outputs PWM in the same cycle as MTU0.



The following list provides the GPTW, MTU, and ELC settings used in the sample code.

| Ir | ie following list provides the GPTW, MTU, and ELC settings used in the san  | mple code.  |
|----|---|---|
| •  | GPTW0 and GPTW1 (channels 0 and 1)<br>— Use Sawtooth-wave PWM mode<br>— Initial output value = low<br>— Carrier period = 100µs<br>— Timer counter clock = 160MHz (PCLKC)<br>— Use GTPR as period register<br>• Count direction = up-counting<br>• Counter initial value = 0<br>— Use GPTW0.GTCCRA as duty register<br>• Use GTIOC0A pin as PWM output pin<br>• Toggle output at GTCCRA compare match<br>• Retain output at cycle end<br>— Use GTIOC1A pin as PWM output pin<br>• Toggle output at GTCCRA compare match<br>• Toggle output at Cycle end<br>— Software source count start enabled |   |
| •  | <ul> <li>MTU0 (channel 0)</li> <li>Use PWM mode 1</li> <li>Initial output value = low</li> <li>Set to synchronous operation</li> <li>Carrier period = 100μs</li> <li>Timer counter clock = 160MHz (PCLKC)</li> <li>Use MTU0.TGRB as period register</li> <li>Timer counter clear source = MTU0.TGRB compare match</li> <li>Toggle output at TGRB compare match</li> <li>Use MTU0.TGRA as duty register</li> <li>Toggle output at TGRA compare match</li> </ul>  | Set in Smart Configurator.<br>For Setting Methods,<br>refer to section 3.6.3. |
|    | <ul> <li>MTU3 (channel 3)</li> <li>Use PWM mode 1</li> <li>Initial output value = low</li> <li>Set to synchronous operation</li> <li>Counter clear source = counter clear of channel 0<br/>in synchronous operation</li> <li>Timer counter clock = 160MHz (PCLKC)</li> <li>Use MTU3.TGRA as duty register</li> <li>Toggle output at TGRA compare match</li> <li>Use MTU3.TGRB as duty register</li> <li>Toggle output at TGRB compare match</li> </ul> ELC <ul> <li>Select GPT0 compare match A as event</li> </ul>   |   |
|    | <ul> <li>Select OF TO compare match A as event</li> <li>Select MTU0 as destination resource and count start as operation</li> <li>Select MTU2 as destination resource and count start as operation</li> </ul>   |   |

Select MTU3 as destination resource and count start as operation



The structure of this sample code is shown below.







#### 3.6.2 Operation Details

The sample code operations are shown in Figure 3.40. GPTW0 and GPTW1 are set to sawtooth-wave PWM mode and MTU0 and MTU3 are set to PWM mode 1. GPTW0 compare match A is set to the event source of ELC, and MTU0 and MTU3 are set to counting start when the event is generated.

The operation is executed in the following order, steps 1 to 8.

- 1. The GPTW0.GTSTR register is set to 0003h and GPTW0 and GPTW1 are started synchronously. ((1) in Figure 3.40)
- 2. GPTW0.GTCCRA compare match occurs and GTCIA0 is generated ((2) in Figure 3.40).
- 3. Using GPTW0 compare match A (GTCIA0) as the event source, the TSTRA.CST0 and CST3 bits of the MTU go to 1b and the MTU0 and MTU3 TCNT start counting ((3) in Figure 3.40)
- 4. MTU0.TCNT is cleared at an MTU0.TGRB compare match, and MTU3.TCNT, which was set for synchronous clearing at an MTU0.TGRB compare match, is also cleared ((4) in Figure 3.40).
- 5. GPTW0 compare match A is generated repeatedly but is disabled when the TSTRA.CST0 and the CST3 bit of the MTU are 1b ((5) in Figure 3.40).
- 6. Every third generation of GTCIA0 sets 0b in the TSTRA.CST0 bit of the MTU and stops the MTU0.TCNT count ((6) in Figure 3.40). MTU3.TCNT continues to count until the next MTU0.TGRB compare match occurs.
- 7. When GPTW0 compare match A occurs while the MTU0.TCNT counting is stopped, TSTRA.CST0 bit of the MTU goes to 1b and the MTU0.TCNT starts counting. The TSTRA.CST3 remains at 1b and the GTCIA0 generation is disabled ((7) in Figure 3.40).
- 8. Steps 4 to 7 are repeated.

Note that in synchronous operation using ELC, the operation timing may not be simultaneous for the event generation module (GPTW0 in the sample code) and the modules that receive generated events and perform interlinked operations (MTU0 and MTU3 in the sample code).







Figure 3.40 Sample Code Operations



#### 3.6.3 Smart Configurator Settings

The sample code uses the Smart Configurator to add the GPTW, MTU, and ELC as described below. For details on how to add components, refer to section 3.1.4 Adding Components.

| Table 3.13 | Adding | Components | (GPTW0 and | GPTW1) |
|------------|--------|------------|------------|--------|
|------------|--------|------------|------------|--------|

| Item               | Description            |                         |  |  |
|--------------------|------------------------|-------------------------|--|--|
| Component          | General PWM Timer      | General PWM Timer       |  |  |
| Configuration name | Config_GPT0            | Config_GPT0 Config_GPT1 |  |  |
| Work mode          | Sawtooth-Wave PWM Mode |                         |  |  |
| Resource           | GPT0                   | GPT1                    |  |  |



Figure 3.41 GPT0 Settings (1/2)



| Advance setting   |  |   |
|---|--|---|
| A/D conversion start request setting  |  |   |
| GTADTRA GTADTRB   |  |   |
| Enable compare match (up-counting) A/D conversion   |  |   |
| Enable compare match (down-counting) A/D convo<br>Compare match value (GTADTRA)   |  |   |
|   | o<br>ffer operation is not performed   |   |
|   |  |   |
|   | transfer 🗸 🗸   |   |
| A/D converter start request signal monitor setting  |  |   |
|   | npare match interrupt  |   |
| Enable Stz Ellable GTCCRA con   | ipare materianter upt counting   |   |
| Interrupt setting   |  |   |
| inable GTCCRA input capture/compare match inte  |  |   |
| Enable GTCCRB input capture/compare match inter   |  |   |
| Enable GTCCRC compare match interrupt (GTCIC0)  | Priority Level 15 (highest)  |   |
| Enable GTCCRD compare match interrupt (GTCID0)  |  |   |
| Enable GTCCRE compare match interrupt (GTCIE0)  |  |   |
| Enable GTCCRF compare match interrupt (GTCIF0)  |  |   |
| Enable GTCNT overflow (GTPR compare match) inte   | terrupt (GTCIV0) Priority Level 15 (highest)   |   |
| Enable GTCNT underflow interrupt (GTCIU0)   | Priority Level 15 (highest)  |   |
| Interrupt and A/D converter start request skipping sett   | ting   |   |
| GTCIV0/GTCIU0 interrupt skipping function Skip  | pping is not performed ~   |   |
| GTCIV0/GTCIU0 interrupt skipping count Skip   | p count of 1 v   |   |
| Link GTCIA0 with GTCIV0/GTCIU0 interrupt skippin  |  |   |
| Link GTCIB0 with GTCIV0/GTCIU0 interrupt skipping   |  |   |
| Link GTCID0 with GTCIV0/GTCID0 interrupt skippin  |  |   |
| Link GTCIE0 with GTCIV0/GTCIU0 interrupt skipping   |  |   |
| Link GTCIF0 with GTCIV0/GTCIU0 interrupt skipping   | g function   |   |
|   |  |   |
|   | CIV0/GTCIU0 interrupt skipping function  |   |
| Link GTADTRB A/D converter start request with GTO   |  |   |
| Link GTADTRB A/D converter start request with GTC<br>Extended interrupt skipping setting  | CIV0/GTCIU0 interrupt skipping function  | ~   |
| Link GTADTRB A/D converter start request with GTC<br>Extended interrupt skipping setting<br>Extended interrupt skipping counter 1 count source  | CIV0/GTCIU0 interrupt skipping function Skipping is not performed  | ×   |
| Link GTADTRB A/D converter start request with GTC<br>Extended interrupt skipping setting<br>Extended interrupt skipping counter 1 count source<br>Skip count  | CIV0/GTCIU0 interrupt skipping function Skipping is not performed Skip count of 1  | ><br>>  |
| Link GTADTRB A/D converter start request with GTC<br>Extended interrupt skipping setting<br>Extended interrupt skipping counter 1 count source<br>Skip count<br>Extended interrupt skipping counter 2 count source  | CIV0/GTCIU0 interrupt skipping function<br>Skipping is not performed<br>Skip count of 1<br>Skipping is not performed   | ><br>><br>>   |
| Unk GTADTRB A/D converter start request with GTG Extended interrupt skipping setting Extended interrupt skipping counter 1 count source Skip count Extended interrupt skipping counter 2 count source Skip count  | CIV0/GTCIU0 interrupt skipping function<br>Skipping is not performed<br>Skip count of 1<br>Skipping is not performed<br>Skip count of 1  | × × × ×   |
| Link GTADTRB A/D converter start request with GTC<br>Extended interrupt skipping setting<br>Extended interrupt skipping counter 1 count source<br>Skip count<br>Extended interrupt skipping counter 2 count source  | CIV0/GTCIU0 interrupt skipping function<br>Skipping is not performed<br>Skip count of 1<br>Skipping is not performed   | × × × ×   |
| Link GTADTRB A/D converter start request with GTG Extended interrupt skipping setting Extended interrupt skipping counter 1 count source Skip count Extended interrupt skipping counter 2 count source Skip count Counter 2 initial skip count:   | CIV0/GTCIU0 interrupt skipping function<br>Skipping is not performed<br>Skip count of 1<br>Skipping is not performed<br>Skip count of 1<br>Skip count of 1   | > > > > > > > >   |
| Link GTADTRB A/D converter start request with GTG Extended interrupt skipping setting Extended interrupt skipping counter 1 count source Skip count Extended interrupt skipping counter 2 count source Skip count Counter 2 initial skip count: GTCCRB interrupt extended skipping function GTCCRC interrupt extended skipping function   | CIVO/GTCIU0 interrupt skipping function<br>Skipping is not performed<br>Skip count of 1<br>Skipping is not performed<br>Skip count of 1<br>Skin count of 1<br>No extended interrupt skipping<br>No extended interrupt skipping   | × 3<br>× 3<br>3<br>3<br>3<br>3<br>3<br>3<br>3<br>3<br>3<br>3<br>3<br>3<br>3<br>3<br>3<br>3  |
| Link GTADTRB A/D converter start request with GTG Extended interrupt skipping setting Extended interrupt skipping counter 1 count source Skip count Extended interrupt skipping counter 2 count source Skip count Counter 2 initial skip count: GTCCRB interrupt extended skipping function GTCCRD interrupt extended skipping function   | CIVO/GTCIU0 interrupt skipping function Skipping is not performed Skip count of 1 Skip count of 1 Skip count of 1 Skip count of 1 No extended interrupt skipping No extended interrupt skipping No extended interrupt skipping   | <ul> <li>S</li> <li>S</li></ul>   |
| Link GTADTRB A/D converter start request with GTA Extended interrupt skipping setting Extended interrupt skipping counter 1 count source Skip count Extended interrupt skipping counter 2 count source Skip count Counter 2 initial skip count GTCCRB interrupt extended skipping function GTCCRD interrupt extended skipping function GTCCRE interrupt extended skipping function  | CIVO/GTCIU0 interrupt skipping function Skipping is not performed Skip count of 1 Skip count of 1 Skip count of 1 Skip count of 1 No extended interrupt skipping   | <ul> <li>&gt;</li> <li>&gt;</li></ul> |
| Link GTADTRB A/D converter start request with GTA Extended interrupt skipping setting Extended interrupt skipping counter 1 count source Skip count Extended interrupt skipping counter 2 count source Skip count Counter 2 initial skip count GTCCRB interrupt extended skipping function GTCCRD interrupt extended skipping function GTCCRE interrupt extended skipping function GTCCRF interrupt extended skipping function  | CIVO/GTCIU0 interrupt skipping function  Skipping is not performed Skip count of 1  Skip count of 1  Skip count of 1  Skip count of 1 No extended interrupt skipping  | <ul> <li>S</li> <li>S</li></ul>   |
| Link GTADTRB A/D converter start request with GTA Extended interrupt skipping setting Extended interrupt skipping counter 1 count source Skip count Extended interrupt skipping counter 2 count source Skip count Counter 2 initial skip count GTCCRB interrupt extended skipping function GTCCRD interrupt extended skipping function GTCCRF interrupt extended skipping function  | CIVO/GTCIU0 interrupt skipping function  Skipping is not performed Skip count of 1  Skip count of 1  Skip count of 1  Skip count of 1 No extended interrupt skipping   | c c c c c c c c c c c c c   |
| Link GTADTRB A/D converter start request with GTA Extended interrupt skipping setting Extended interrupt skipping counter 1 count source Skip count Extended interrupt skipping counter 2 count source Skip count Counter 2 initial skip count GTCCRB interrupt extended skipping function GTCCRD interrupt extended skipping function GTCCRF interrupt extended skipping function Uverflow interrupt extended skipping function  | CIVO/GTCIU0 interrupt skipping function Skipping is not performed Skip count of 1 Skipping is not performed Skip count of 1 Skin count of 1 No extended interrupt skipping  | 2 2 2 2 2 2 2 4 4 4 4 4 4 4 4 4 4 4 4 4   |
| Link GTADTRB A/D converter start request with GTA Extended interrupt skipping setting Extended interrupt skipping counter 1 count source Skip count Extended interrupt skipping counter 2 count source Skip count Counter 2 initial skip count: GTCCRB interrupt extended skipping function GTCCRD interrupt extended skipping function GTCCRF interrupt extended skipping function GTCRF interrupt extended skipping function GTADTRA interrupt extended skipping function   | CIVO/GTCIU0 interrupt skipping function  Skipping is not performed Skip count of 1  Skip count of 1  Skip count of 1  Skip count of 1  No extended interrupt skipping  | <ul> <li>N</li> <li>N</li></ul>   |
| Link GTADTRB A/D converter start request with GTA Extended interrupt skipping setting Extended interrupt skipping counter 1 count source Skip count Extended interrupt skipping counter 2 count source Skip count Counter 2 initial skin count GTCCRB interrupt extended skipping function GTCCRC interrupt extended skipping function GTCCRF interrupt extended skipping function GTADTRA interrupt extended skipping function GTADTRB interrupt extended skipping function GTADTRB interrupt extended skipping function  | CIVO/GTCIU0 interrupt skipping function Skipping is not performed Skip count of 1 Skipping is not performed Skip count of 1 Skin count of 1 No extended interrupt skipping  | C C C C C C C C C C C C C C C C C C C   |
| Link GTADTRB A/D converter start request with GTA Extended interrupt skipping setting Extended interrupt skipping counter 1 count source Skip count Extended interrupt skipping counter 2 count source Skip count Counter 2 initial skip count GTCCRB interrupt extended skipping function GTCCRD interrupt extended skipping function GTCCRF interrupt extended skipping function GTCAPT interrupt extended skipping function GTADTRA interrupt extended skipping function GTADTRA interrupt extended skipping function Extended buffer transfer skipping setting  | CIVO/GTCIU0 interrupt skipping function  Skipping is not performed Skip count of 1  Skip count of 1  Skip count of 1  Skip count of 1  No extended interrupt skipping  |   |
| Link GTADTRB A/D converter start request with GTA Extended interrupt skipping setting Extended interrupt skipping counter 1 count source Skip count Extended interrupt skipping counter 2 count source Skip count Counter 2 initial skip count GTCCRB interrupt extended skipping function GTCCRD interrupt extended skipping function GTCCRF interrupt extended skipping function GTCAPT interrupt extended skipping function GTADTRA interrupt extended skipping function Extended buffer transfer extended skipping sting GTCCRA buffer transfer extended skipping function   | CIVO/GTCIU0 interrupt skipping function  Skipping is not performed Skip count of 1  No extended interrupt skipping  |   |
| Link GTADTRB A/D converter start request with GTA Extended interrupt skipping setting Extended interrupt skipping counter 1 count source Skip count Extended interrupt skipping counter 2 count source Skip count Counter 2 initial skip count GTCCRB interrupt extended skipping function GTCCRD interrupt extended skipping function GTCCRF interrupt extended skipping function GTCAPT interrupt extended skipping function GTADTRA interrupt extended skipping function GTADTRA interrupt extended skipping function Extended buffer transfer skipping setting  | CIVO/GTCIU0 interrupt skipping function  Skipping is not performed Skip count of 1  Skip count of 1  Skip count of 1  Skip count of 1  No extended interrupt skipping  |   |
| Link GTADTRB A/D converter start request with GTA Extended interrupt skipping setting Extended interrupt skipping counter 1 count source Skip count Extended interrupt skipping counter 2 count source Skip count Counter 2 initial skip count GTCCRB interrupt extended skipping function GTCCRD interrupt extended skipping function GTCCRF interrupt extended skipping function GTCAPT interrupt extended skipping function GTADTRA interrupt extended skipping function Extended buffer transfer extended skipping sting GTCCRA buffer transfer extended skipping function   | CIVO/GTCIU0 interrupt skipping function  Skipping is not performed Skip count of 1  No extended interrupt skipping  |   |
| Link GTADTRB A/D converter start request with GTA Extended interrupt skipping setting Extended interrupt skipping counter 1 count source Skip count Extended interrupt skipping counter 2 count source Skip count Counter 2 initial skip count GTCCRB interrupt extended skipping function GTCCRD interrupt extended skipping function GTCCRF interrupt extended skipping function GTCAPT interrupt extended skipping function GTADTRA interrupt extended skipping function GTCCRA buffer transfer extended skipping function  | CIVO/GTCIU0 interrupt skipping function  Skipping is not performed Skip count of 1  Skipping is not performed Skip count of 1  Skip count of 1  Skip count of 1  No extended interrupt skipping No extended interrupt ski |   |
| Link GTADTRB A/D converter start request with GTA Extended interrupt skipping setting Extended interrupt skipping counter 1 count source Skip count Extended interrupt skipping counter 2 count source Skip count Counter 2 initial skip count GTCCRB interrupt extended skipping function GTCCRD interrupt extended skipping function GTCCRF interrupt extended skipping function GTADTRA interrupt extended skipping function GTCRA buffer transfer extended skipping function GTCRA buffer trans | CIVO/GTCIU0 interrupt skipping function  Skipping is not performed Skip count of 1  Skipping is not performed Skip count of 1  Skip count of 1  Skip count of 1  No extended interrupt skipping No extended interrupt ski |   |
| Link GTADTRB A/D converter start request with GTG Extended interrupt skipping setting Extended interrupt skipping counter 1 count source Skip count Extended interrupt skipping counter 2 count source Skip count Counter 2 initial skin count GTCCRB interrupt extended skipping function GTCCRC interrupt extended skipping function GTCCRF interrupt extended skipping function GTCCRF interrupt extended skipping function GTCCRF interrupt extended skipping function GTADTRA interrupt extended skipping function GTADTRA interrupt extended skipping function GTCCRA buffer transfer extended skipping function GTCCRA buffer transfer extended skipping function GTCCRB buffer transfer extended skipping function GTADTRA buffer t | CIVO/GTCIU0 interrupt skipping function  Skipping is not performed Skip count of 1  Skipping is not performed Skip count of 1  Skip count of 1  Skip count of 1  No extended interrupt skipping No extended interrupt ski |   |
| Unk GTADTRB A/D converter start request with GTG  Extended interrupt skipping setting  Extended interrupt skipping counter 1 count source  Skip count  Extended interrupt skipping counter 2 count source  Skip count  Counter 2 initial skin count GTCCRB interrupt extended skipping function GTCCRC interrupt extended skipping function GTCCRF interrupt extended skipping function GTCCRF interrupt extended skipping function GTCCRF interrupt extended skipping function GTADTRA interrupt extended skipping function GTADTRA buffer transfer extended skipping function GTCCRB buffer transfer extended skipping function GTCRA buffer transfer extended skipping function GTADTRA buffer transfer extended skipping function GTAD  | CIVO/GTCIU0 interrupt skipping function  Skipping is not performed Skip count of 1  Skipping is not performed Skip count of 1  Skip count of 1  Skip count of 1  No extended interrupt skipping No extended interrupt ski |   |
| Link GTADTRB A/D converter start request with GTG Extended interrupt skipping setting Extended interrupt skipping counter 1 count source Skip count Extended interrupt skipping counter 2 count source Skip count Counter 2 initial skin count GTCCRB interrupt extended skipping function GTCCRC interrupt extended skipping function GTCCRF interrupt extended skipping function GTCCRF interrupt extended skipping function GTCCRF interrupt extended skipping function GTADTRA interrupt extended skipping function GTADTRA interrupt extended skipping function GTCCRA buffer transfer extended skipping function GTCCRA buffer transfer extended skipping function GTCCRB buffer transfer extended skipping function GTADTRA buffer t | CIVO/GTCIU0 interrupt skipping function  Skipping is not performed Skip count of 1  Skipping is not performed Skip count of 1  Skip count of 1  Skip count of 1  No extended interrupt skipping No extended interrupt ski |   |
| Link GTADTRB A/D converter start request with GTA  Extended interrupt skipping setting  Extended interrupt skipping counter 1 count source  Skip count  Extended interrupt skipping counter 2 count source  Skip count  Counter 2 initial skin count GTCCRB interrupt extended skipping function GTCCRC interrupt extended skipping function GTCCRD interrupt extended skipping function GTCCRF interrupt extended skipping function GTADTRA interrupt extended skipping function GTADTRA interrupt extended skipping function GTCCRA buffer transfer extended skipping function GTCCRB buffer transfer extended skipping function GTADTRA buffer transfe  | CIVO/GTCIU0 interrupt skipping function           Skipping is not performed           Skip count of 1           No extended interrupt skipping           No extended interrupt skipping <tr< td=""><td></td></tr<>  |   |
| □ Link GTADTRB A/D converter start request with GTG         Extended interrupt skipping counter 1 count source         Skip count         Extended interrupt skipping counter 1 count source         Skip count         Extended interrupt skipping counter 2 count source         Skip count         Counter 2 initial skip count:         GTCCRB interrupt extended skipping function         GTCCRC interrupt extended skipping function         GTCCRF interrupt extended skipping function         GTADTRA interrupt extended skipping function         GTADTRB interrupt extended skipping function         GTCCRA buffer transfer extended skipping function         GTCCRA buffer transfer extended skipping function         GTCCRA buffer transfer extended skipping function         GTCRA buffer transfer extended skipping function         GTADTRA buffer transfer extended skipping function         GTA  | CIVO/GTCIU0 interrupt skipping function           Skipping is not performed           Skip count of 1           No extended interrupt skipping           No extended interrupt skipping <tr< td=""><td></td></tr<>  |   |
| Link GTADTRB A/D converter start request with GTA  Extended interrupt skipping setting  Extended interrupt skipping counter 1 count source  Skip count  Counter 2 initial skin count:  GTCCR8 interrupt extended skipping function  GTCCRC interrupt extended skipping function  GTCCR6 interrupt extended skipping function  GTCCRF interrupt extended skipping function  GTCCRF interrupt extended skipping function  GTCCRF interrupt extended skipping function  GTCADTRA interrupt extended skipping function  GTCCRA buffer transfer extended skipping function  GTCCRA buffer transfer extended skipping function  GTCCRB buffer transfer extended skipping function  GTCCRB buffer transfer extended skipping function  GTADTRA buffer transfer extended ski  | CIVO/GTCIU0 interrupt skipping function           Skipping is not performed           Skip count of 1           Skip count of 1           Skin count of 1           Skin count of 1           No extended interrupt skipping  |   |
| Link GTADTRB A/D converter start request with GTA  Extended interrupt skipping setting  Extended interrupt skipping counter 1 count source  Skip count  Counter 2 initial skin count:  GTCCR8 interrupt extended skipping function  GTCCR0 interrupt extended skipping function  GTCCR6 interrupt extended skipping function  GTCCRF interrupt extended skipping function  GTCCRF interrupt extended skipping function  GTCCRF interrupt extended skipping function  GTCADTRA interrupt extended skipping function  GTCCRA buffer transfer extended skipping function  GTCCR8 buffer transfer extended skipping function  GTCCR8 buffer transfer extended skipping function  GTCCR8 buffer transfer extended skipping function  GTADTRA buffer transfer extended ski  | CIVO/GTCIU0 interrupt skipping function           Skipping is not performed           Skip count of 1           Skip count of 1           Skip count of 1           Skip count of 1           No extended interrupt skipping  |   |

Figure 3.42 GPT0 Settings (2/2)



# **RX** Family

# Synchronous Operation using MTU3/GPTW

| Components 🛍 🖆 🖯 🗄 🖆 🔻                     | Configure  | Ti  | mer count clock = 160MHz   |  |
|--|--|---|----------------------------|--|
| t T  | <ul> <li>Basic setting</li> </ul>  |   | (PCLKC)                    |  |
| type filter text                           | Count setting  | /   | (                          |  |
| Y 🗁 Startup                                | Clock source   | PCLKC   | ~ 160.000                  | (MHz)                                      |
| <ul> <li>Generic</li> <li>r_bsp</li> </ul> | Timer operation period   | 100   | μs                         | <ul> <li>(Actual value: 99.994)</li> </ul> |
| <ul> <li>✓ ➢ Drivers</li> </ul>            |  | 15999   | eq.                        | (Actual value: 55.554)                     |
| 👻 🗁 Event link controller                  | Period register value (GTPR1)  |   | Carrier period = 100us     |  |
| Config_ELC                                 | Buffer operation   | Buffer operation is not performed   |                            |  |
| Y Dimers                                   | Count direction  | Up-counting   | Count direction = up-count | ing  |
| Config_GPT0                                | Counter initial value  | 0   | Counter initial value = 0  |  |
| Config_MTU0                                | Input capture is operated at court   | nt stop   |                            |  |
| Config_MTU3                                | Compare match register and pin sett  |   |                            |  |
|  | GTCCRA GTCCRA input capture sou  | rces GTCCRB GTCCRB input capture sources  |                            |  |
|  | GTCCRA operation   | Compare match   | ~ 7999                     |  |
|  | Buffer operation   | Buffer operation is not performed   | Use GPTW1.GTCCRA a         | s compare match                            |
|  | GTIOC1A pin function   | PWM output pin  | GTCCRA initial va          | •  |
|  | Noise filter   | PCLKC   |                            |  |
|  |  |   | Set GTIOC1A pin as F       | WM output pin                              |
|  | GTIOC1A pin output duty  | Determined by compare matches   |                            |  |
|  | GTIOC1A pin negate control   | Disabled  | ~                          |  |
|  | Output at start/stop   | Start output 0; stop output 0   | Low output at co           | unt start                                  |
|  | Output at compare match  | Toggle output -   | Toggle output at GPTW1.GT0 | CRA compare match                          |
|  | Output at cycle end  | Toggle output   | Toggle output at           | cycle end                                  |
|  | Output after release of duty cycle   | Output value set when duty cycle is   | s set after release        |  |
|  | GTCCRC, GTCCRD, GTCCRE, GTCCRF   | setting<br>Compare match  | × 100                      |  |
|  | GTCCRC operation   |   | 100                        |  |
|  | GTCCRD operation   | Compare match   | ~ 100                      |  |
|  | GTCCRE operation   | Compare match   | ~ 100                      |  |
|  | GTCCRF operation   | Compare match   | ~ 100                      |  |
| Enable s                                   | Count start sources Count stop sou<br>Foftware source count start<br>FIETRGA signal edge selection<br>Oftware source count star<br>Rising of GTIOC1A input selection<br>Falling of GTIOC1A input selection | rces Counter clear sources Count up sources C<br>Disabled<br>rt<br>Disabled<br>Disabled | ount down sources          |  |
|  |  |   |                            |  |
|  | Rising of GTIOC1B input selection  | Disabled  |                            |  |
|  | Falling of GTIOC1B input selection   | Disabled  | . M.                       |  |
|  | ELCA event input   | ELCB event input  |                            |  |
|  |  | ELCD event input  |                            |  |
|  |  | ELCF event input  |                            |  |
|  |  | ELCH event input  |                            |  |
|  | Output stop setting  |   |                            |  |
|  | Output stop group select   | Group A   | ~                          |  |
|  | Enable simultaneous high output  |   |                            |  |
|  |  |   |                            |  |

Figure 3.43 GPT1 Settings



# Table 3.14 Adding Components (MTU0 and MTU3)

| Item               | Description    |             |
|--------------------|----------------|-------------|
| Component          | PWM Mode Timer |             |
| Configuration name | Config_MTU0    | Config_MTU3 |
| Operation          | PWM Mode 1     |             |
| Resource           | MTU0           | MTU3        |

| 10 T   | Synchronous mode setting  | MTU0.TGRB                   | compa        | re match                                    |
|--|---|-----------------------------|--------------|---|
| type filter text                               | nclude this channel in the sy   | nchronous operation (       | Please set   | synchronous operation of other channel)     |
| 👻 🗁 Startup                                    |   |                             |              |   |
| 👻 🗁 Generic                                    | TCNT0 counter setting   |                             |              |   |
| 💣 r_bsp  | Counter clear source  | IGRB0 compare match (U      | se TGRB0     | as a cycle register) \vee                   |
| <ul> <li>Drivers</li> </ul>                    | Counter clock selection   | PCLK                        | ~            | Rising edge                                 |
| <ul> <li>Event link controller</li> </ul>      |   |                             |              | Timer count clock = 160MHz                  |
| <ul> <li>Config_ELC</li> <li>Timers</li> </ul> | External clock pin setting  |                             |              | (PCLK)                                      |
| Config_GPT0                                    | Enable the noise filter for M   |                             |              |   |
| Config_GPT1                                    | Enable the noise filter for MT  | CLKC pin Enable the         | e noise filt | ter for MTCLKD pin                          |
| Config_MTU0                                    | Noise filter clock selection  | PCLK 😪                      |              |   |
| Config_MTU3                                    | General register setting  |                             |              |   |
|  | and the second se | 0. to . to                  |              | D. ff. to a fear har an and the second      |
|  |   | Output compare register     | ~            | Buffer transfer when compare match A occurs |
|  | TGRD0   | Dutput compare register     | ~            | Buffer transfer when compare match B occurs |
|  | TGRF0   | Output compare register     | ~            | Buffer tra Initial output value = low       |
|  | Output setting  |                             |              | Toggle output at compare mate               |
|  |   |                             | /            |   |
|  | MTIOC0A pin   | Output initial 0, toggle at | compare      | match ~                                     |
|  | When TGRB compare match   | Toggle output from MTIC     | COA pin      | Toggle output at TGRB compa                 |
|  | MTIOC0C pin   | Output disabled             |              | match                                       |
|  | When TGRD compare match   | 0 output from MTIOC0C       | pin          |   |
|  | DM/M autor to antiface  |                             | /            | Carrier period = 100us                      |
|  | PWM output setting  |                             | /            |   |
|  | PWM period  | 100                         | µs ~         | (Actual value: 100)                         |
|  | TGRA initial value  | 7999                        |              | MTU0.TGRA initial value setting             |
|  | TGRB initial value  | 15999                       |              |   |
|  | TGRC initial value  | 100                         |              |   |
|  | TGRD initial value  | 100                         |              |   |
|  | TGRE initial value  | 100                         |              |   |
|  |   | 100                         |              |   |
|  |   | 100                         |              |   |
|  | A/D converter start trigger setti   | ng                          |              |   |
|  | Enable start request on TGRA  | A compare match (MTU0       | TRGAN sig    | gnal)                                       |
|  | Enable start request on TGRE  | compare match (TRG0N        | signal)      |   |
|  | Interrupt setting   |                             |              |   |
|  | Enable TGRA compare match   | n interrupt (TGIA0) Prio    | rity Leve    | el 15 (highest)                             |
|  | Enable TGRB compare match   |                             |              | el 15 (highest)                             |
|  |   |                             |              |   |
|  | Enable TGRC compare match   |                             | rity Leve    | el 15 (highest)                             |
|  | Enable TGRD compare match   | h interrupt (TGID0) Prio    | rity Leve    | el 15 (highest) 🗠                           |
|  | Enable TGRE compare match   | interrupt (TGIE0) Prio      | rity Leve    | el 15 (highest) —                           |
|  | Enable TGRF compare match   | interrupt (TGIF0) Prio      | rity Leve    | el 15 (highest) 🔗                           |
|  | Enable overflow interrupt (TO   | CIVO) Prio                  |              | el 15 (highest)                             |
|  |   |                             |              |   |
|  | A/D conversion start request fra  |                             | ai setting   |   |
|  | ADSM0 pin Source Sou  | rce not selected 🗠          |              |   |
|  | ADSM1 pin Source Sou  | rce not selected            |              |   |

Figure 3.44 MTU0 Settings



# **RX** Family

| omponents 🖮 🖆 🖄 🗇 🗇 🤹                                      | -                              |                         |             | lear sou    |  |
|--|--------------------------------|-------------------------|-------------|-------------|--|
| ype filter text  | Synchronous mode setting       |                         |             | unter cle   |  |
| 🖌 🗁 Startup  | Include this channel in the    | synchronous operation   | (Please     | set synchr  | onous operation of other channel)                                |
| Y 🗁 Generic  | TCNT3 counter setting          |                         |             |             |  |
| 💣 r_bsp  | Counter clear source           | Counter clear on anot   | ther synch  | ronous cha  | innel ~  |
| <ul> <li>Drivers</li> <li>Event link controller</li> </ul> | Counter clock selection        | PCLK                    |             | ~ Risir     | ng edge 💎  |
| Config_ELC   | External clock pin setting     |                         |             | Tir         | mer count clock = 160MHz   |
| Y 🗁 Timers   | Enable the noise filter for f  | MTCLKA pin Enabl        | le the nois |             | (PCLK)   |
| <ul> <li>Config_GPT0</li> <li>Config_GPT1</li> </ul>       | Noise filter clock selection   | PCLK                    | ~           |             |  |
| Config_MTU0  | General register setting       |                         |             |             |  |
| Config_MTU3  | TGRC3                          | Output compare regi     | ster        | ∼ Buff      | fer transfer when compare match A occurs 🔗                       |
|  | TGRD3                          | Output compare regi     | ster        | ∼ Buff      | Initial value output = low<br>Toggle output at compare mate      |
|  | Output setting                 |                         |             | /           |  |
|  | MTIOC3A pin                    | Output initial 0, togg  | le at comp  | pare match  | ~  |
|  | When TGRB compare match        | Toggle output from N    | MTIOC3A     | pin         | ~  |
|  | MTIOC3C pin                    | Output disabled         |             |             | Toggle output at TGRB compa                                      |
|  | When TGRD compare match        | 0 output from MTIO      | C3C pin     |             | match  |
|  | PWM output setting             |                         |             |             |  |
|  |                                | 100                     | 1100        | 14 (A et    | rual value: 100)   |
|  | PWM period                     |                         | μs          | _           |  |
|  | TGRA initial value             | 7999 -                  | -           |             | TU3.TGRA initial value setting<br>TU3.TGRB initial value setting |
|  | TGRB initial value             | 11999 -                 | -           |             | US. TORD Initial value setting                                   |
|  | TGRC initial value             | 100                     | 4           |             |  |
|  | TGRD initial value             | 100                     |             |             |  |
|  | A/D converter start trigger se | tting                   |             |             |  |
|  | Enable start request on TG     | RA compare match (M     | TU3 TRGA    | N signal)   |  |
|  | Interrupt setting              |                         |             |             |  |
|  | Enable TGRA compare ma         | tch interrupt (TGIA3)   | Priority    | Level 15 (h | ighest) 😒  |
|  | Enable TGRB compare mat        | tch interrupt (TGIB3)   | Priority    | Level 15 (h |  |
|  | Enable TGRC compare mat        |                         | Priority    | Level 15 (h |  |
|  | Enable TGRD compare ma         |                         |             | Level 15 (h |  |
|  | Enable overflow interrupt      | 1.000 CO.               | Priority    | Level 15 (h |  |
|  | A/D conversion start request   | frame synchronization : | signal sett | ing         |  |
|  | ADSM0 pin Source So            | ource not selected 🔗    |             |             |  |
|  | ADSM1 pin Source So            | ource not selected 🔗    |             |             |  |

Figure 3.45 MTU3 Settings



#### Table 3.15 Adding Components (ELC)

| Item               | Description           |
|--------------------|-----------------------|
| Component          | Event Link Controller |
| Configuration name | Config_ELC            |
| Resource           | ELC                   |



Figure 3.46 ELC Settings



#### 3.6.4 Flowcharts

The following shows the processing of a component added after code generation by the Smart Configurator.

In the main function, the ELC is enabled, the count start function gpt\_start is read, and counting is started. If the value of the interrupt generation count flag (g\_int\_cnt) is equal to STOP\_INTERVAL (set to 3 in the sample code), MTU0 counting is stopped, MTU0.TCNT is cleared, and the interrupt generation count flag is updated to 0.

This sample code uses the following variables.

• g\_int\_cnt: variable for retaining interrupt generation count

This sample code uses the following constant.

• STOP\_INTERVAL: setting value that determines the interval at which MTU0 is stopped



Figure 3.47 main Function



In the count start function, the GTCIA0 interrupt is enabled and the GPT0 and GPT1 counting is started.

This function is newly created after code generation by the Smart Configurator.



Figure 3.48 Count Start Function

In the GTCIA0 interrupt handler function, the interrupt generation count flag is increased by 1.



Figure 3.49 GTCIA0 Interrupt Handler Function



# 3.6.5 Usage Notes

#### 3.6.5.1 Counting Starts for Multiple Channels

In this sample code, the CSTRT0 and CSTRT1 bits of timer software start register GTSTR are set at the same time in the gpt\_start function in order to start counting GPTW0 and GPTW1 at the same time.

When using the R\_Config\_GPTm\_Start (m = 0, 1) function generated by the Smart Configurator, the counting starts timing may not be the same because each of the functions are read.

For details, refer to RX66T Group User's Manual: Hardware, section 24.3.8.1 Synchronous Operation by Software.

#### 3.6.5.2 Operations in Response to Event Signal from ELC

This sample code explains how to perform a count start operation when an event signal is received from the ELC. The MTU can also perform a count restart (counter clearing) operation and input capture operation as interlinked operations.

For details, refer to RX66T Group User's Manual: Hardware, section 22.8.2 MTU Operations in Response to Receiving Event Signals from the ELC.

## 3.6.5.3 Notes on Timer Mode Register Settings for ELC Event Input

When setting the MTU as the destination resource for the ELC, set the timer mode register (TMDR) for the corresponding channel to the initial value (00h).

For details, refer to RX66T Group User's Manual: Hardware, section 22.6.26 Notes on Timer Mode Register Setting for ELC Event Input.

# 3.6.5.4 Event Signal Output to ELC

Although this sample code describes the operation of receiving an event signal from the ELC, it is possible to output an interrupt request signal from the MTU to the ELC as an event signal.

For details, refer to RX66T Group User's Manual: Hardware, sections 19. Event Link Controller (ELC) and 22.8.1 Event Signal Output to the ELC.

#### 3.6.5.5 Usage Notes on MTU Operation by Event Signal Reception from the ELC

Precautions must be taken when the MTU is used in count start operation or count restart (count clearing) operation by event link.

For details, refer to RX66T Group User's Manual: Hardware, section 22.8.3 Usage Notes on MTU Operation by Event Signal Reception from the ELC.



# 4. GPTW Sample Codes

# 4.1 Common

# 4.1.1 Sample Code List

This application note provides the following sample codes created with the Smart Configurator.

Sample codes can be downloaded from the Renesas Electronics website.

| Table 4.1 | GPTW Sample Code List |
|-----------|-----------------------|
|-----------|-----------------------|

| Name   | Sample Code Usage Conditions                            | Ref. |
|--|---|------|
| Synchronous Operation by Software in Sawtooth-     | Sawtooth-wave PWM mode                                  | 4.2  |
| Wave PWM Mode                                      | Software (GTSTR register) synchronous start             |      |
| r01an6282_rx66t_gptw_sawtooth_pwm_sync.zip         | <ul> <li>Software (GTSTP and GTCLR register)</li> </ul> |      |
|  | synchronous stop/clearing                               |      |
| Synchronous Operation (Phase Shift) by Software    | Sawtooth-wave PWM mode                                  | 4.3  |
| in Sawtooth-Wave PWM Mode                          | Software (GTSTR register) synchronous start             |      |
| r01an6282_rx66t_gptw_sawtooth_pwm_sync_shift.zip   | <ul> <li>Software (GTSTP and GTCLR register)</li> </ul> |      |
|  | synchronous stop/clearing                               |      |
|  | Phase shift by GTCNT counter value                      |      |
| Synchronous Operation (Phase Shift) by Software    | Triangle-wave PWM mode 1                                | 4.4  |
| in Triangle-Wave PWM Mode                          | Software (GTSTR register) synchronous start             |      |
| r01an6282_rx66t_gptw_triangle_sync_shift.zip       | Phase shift by GTCNT counter value                      |      |
| Synchronous Operation by Event Input from ELC      | Sawtooth-wave PWM mode                                  | 4.5  |
| r01an6282_rx66t_gptw_sawtooth_1st_elc_sync.zip     | Hardware (ELC) synchronous start                        |      |
|  | Hardware (ELC) synchronous stop/clearing                |      |
| Synchronous Operation by External Trigger Input    | Sawtooth-wave PWM mode                                  | 4.6  |
| r01an6282_rx66t_gptw_sawtooth_1st_trigger_sync.zip | Hardware (external trigger) synchronous start           |      |
|  | Hardware (external trigger) synchronous                 |      |
|  | stop/clearing   |      |



## 4.1.2 Folder Structure

The main folder structure of a sample code is as follows.



Figure 4.1 GPTW Folder Structure



# 4.1.3 File Structure

The main file structure of a sample code is as follows.

| File Name                | Description  |
|--------------------------|--|
| [Project name].c         | main Function  |
|                          | This is the main function.   |
|                          | The Smart Configurator generates an empty function. The necessary processing for each sample code is described here. |
| Config_GPTn.c*           | R Config GPTn Create Function  |
|                          | This is the GPTW's initialization function.  |
|                          | The initialization function based on the settings in the Smart Configurator is                                       |
|                          | generated by the Smart Configurator.   |
|                          | The call for this function is generated by the Smart Configurator. This function                                     |
|                          | is called in the R_SystemInit function executed before the main function.  |
|                          | R Config GPTn Start Function   |
|                          | This is the GPTW's count start function.   |
|                          | This function is generated by the Smart Configurator.  |
|                          | In the sample codes, this function is called from the main function  |
|                          | R_Config_GPTn_Stop Function  |
|                          | This is the GPTW's count stop function.  |
|                          | This function is generated by the Smart Configurator.  |
|                          | This function is not used in the sample codes.   |
| Config_GPTn_user.c*      | r_Config_GPTn_Create_UserInit Function   |
|                          | This is the GPTW's user initialization function.   |
|                          | The Smart Configurator generates an empty function. The necessary  |
|                          | processing for each sample code is described here.   |
|                          | This is the last function to be called in the R_Config_GPTn_Create function  |
|                          | generated by the Smart Configurator.   |
|                          | r_Config_GPTn_[interrupt name]_interrupt Function  |
|                          | This is the interrupt handler function.  |
|                          | The Smart Configurator generates an empty function. The necessary  |
|                          | processing for each sample code is described here.   |
| Config_GPTn.h*           | This is the header file that defines GPTW related functions.   |
|                          | This file is included in the r_smc_entry.h file generated by the Smart   |
|                          | Configurator.  |
|                          | To use GPTW related functions, be sure to include the r_smc_entry.h file.  |
| * n indicates channel nu | mbor   |

\*: n indicates channel number



# 4.1.4 Adding Components

The sample codes use the Smart Configurator to add the GPTW as described below.

# Table 4.3 Adding Components

| Item               | Description  |
|--------------------|--|
| Component          | General PWM Timer ((1) in figure below)                          |
| Configuration name | Sample codes use the default setting name                        |
| Work mode          | Reference the section for each sample code ((2) in figure below) |
| Resource           | Reference the section for each sample code ((3) in figure below) |

| 😢 New Component         |                       |                  |                         |         | ×  |
|-------------------------|-----------------------|------------------|-------------------------|---------|----|
| Software Component      | t Selection           |                  |                         |         |    |
| Select component from   |                       |                  |                         |         | -  |
| Category All            |                       |                  |                         |         | ~  |
| Function All            |                       |                  |                         |         | ~  |
| Filter                  |                       |                  |                         |         |    |
| Components              |                       | Short Name       | Type                    | Version | ^  |
| Event Link Controller   |                       |                  | Code Generator          | 1.7.0   |    |
| Beneral PWM Timer       |                       |                  | Code Generator          | 1.5.2   |    |
| # Group Scan Mode S1    | 12AD                  |                  | Code Generator          | 1.10.0  |    |
| #I2C Master Mode        |                       |                  | (1) Select General PWM  | Timer   | ~  |
| Show only latest vers   |                       | L                |                         |         |    |
| Hide items that have    | duplicated functiona  | ity              |                         |         |    |
| Description             |                       |                  | 1.0000175               |         |    |
| This software compone   | ent provides configur | ations for Gener | al PWM Timer.           |         | ^  |
|                         |                       |                  |                         |         | ~  |
| Download the latest FIT | drivers and middlewa  | ire              |                         |         |    |
| ?                       | < Back                | Next >           | Finish                  | Cancel  |    |
|                         |                       |                  |                         |         |    |
| 😢 New Component         |                       |                  |                         |         | ×  |
| Add new configurati     | ion for selected co   | mponent          |                         |         | #  |
|                         |                       |                  |                         |         |    |
| General PWM Timer       | 0                     |                  |                         |         |    |
|                         | Config_GPT0           |                  |                         | _       |    |
| Work mode:              | Saw-wave PWM mo       | de               |                         |         | ~  |
| Resource:               | GPT0                  |                  |                         |         | ~  |
|                         |                       |                  |                         |         |    |
|                         |                       | /                | (2) Differs for each sa | mple co | de |
|                         | (2) D:#               | rs for each sa   | mplo codo               |         |    |
|                         | (3) Dille             |                  | Inpie code              |         |    |
|                         |                       |                  |                         |         |    |
| ?                       | < Back                | Next >           | Finish                  | Cancel  |    |

Figure 4.2 Adding Components



# 4.1.5 Pin Settings

Figure 4.3 shows an example of pin settings using the Smart Configurator.

Configure the pins after setting the GPTW. For GPTW settings, refer to "Smart Configurator Settings" for each sample code.

Pin settings are carried out in the R\_Config\_GPTn\_Create function generated by the Smart Configurator.

| ardware Resource 🛛 🕀 🖻 🔩 🟯                          | Pin Functi   | on             |                 |                     | 2 🖬 🖬 🔤       |          |         |  |  |  |
|---|--------------|----------------|-----------------|---------------------|---------------|----------|---------|--|--|--|
| Type filter text                                    | cter)        | All            |                 |                     |               |          |         |  |  |  |
| Interrupt controller unit                           | Enabled      | Function       | Assignment      |                     | Pin Number    | Directi  | Remarks |  |  |  |
| <ul> <li>Multi-function timer pulse unit</li> </ul> | $\checkmark$ | <b>GTIOCOA</b> | PD2/TRCLK/A7/GT | IOC2B/GTIOC0A/GTIOC | 23            | 10       |         |  |  |  |
| <ul> <li>MTU0</li> </ul>                            |              | GTIOCOA#       | Not assigned    |                     | Not assigned  | None     |         |  |  |  |
| <ul> <li>MTU1</li> </ul>                            |              | GTIOCOB        | Not assigned    |                     | Not assigned  | None     |         |  |  |  |
| <ul> <li>MTU2</li> </ul>                            |              | GTIOC0B#       | Not assigned    |                     | Not assigned  | None     |         |  |  |  |
| MTU3  |              |                |                 |                     |               |          |         |  |  |  |
| MTU4  |              |                |                 | Click Assignme      | ent to displa | w availa | able    |  |  |  |
| MTU5  |              |                |                 | pins, then sele     |               |          |         |  |  |  |
| MTU6  |              |                |                 |                     |               |          | ,cu     |  |  |  |
| MTU7  |              |                |                 |                     |               |          |         |  |  |  |
| MTU9  |              |                |                 |                     |               |          |         |  |  |  |
| General PWM timer                                   |              |                |                 |                     |               |          |         |  |  |  |
| @ GPT0  |              |                |                 |                     |               |          |         |  |  |  |
| SPT1  |              |                |                 |                     |               |          |         |  |  |  |
| GPT2  |              |                |                 |                     |               |          |         |  |  |  |
| GPT3 Select the chan                                | nel used l   | by the GP      | ΥT              |                     |               |          |         |  |  |  |
| GPT4  |              |                |                 |                     |               |          |         |  |  |  |
| GPT5  |              |                |                 |                     |               |          |         |  |  |  |
| GPT6  |              |                |                 |                     |               |          |         |  |  |  |
| GPT7  |              |                |                 |                     |               |          |         |  |  |  |
| GFT   |              |                | -               |                     |               |          |         |  |  |  |
| ■ GPT8  |              | t Pins tab     |                 |                     |               |          |         |  |  |  |
|   | Selec        |                |                 |                     |               |          |         |  |  |  |

Figure 4.3 Pin Settings



#### 4.1.6 Interrupt Settings

Figure 4.4 shows an example of interrupt settings using the Smart Configurator. For details on Software Configurable Interrupt A, refer to Renesas RX66T Group User's Manual Hardware, section 14.4.5.1 Software Configurable Interrupt A.

Configure interrupts after setting the GPTW settings. For GPTW settings, refer to "Smart Configurator Settings" for each sample code.

Interrupt settings can be configured in the R\_Config\_GPTn\_Create function, R\_Config\_GPTn\_Start function, and R\_Config\_GPTn\_Stop function, all of which are generated by the Smart Configurator.

The interrupt hander function is created with the name r\_Config\_GPTn\_[interrupt name]\_interrupt in the Config\_GPTn\_user.c file generated by the Smart Configurator.



Figure 4.4 Interrupt Settings

Only GTCIE0, GTCIF0 and GDTE0 are selected for GPTW interrupts by default in the Interrupts tab of the Smart Configurator. To use interrupts configured in the Components tab, the interrupts must be selected in the Interrupts tab. The following shows the status and error message when a selection is missing.

| Up  | Type filter text | ype filter text  |            |                 |               |                |  |  |  |  |
|---|------------------|------------------|------------|-----------------|---------------|----------------|--|--|--|--|
| Down  | Vector Number    | Interrupt        | Peripheral | Priority        | Status        | Fast Interrupt |  |  |  |  |
| DOWIT   | 185              | CMPC5            | CMPC5      | Level 15        |               |                |  |  |  |  |
|   | 208              | INTA208 (GTCIA0) | GPTW0      | Level 15        |               |                |  |  |  |  |
|   | 209              | INTA209 (GTCIV0) | GPTW0      | Level 15        |               |                |  |  |  |  |
|   | 210              | INTA210 (TGIC0)  | MTU0       | Level 15        |               |                |  |  |  |  |
|   | 211              | INTA211 (TGID0)  | MTU0       | Level 15        |               |                |  |  |  |  |
|   | 212              | INTA212 (TCIV0)  | MTU0       | Interrupt "GTCI | U0" selection |                |  |  |  |  |
| Overview Board Clocks System Components Pins Interrupts |                  |                  |            | from Fig. 4.4   |               |                |  |  |  |  |
| 🚨 コンフィグレー   | -ションチェック 🛙       |                  |            |                 |               | -              |  |  |  |  |
| 1 error, 0 war  | nings, 0 others  |                  |            | Error n         | nessage       |                |  |  |  |  |
| Description   |                  |                  | ^          |                 |               | Туре           |  |  |  |  |
| Interrur  | ot (1 item)      |                  |            |                 |               |                |  |  |  |  |

Figure 4.5 Interrupt Settings (Interrupt Selection Missing)


# 4.2 Synchronous Operation by Software in Sawtooth-Wave PWM Mode

• Target sample code file name: r01an6282\_rx66t\_gptw\_sawtooth\_pwm\_sync.zip

#### 4.2.1 Overview

In the GPTW sawtooth-wave PWM mode, synchronous start can be performed using the GTSTR register, synchronous stop using the GTSTP register and synchronous clearing using the GTCLR register.

This section describes a sample code that repeatedly performs synchronous count start and synchronous stop/clearing for GPTW0 to GPTW3 (channels 0 to 3) by software source according to the compare match interrupt of MTU0 (channel 0).

The following list provides the MTU and GPTW settings used in the sample code.

| <ul> <li>MTU0 (channel 0)</li> <li>Use normal mode timer</li> <li>Initial output value = low</li> <li>Carrier period = 200µs</li> <li>Timer counter clock = 160MHz (PCLKC)</li> <li>Use TGRA as period register</li> <li>Timer counter clear source = TGRA compare match</li> <li>Toggle output at TGRA compare match</li> </ul>  |   |
|---|---|
| <ul> <li>GPTW0 to GPTW3 (channels 0 to 3) <ul> <li>Use sawtooth-wave PWM mode</li> <li>Low output at counting starts, low output at counting stops</li> <li>Low output at cycle end</li> <li>Carrier period = 400µs</li> <li>Timer counter clock = 160MHz (PCLKC)</li> <li>Use GTPR as period register <ul> <li>Count direction = up-counting</li> <li>Counter initial value = 0</li> </ul> </li> <li>Use GPTWn.GTCCRA as duty register (n = 0 to 3)</li> <li>Use GPTWn.GTCCRB as duty register (n = 0 to 3)</li> <li>Use GPTWn.GTCCRB as duty register (n = 0 to 3)</li> <li>Use GPTWn.GTCCRB as duty register (n = 0 to 3)</li> <li>Use GPTWn.GTCCRB as duty register (n = 0 to 3)</li> <li>Use GTIOCnB pin as PWM output pin</li> <li>High output at GPTWn.GTCCRB compare match</li> </ul> </li> <li>Software source count start, software source count stop, and software source count clear enabled</li> </ul> | Set in Smart Configurator.<br>For Setting Methods,<br>refer to section 4.2.3. |



The structure of this sample code is shown below.



Figure 4.6 Sample Code Structure



#### 4.2.2 Operation Details

The sample code operations are shown in Figure 4.7. Use the TGRA of MTU0 as the period register to set the count synchronous start or synchronous stop/clearing for GPTW0 to GPTW3 when a TGRA compare match interrupt is generated.

- Synchronous start When the first TGRA compare match interrupt is generated, software start register GPTW0.GTSTR is set and GPTW0 to GPTW3 start counting in synchronization ((1) in Figure 4.7).
- Synchronous stop/clearing When the third TGRA compare match interrupt is generated, software stop register GPTW0.GTSTP and software clear register GPTW0.GTCLR are set, and counting stops and the counters are cleared in synchronization ((2) in Figure 4.7).





Figure 4.7 Sample Code Operations



#### 4.2.3 Smart Configurator Settings

The sample codes use the Smart Configurator to add the MTU and GPTW as described below. For details on how to add MTU components, refer to section 3.1.4 Adding Components, and for details on how to add GPTW components, refer to section 4.1.4 Adding Components.

| Table 4.4 | Adding | Components | (MTU0) |
|-----------|--------|------------|--------|
|-----------|--------|------------|--------|

| Item                | Description       |
|---------------------|-------------------|
| Component           | Normal Mode Timer |
| Configuration name  | Config_MTU0       |
| Input capture/      | 2 pins            |
| Output compare pins |                   |
| Resource            | MTU0              |



|  | Synchronous mode settin  | g  | Timer   | counter c  | ear sour   | ce =                                     |                     |
|--|--|--|---|--|--|--|---------------------|
| vpe filter text                              | Include this channel in  | the synchronou   |   | RA compa   |  |  |                     |
| <ul> <li>Startup</li> <li>Generic</li> </ul> | TCNT0 counter setting  |  |   |  |  |  |                     |
| e ourience                                   | Counter clear source   | TGRA0 compare  | match/input captu   | re (Use TGRA   | ) as a cycle re  | egister) 🗸                               |                     |
| <ul> <li>Drivers</li> <li>Timers</li> </ul>  | Counter clock selection  | PCLK   | ×   | Rising edg   | e  |  |                     |
| Config_GPT0                                  | External clock pin setting   |  |   | Tin  | ner count  | clock =                                  | 160MHz              |
| Config_GPT1                                  | Enable the noise filter  | for MTCLKA pin   | Enable the no   | ise  | (P   | CLKC)                                    |                     |
| Config_GPT2                                  | Enable the noise filter  | for MTCLKC pin   | Enable the no   | ise filter for M   | TCLKD pin  |  |                     |
| Config_MTU0                                  | Noise filter clock selection   |  | PCLK 🗠  |  |  |  |                     |
|  | General register setting   |  |   |  |  |  |                     |
|  | TGRA0  | Output compare   | register ~  | 200  |  | µs ~                                     | (Actual value: 200) |
|  | TGRB0  | Output compare   | register 🗸 🗸  | 100  | $\geq$   | µs ~                                     | (Actual value: 100) |
|  | TGRC0  | Output compare   | register ~  | 100  |  | Carrier p                                | eriod = 200µs       |
|  | TGRD0  | Output compare   | register ~  | 100  | L  | μς με                                    | (Actual value: 100) |
|  | TGREO  | Output compare   | register 🗸  | 100  |  | µs ~                                     | (Actual value: 100) |
|  | TGRF0  | Output compare   | register ~  | 100  |  | µs ~                                     | (Actual value: 100) |
|  | Input/Output setting   |  |   |  |  |  |                     |
|  |  | Input/Output setting MTIOC0A pin Output initial 0, toggle at compare match Initial output value = low                                    |   |  |  |  |                     |
|  | MTIOCOA pin  | State of the state of  | oggie at compare  | match  | Togg   | le output                                | t at compare m      |
|  | MTIOCOB pin  | Output disabled  |   |  |  |  |                     |
|  | MTIOC0C pin  | Output disabled  |   |  |  | ~  | Use noise filter    |
|  | MTIOC0D pin  | MTIOC0D pin Output disabled V Use noise filter   |   |  |  |  |                     |
|  | Noise filter setting   |  |   |  |  |  |                     |
|  | Noise filter clock selection   | PCLK   | 0   |  |  |  |                     |
|  | A/D an and the start this are  | r setting  |   |  |  |  |                     |
|  | A/D converter start trigge   | Jetting  |   |  |  |  |                     |
|  | Enable start request or  |  | ure/compare mate  | ch (MTU0 TRG   | AN signal)   |  |                     |
|  |  | TGRA input capt  |   |  | AN signal)   |  |                     |
|  | Enable start request or  | TGRA input capt  |   |  | AN signal)   |  |                     |
|  | Enable start request or<br>Enable start request or   | n TGRA input capt  | natch (TRG0N sigr   | al)  | AN signal)<br>Level 15 (h                                | ighest)                                  |                     |
|  | Enable start request or Enable start request or Interrupt setting Enable TGRA input cap  | TGRA input capt<br>TGRE compare n<br>ture/compare ma   | natch (TRG0N sigr   | aal)<br>A0) Priority   |  |  |                     |
| Enable TGRA compa                            | Enable start request or     Enable start request or     Interrupt setting     Inable TGRA input cap     Interrupt setting     Inable TGRA input cap     It cap | n TGRA input capt<br>n TGRE compare n<br>uture/compare ma<br>ture/compare ma   | natch (TRG0N sign   | aal)<br>A0) Priority<br>0) Priority  | Level 15 (h  | ighest) 🗠                                |                     |
| Enable TGRA compa                            | Enable start request or     Enable start request or     Interrupt setting     Inable TGRA input cap     Interrupt setting     Inable TGRA input cap     It cap | a TGRA input capt<br>a TGRE compare n<br>ture/compare ma<br>ture/compare ma  | natch (TRGON sign<br>tch interrupt (TGI/<br>tch interrupt (TGIE<br>tch interrupt (TGIE  | A0) Priority<br>20) Priority<br>20) Priority   | Level 15 (h<br>Level 15 (h                               | ighest) ~                                |                     |
| Enable TGRA compa                            | Enable start request or<br>Enable start request or<br>Interrupt setting<br>Interrupt setting<br>Enable TGRA input cap<br>tr cap                                | n TGRA input capt<br>n TGRE compare n<br>ture/compare ma<br>ture/compare ma<br>ture/compare ma   | natch (TRGON sign<br>ttch interrupt (TGI/<br>tch interrupt (TGIE<br>tch interrupt (TGIE<br>ttch interrupt (TGIE                         | A0) Priority<br>20) Priority<br>20) Priority   | Level 15 (h<br>Level 15 (h<br>Level 15 (h                | ighest) ~<br>ighest) ~                   |                     |
| Enable TGRA compa                            | Enable start request or  Enable start request or  Interrupt setting  Finable TGRA input cap  are match interrupt  t cap  t cap  t cap  Enable TGRD input cap   | a TGRA input capt<br>a TGRE compare n<br>ture/compare ma<br>ture/compare ma<br>ture/compare ma<br>nture/compare ma<br>match interrupt (1 | natch (TRG0N sign<br>itch interrupt (TGI/<br>tch interrupt (TGIE<br>tch interrupt (TGIC<br>itch interrupt (TGII<br>itch interrupt (TGII | <ul> <li>A0) Priority</li> <li>A0) Priority</li> <li>A0) Priority</li> <li>A0) Priority</li> <li>A1) Priority</li> <li>A2) Priority</li> </ul> | Level 15 (h<br>Level 15 (h<br>Level 15 (h<br>Level 15 (h | ighest)<br>ighest)<br>ighest)<br>ighest) |                     |

Figure 4.8 MTU0 Settings



#### Table 4.5 Adding Components (GPTW0 to GPTW3)

| Item               | Description      |                        |             |             |  |  |
|--------------------|------------------|------------------------|-------------|-------------|--|--|
| Component          | General PWM Tir  | mer                    |             |             |  |  |
| Configuration name | Config_GPT0      | Config_GPT1            | Config_GPT2 | Config_GPT3 |  |  |
| Work mode          | Sawtooth-Wave PV | Sawtooth-Wave PWM Mode |             |             |  |  |
| Resource           | GPT0             | GPT1                   | GPT2        | GPT3        |  |  |

# Figure 4.9 to Figure 4.12 show the Config\_GPT0 settings. The same settings apply to GPT1 to GPT3. As the output duty cycles differ, the GTCCRA and GTCCRB setting values for each channel also differ.



Figure 4.9 GPT0 Settings (1/4)









Figure 4.11 GPT0 Settings (3/4)

| GTCCRA GTCCRA input capture sources | GTCCRB GTCCRB input capture sources           |   |
|-------------------------------------|---|---|
| GTCCRB operation                    | Compare match                                 | ~ 19199   |
| Buffer operation                    | Buffer operation is not performed             | Use GPTW0.GTCCRB as compare match                           |
| GTIOC0B pin function                | PWM output pin                                | GPTW0.GTCCRB initial value setting                          |
| Noise filter                        | PCLKC   |   |
| GTIOC0B pin output duty             | Determined by compare matches                 | Set GTIOC0B pin as PWM output pin                           |
| GTIOC0B pin negate control          | Disabled                                      |   |
| Output at start/stop                | Start output 0; stop output 0                 |   |
| Output at compare match             | Output 1                                      | Low output at counting starts, low output at counting stops |
| Output at cycle end                 | Output 0                                      | High output at GPTW0.GTCCRB compare match                   |
| Output after release of duty cycle  | Output value set when duty cycle is set after |   |





#### 4.2.4 Flowcharts

The following flowchart shows the main function processing of a function added after code generation by the Smart Configurator.



Figure 4.13 main Function

In the TGIA0 interrupt handler function, the control register for GPTW synchronous start or synchronous stop/clearing is set according to the current interrupt generation count.

This sample code uses the following variable.

• s\_int\_cnt: interrupt generation count variable for repeating synchronous start and synchronous stop/clearing operations



Figure 4.14 TGIA0 Interrupt Handler Function



#### 4.2.5 Usage Notes

#### 4.2.5.1 Counting Starts for Multiple Channels

In this sample code, the CSTRT0 to CSTRT3 bits of timer software start register GTSTR are set at the same time in the r\_Config\_MTU0\_tgia0\_interrupt function to start counting the GPTW0 to GPTW3 channels at the same time.

When using the R\_Config\_GPTm\_Start (m = 0 to 3) function generated by the Smart Configurator, the counting starts timing may not be the same because each of the functions are read.

For details, refer to RX66T Group User's Manual: Hardware, section 24.3.8.1 Synchronous Operation by Software.

#### 4.2.5.2 Inter-Channel Synchronous Operation Setting Register by Software

The GTSTR, GTSTP and GTCLR registers of each channel are common registers, and the channel operation at the bit position written to 1b can be performed, regardless of which channel register is updated. Writing 0b does not cause any change in counter operation or register value.

For details, refer to RX66T Group User's Manual: Hardware, sections 24.2.2 General PWM Timer Software Start Register (GTSTR), 24.2.3 General PWM Timer Software Stop Register (GTSTP), and 24.2.4 General PWM Timer Software Clear Register (GTCLR).

#### 4.2.5.3 Order of Priority in Events

In this sample code, synchronous start/stop by software can be realized by setting multiple bits of the GTSTR and GRSTP registers to 1b at the same time.

When start/stop by a hardware source set in GTSSR/GTPSR conflicts with the CPU writing (GTSTR writing/GTSTP writing), the CPU writing takes priority.

For details, refer to RX66T Group User's Manual: Hardware, section 24.10.5 Order of Priority in Events, (2) The GTCR.CST Bit.



# 4.3 Synchronous Operation (Phase Shift) by Software in Sawtooth-Wave PWM Mode

• Target sample code file name: r01an6282\_rx66t\_gptw\_sawtooth\_pwm\_sync\_shift.zip

#### 4.3.1 Overview

In GPTW sawtooth-wave PWM mode, synchronous start can be performed using the GTSTR register, and synchronous stop using the GTSTP register. Count start can be performed with phase differences among channels by setting the GTCNT counter value for each channel before the count start.

This section describes a sample code that repeatedly performs synchronous start/stop/clearing for GPTW0 to GPTW3 (channels 0 to 3) by software source, by setting the counter initial value with phase differences among channels using the Smart Configurator.

The following list provides the MTU and GPTW settings used in the sample code.

- MTU0 (channel 0)
  - Use normal mode timer
  - Initial output value = low
  - Carrier period = 200µs
  - Timer counter clock = 160MHz (PCLKC)
  - Use TGRA as period register
    - Timer counter clear source = TGRA compare match
    - Toggle output at TGRA compare match
- GPTW0 to GPTW3 (channels 0 to 3)
  - Use sawtooth-wave PWM mode
  - Low output at counting starts, low output at counting stops
  - Low output at cycle end
  - Carrier period = 400µs
  - Timer counter clock = 160MHz (PCLKC)
  - Use GTPR as period register
    - Count direction = up-counting
    - GPTW0 counter initial value = 9599 (15% of cycle)
    - GPTW1 counter initial value = 6399 (10% of cycle)
    - GPTW2 counter initial value = 3199 (5% of cycle)
    - GPTW3 counter initial value = 0
  - Use GPTWn.GTCCRA as duty register (n = 0 to 3)
    - Use GTIOCnA pin as PWM output pin
      - High output at GPTWn.GTCCRA compare match
  - Use GPTWn.GTCCRB as duty register (n = 0 to 3)
    - Use GTIOCnB pin as PWM output pin
    - High output at GPTWn.GTCCRB compare match
  - Software source count start, software source count stop, and software source count clearing enabled

Set in Smart Configurator.

- For Setting Methods,
- refer to section 4.3.3.



The structure of this sample code is shown below.



Figure 4.15 Sample Code Structure



#### 4.3.2 Operation Details

The sample code operations are shown in Figure 4.16. Use the TGRA of MTU0 as the period register to set the count synchronous start or synchronous stop/clearing for GPTW0 to GPTW3 when a TGRA compare match interrupt is generated.

• Synchronous start

When the first TGRA compare match interrupt (TGIA0) is generated, GPTW0.GTSTR is set and GPTW0 to GPTW3 counting starts in synchronization from the counter initial value of each channel, enabling phase shift start (count start with phase shift differences among channels) ((1) in Figure 4.16). After the second count start, the phase shift does not occur because the counter initial value set for each channel is initialized by synchronous clearing ((2) in Figure 4.16).

• Synchronous stop/clearing When the 4th TGRA compare match interrupt is generated, software stop register GPTW0.GTSTP and software clear register GPTW0.GTCLR are set, GPTW0 to GPTW3 counting stops in synchronization, and the counter is cleared ((3) in Figure 4.16).





Figure 4.16 Sample Code Operations



#### 4.3.3 Smart Configurator Settings

The sample codes use the Smart Configurator to add the MTU and GPTW as described below. For details on how to add MTU components, refer to section 3.1.4 Adding Components, and for details on how to add GPTW components, refer to section 4.1.4 Adding Components.

| Item                | Description       |
|---------------------|-------------------|
| Component           | Normal Mode Timer |
| Configuration name  | Config_MTU0       |
| Input capture/      | 2 pins            |
| Output compare pins |                   |
| Resource            | MTU0              |



# **RX** Family

| pe filter text                                       | Synchronous mode seta      | Synchronous mode setting Include this channel in the synchronous operation Timer counter clear source = TGRA compare match |                                       |                          |                     |  |
|--|----------------------------|--|---------------------------------------|--------------------------|---------------------|--|
| 🖉 🗁 Startup  | TCNT0 counter setting      |  | TGF                                   | A compare match          |                     |  |
| <ul> <li>Generic</li> <li>r_bsp</li> </ul>           | Counter clear source       | TGRA0 compare match/input capture  | Ilse TGRA                             | ) as a cycle register) 🗸 |                     |  |
| <ul> <li>Drivers</li> </ul>                          | Counter clock selection    |  | Rising edg                            |                          |                     |  |
| Y 🗁 Timers   |                            |  |                                       |                          | 400141              |  |
| <ul> <li>Config_GPT0</li> <li>Config_GPT1</li> </ul> | External clock pin setting |  | Timer count clock = 160MHz<br>(PCLKC) |                          |                     |  |
| Config_GPT2  | Enable the noise filter    |  |                                       |                          |                     |  |
| Config_GPT3  | Noise filter dock selectio |  | fliter for M                          | ICLKD pin                |                     |  |
| Config_MTU0  | Noise mer dock selectio    | PULK   |                                       |                          |                     |  |
|  | General register setting   |  |                                       |                          |                     |  |
|  | TGRA0                      | Output compare register V  | 200                                   | µs ~                     | (Actual value: 200) |  |
|  | TGRB0                      | Output compare register ~  | 100                                   | 115 V                    | (Actual value: 100) |  |
|  | TGRC0                      | Output compare register V  | 100                                   | Carrier p                | eriod = 200µs       |  |
|  | TGRD0                      | Output compare register 🛛 🗸  | 100                                   | µs ~                     | (Actual value: 100) |  |
|  | TGRE0                      | Output compare register 🛛 🗸  | 100                                   | µs ~                     | (Actual value: 100) |  |
|  | TGRF0                      | Output compare register V  | 100                                   | µs ~                     | (Actual value: 100) |  |
|  | Input/Output setting       |  |                                       |                          |                     |  |
|  | MTIOC0A pin                | Output initial 0, toggle at compare ma   | atch                                  |                          | out value = low     |  |
|  | MTIOC0B pin                | Output disabled  |                                       |                          | at compare mat      |  |
|  | MTIOC0C pin                | Output disabled  |                                       | ~                        | Use noise filter    |  |
|  | MTIOC0D pin                | Output disabled  |                                       | ~                        | Use noise filter    |  |
|  | innocoo pin                | output disables  |                                       |                          | ose noise inter     |  |
|  | Noise filter setting       |  |                                       |                          |                     |  |
|  | Noise filter dock selectio | n PCLK   |                                       |                          |                     |  |
|  |                            | and a second             |                                       |                          |                     |  |
|  | A/D converter start trigg  | er setting<br>on TGRA input capture/compare match (  | MTUO TRO                              | AN signal)               |                     |  |
|  |                            | on TGRA input capture/compare match (<br>on TGRE compare match (TRG0N signal)  | MIOU IKG                              | nix signal)              |                     |  |
|  | Interrupt setting          | ,,   |                                       |                          |                     |  |
|  |                            | pture/compare match interrupt (TGIA0)  | Priority                              | Level 15 (highest) ~     |                     |  |
|  |                            | pture/compare match interrupt (TGIB0)  | 6                                     |                          |                     |  |
| Enable TGRA compa                                    | re match interrupt         |  | Priority                              | Level 15 (highest)       |                     |  |
|  |                            | pture/compare match interrupt (TGIC0)  | Priority                              | Level 15 (highest)       |                     |  |
|  |                            | pture/compare match interrupt (TGID0)  | Priority                              | Level 15 (highest)       |                     |  |
|  |                            | e match interrupt (TGIE0)  | Priority                              | Level 15 (highest)       |                     |  |
|  | Enable TGRF compare        | e match interrupt (TGIF0)  | Priority                              | Level 15 (highest) 🔗     |                     |  |
|  | Enable overflow inter      |  | Priority                              | Level 15 (highest)       |                     |  |

Figure 4.17 MTU0 Settings



| Table 4.7 | Adding | Components | (GPTW0 to | GPTW3) |
|-----------|--------|------------|-----------|--------|
|-----------|--------|------------|-----------|--------|

| Item               | Description      |                        |             |             |  |  |
|--------------------|------------------|------------------------|-------------|-------------|--|--|
| Component          | General PWM Tin  | ner                    |             |             |  |  |
| Configuration name | Config_GPT0      | Config_GPT1            | Config_GPT2 | Config_GPT3 |  |  |
| Work mode          | Sawtooth-Wave PW | Sawtooth-Wave PWM Mode |             |             |  |  |
| Resource           | GPT0             | GPT1                   | GPT2        | GPT3        |  |  |

Figure 4.18 to Figure 4.21 show the Config\_GPT0 settings. The settings for GPT1 to GPT3 are basically the same. Due to the phase differences among channels, the counter initial value for each channel also differs. As the output duty cycles differ, the GTCCRA and GTCCRB setting values for each channel also differ.

|   | Configure  |   | Timer count c                 | lock = 160MHz                         |              |                |
|---|--|---|-------------------------------|---------------------------------------|--------------|----------------|
| 1 T   | Basic setting  |   |                               |                                       |              |                |
| type filter text  | Count setting  | /L  | (PC                           | LKC)                                  |              |                |
| Y 🗁 Startup   | Clock source   | PCLKC   |                               | ~ 160.000                             | (MHz)        |                |
| ✓ Generic I provide the second se | Timer operation period   | 400   |                               | us                                    |              | alue: 399.994) |
| <ul> <li>Drivers</li> </ul>   |  |   | $\sim$ —                      | μs                                    | (Actual V    | aide. 555.554) |
| <ul> <li>Contens</li> <li>Contens</li> </ul>  | Period register value (GTPR0)  | 63999   | C                             | arrier period = 400                   | us           |                |
| Config_GPT0   | Buffer operation   | Buffer operation is not   | t performed                   |                                       | μο           |                |
| Config_GPT1   | Count direction  | Up-counting   |                               |                                       |              |                |
| Config_GPT2   | Counter initial value  | 9599  | Coun                          | t direction = up-co                   | unting       |                |
| Config_GPT3   | Input capture is operated at cou   | nt stop   |                               |                                       |              |                |
| Config_MTU0   | Compare match register and pin set   | ting  | Cour                          | nter initial value =                  | 9599         |                |
|   |  | urces GTCCRB GTCCRB input capture   |                               |                                       | 0000         |                |
|   | GTCCRA operation   | Compare match   |                               | ~ 12799                               |              |                |
|   |  |   |                               |                                       |              |                |
|   | Buffer operation   | Buffer operation is not   | Use                           | GPTW0.GTCCR/                          | A as compa   | ire match      |
|   | GTIOC0A pin function   | PWM output pin  |                               | PTW0.GTCCRA i                         |              |                |
|   | Noise filter   | PCLKC   |                               |                                       |              | ootanig        |
|   | GTIOC0A pin output duty  | Determined by compa   | are matches                   |                                       |              | mut nin        |
|   | GTIOC0A pin negate control   | Disabled  | 3                             | et GTIOC0A pin a                      | S PVVIVI OUL | putpin         |
|   | Output at start/stop   | Start output 0; stop ou   | utput 0                       | i i i i i i i i i i i i i i i i i i i |              |                |
|   | Output at compare match  | Output 1  |                               | output at counting                    | starts low   | output at      |
|   |  |   |                               |                                       |              | output ut      |
|   | Output at cycle end  | Output 0  |                               | counting                              |              |                |
|   | Output after release of duty cycle   | Output value set when   | i duty cycle is set a High OU | itput at GPTW0.G1                     | CCRA cor     | npare match    |
|   |  |   |                               | low output a                          | t cycle end  |                |
|   | GTCCRC, GTCCRD, GTCCRE, GTCCRF   | setting   |                               | (e) ( ) (                             |              |                |
|   | GTCCRC operation   | Compare match   |                               | ~ 100                                 |              |                |
|   | GTCCRD operation   | Compare match   |                               | ~ 100                                 |              |                |
|   | GTCCRE operation   | Compare match   |                               | ~ 100                                 |              |                |
|   |  |   |                               |                                       |              |                |
|   | GTCCRF operation   | Compare match   |                               | × 100                                 |              |                |
|   | Count operation sources setting  |   |                               |                                       |              |                |
|   | Software source count start  | urces Counter clear sources Count u   | p sources Count down sources  |                                       |              |                |
|   | Software source count start  |   |                               |                                       |              |                |
|   |  |   |                               |                                       |              |                |
| Enable  | softwara source count  | atart   |                               |                                       |              |                |
| Enable  | software source count  | start   | ~                             |                                       |              |                |
| Enable  | software source count  | start   | ~                             |                                       |              |                |
| Enable  | software source count  | Start   | ~                             |                                       |              |                |
| Enable  | or Entropy of the second se  |   | ×<br>×                        |                                       |              |                |
| Enable  | GTETRGD signal edge selection  | Disabled  | •<br>•<br>•                   |                                       |              |                |
| Enable  | GTETRGD signal edge selection<br>Rising of GTIOCOA input selection<br>Falling of GTIOCOA input selection   | Disabled<br>Disabled<br>Disabled  | •<br>•<br>•                   |                                       |              |                |
| Enable  | GTETRGD signal edge selection<br>Rising of GTIOCOA input selection<br>Falling of GTIOCOA input selection<br>Rising of GTIOCOB input selection  | Disabled<br>Disabled<br>Disabled<br>Disabled  | •<br>•<br>•<br>•              |                                       |              |                |
| Enable  | GTETRGD signal edge selection<br>Rising of GTIOCOA input selection<br>Falling of GTIOCOA input selection<br>Rising of GTIOCO8 input selection<br>Falling of GTIOCO8 input selection  | Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled  |                               |                                       |              |                |
| Enable  | GTETRGD signal edge selection<br>Rising of GTIOC0A input selection<br>Falling of GTIOC0A input selection<br>Rising of GTIOC08 input selection<br>Falling of GTIOC08 input selection<br>ELCA event input  | Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>ELCB event input  | •<br>•<br>•<br>•<br>•         |                                       |              |                |
| Enable  | GTETRGD signal edge selection<br>Rising of GTIOCOA input selection<br>Falling of GTIOCOA input selection<br>Rising of GTIOCOB input selection<br>Falling of GTIOCOB input selection<br>ELCA event input<br>ELCC event input  | Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>ELCB event input<br>ELCD event input  | •<br>•<br>•<br>•<br>•<br>•    |                                       |              |                |
| Enable  | GTETRGD signal edge selection<br>Rising of GTIOCDA input selection<br>Falling of GTIOCDA input selection<br>Rising of GTIOCD8 input selection<br>Falling of GTIOCD8 input selection<br>LICCA event input<br>ELCC event input<br>ELCCE event input  | Disabled<br>Disabled<br>Disabled<br>Disabled<br>ELCB event input<br>ELCP event input  |                               |                                       |              |                |
| Enable  | GTETRGD signal edge selection<br>Rising of GTIOCOA input selection<br>Falling of GTIOCOA input selection<br>Rising of GTIOCOB input selection<br>Falling of GTIOCOB input selection<br>ELCA event input<br>ELCC event input<br>ELCC event input<br>ELCC event input                        | Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>ELCB event input<br>ELCD event input  |                               |                                       |              |                |
| Enable  | GTETRGD signal edge selection<br>Rising of GTIOCOA input selection<br>Falling of GTIOCOA input selection<br>Rising of GTIOCOB input selection<br>Falling of GTIOCOB input selection<br>ELCA event input<br>ELCC event input<br>ELCC event input<br>ELCC event input<br>Cutput stop setting | Disabled<br>Disabled<br>Disabled<br>Disabled<br>ELCB event input<br>ELCP event input<br>ELCF event input                                    |                               |                                       |              |                |
| Enable  | GTETRGD signal edge selection<br>Rising of GTIOCOA input selection<br>Falling of GTIOCOA input selection<br>Rising of GTIOCOB input selection<br>Belling of GTIOCOB input selection<br>ELCC event input<br>ELCC event input<br>ELCC event input<br>ELCC event input<br>Cutput stop select  | Disabled Disabled Disabled Disabled Disabled ELCB event input ELCC event input ELCF event input Group A                                     |                               | ~                                     |              |                |
| Enable  | GTETRGD signal edge selection<br>Rising of GTIOCOA input selection<br>Falling of GTIOCOA input selection<br>Rising of GTIOCOB input selection<br>Falling of GTIOCOB input selection<br>ELCA event input<br>ELCC event input<br>ELCC event input<br>ELCC event input<br>Cutput stop setting | Disabled Disabled Disabled Disabled Disabled Disabled Disabled ELCB event input ELCCF event input ELCF event input Group A t stop detection |                               | ×                                     |              |                |

Figure 4.18 GPT0 Settings (1/4)









Figure 4.20 GPT0 Settings (3/4)

| GTCCRA GTCCRA input capture sources | GTCCRB GTCCRB input capture sources       |  |
|-------------------------------------|---|--|
| GTCCRB operation                    | Compare match                             | ~ 19199  |
| Buffer operation                    | Buffer operation is not performed         | Use GPTW0.GTCCRB as compare match                                    |
| GTIOC0B pin function                | PWM output pin                            | GPTW0.GTCCRB initial value setting                                   |
| Noise filter                        | PCLKC                                     | <u> </u>   |
| GTIOCOB pin output duty             | Determined by compare matches             | Set GTIOC0B pin as PWM output pin                                    |
| GTIOC0B pin negate control          | Disabled                                  |  |
| Output at start/stop                | Start output 0; stop output 0             | × ·  |
| Output at compare match             | Output 1                                  | Low output at counting starts, low output at                         |
| Output at cycle end                 | Output 0                                  | counting stops   |
| Output after release of duty cycle  | Output value set when duty cycle is set a | High output at GPTW0.GTCCRB compare match<br>low output at cycle end |





#### 4.3.4 Flowcharts

The following flowchart shows the main function processing of a function added after code generation by the Smart Configurator.



Figure 4.22 main Function

In the TGIA0 interrupt handler function, the control register for GPTW synchronous start or synchronous stop/clearing is set according to the current interrupt generation count.

This sample code uses the following variable.

• s\_int\_cnt: interrupt generation count variable for repeating synchronous start and synchronous stop/clearing operations



Figure 4.23 TGIA0 Interrupt Handler Function



# 4.3.5 Related Operations

# 4.3.5.1 When a Phase Difference is Set so Counter Initial Value > Compare Value

The following describes an example of phase shift start operation when the counter initial value is set to a value higher than the compare value.

- GPTW0: when counter initial value > GTCCRA and GTCCRB compare values
   In the first cycle, counting starts from 577Fh, which is greater than the compare value, and because
   neither GTCCRA nor GTCCRB compare match occurs, the waveform output does not change ((1) in
   figure below). In the second cycle, counting starts from counter value 0000h, so both GTCCRA and
   GTCCRB compare matches occur and output goes high ((2) in figure below).
- GPTW1: when counter initial value < GTCCRA and GTCCRB compare values In the first cycle, counting starts from 18FFh, which is less than the compare value, so GTCCRA and GTCCRB compare matches occur and output goes high ((3) in figure below).



Figure 4.24 Operation Example of Phase Shift Start (GPTW0: Counter Initial Value > Compare Value)



#### 4.3.5.2 Output Change by Synchronous Stop/Clearing Operation After Phase Shift Start

The following describes an example of operation when synchronous stop or synchronous clearing is performed after the phase shift start of GPTW0 and GPTW1.

• Phase shift start  $\rightarrow$  synchronous stop

GPTW0.GTSTP is set during count operation after the phase shift starts and GPTW0 and GPTW1 are synchronously stopped ((1) in figure below). From the next synchronous start ((2) in figure below), the counter is incremented from the counter value at the time the count stops, so the set phase difference is retained.

The following operation example describes a case in which the GTIOR.OADFLT (OBDFLT) bit is set to low output when counting stops. At (1) stop, the GPTW0 pin output level changes from high to low, and the GPTW1 remains at low ((3) in figure below).



Figure 4.25 Operation Example of Synchronous Stop After Phase Shift Starts



• Phase shift start  $\rightarrow$  synchronous clearing

When GPTW0.GTCLR is set during count operation after the phase shift starts and GPTW0 and GPTW1 are synchronously cleared ((1) in figure below), the set phase difference is lost because the counter is incremented from counter value 0000h.

The following operation example describes a case in which the GTIOR.GTIOA (GTIOB) bit is set to low output at cycle end. At (1) clearing, the GPTW0 pin output level changes from high to low, and the GPTW1 remains at low ((2) in figure below).



Figure 4.26 Operation Example of Synchronous Clearing After Phase Shift Starts



#### 4.3.6 Usage Notes

#### 4.3.6.1 Counting Starts for Multiple Channels

In this sample code, the CSTRT0 to CSTRT3 bits of timer software start register GTSTR are set at the same time in the r\_Config\_MTU0\_tgia0\_interrupt function to start counting GPTW0 to GPTW3 at the same time.

When using the R\_Config\_GPTm\_Start (m = 0 to 3) function generated by the Smart Configurator, the counting starts timing may not be the same because each of the functions are read.

For details, refer to RX66T Group User's Manual: Hardware, section 24.3.8.1 Synchronous Operation by Software.

#### 4.3.6.2 Inter-channel Synchronous Operation Setting Register by Software

The GTSTR, GTSTP, and GTCLR registers of each channel are common registers, and the channel operation at the bit position written to 1b can be performed, regardless of which channel register is updated. Writing 0b does not cause any change in counter operation or register value.

For details, refer to RX66T Group User's Manual: Hardware, sections 24.2.2 General PWM Timer Software Start Register (GTSTR), 24.2.3 General PWM Timer Software Stop Register (GTSTP), and 24.2.4 General PWM Timer Software Clear Register (GTCLR).

#### 4.3.6.3 Order of Priority in Events

In this sample code, synchronous start/stop by software can be realized by setting multiple bits of the GTSTR and GRSTP registers to 1b at the same time.

When a start/stop by a hardware source set in GTSSR and GTPSR conflicts with a CPU write (GTSTR write/GTSTP write), the CPU write takes priority.

For details, refer to RX66T Group User's Manual: Hardware, section 24.10.5 Order of Priority in Events (2) The GTCR.CST Bit.

#### 4.3.6.4 Setting a Value Greater than the Compare Value as the Counter Initial Value

In this sample code, the counter initial value for all channels is set to a value less than the first compare value.

If the counter initial value is set to a value greater than the first compare value, the first compare match may not occur, and the output waveform may appear inverted.

For details, refer to section 4.3.5.1 When a Phase Difference is Set so Counter Initial Value > Compare Value



# 4.4 Synchronous Operation (Phase Shift) by Software in Triangle-Wave PWM Mode

• Target sample code file name: r01an6282\_rx66t\_gptw\_triangle\_sync\_shift.zip

#### 4.4.1 Overview

In triangle-wave PWM mode, count start can be performed at the same time with phase differences among channels, as described for sawtooth-wave PWM mode in section 4.3, by setting the GTCNT counter value for each channel before the count start and performing synchronous start.

This section describes a sample code that performs synchronous start for GPTW0 to GPTW5 (channels 0 to 5) by software source and outputs 6-phase complementary PWM, by setting the counter initial value with phase differences among channels using the Smart Configurator.

The following list provides the GPTW settings used in the sample code.

GPTW0 to GPTW5 (channels 0 to 5)

- Use triangle-wave PWM mode 1 (32-bit transfer at trough)
- Retain output at cycle end
- Carrier period = 1ms
- Timer counter clock = 160MHz (PCLKC)
- Use GTPR as period register
  - Count direction = up-counting
  - GPTW0 counter initial value = 40000 (50% of cycle)
  - GPTW1 counter initial value = 32000 (40% of cycle)
  - GPTW2 counter initial value = 24000 (30% of cycle)
  - GPTW3 counter initial value = 16000 (20% of cycle)
  - GPTW4 counter initial value = 8000 (10% of cycle)
  - GPTW5 counter initial value = 0
- Use GPTWn.GTCCRA as duty register (n = 0 to 5)
  - Use GTIOCnA pin as PWM output pin
  - High output at counting starts, high output at counting stops
  - Toggle output at GPTWn.GTCCRA compare match
- Use GPTWn.GTCCRB as duty register (n = 0 to 5)
  - Use GTIOCnB pin as PWM output pin
  - Low output at counting starts, low output at counting stops
  - Toggle output at GPTWn.GTCCRB compare match
- Use automatic dead time generation
- Software source count start enabled

Set in Smart Configurator.

- For Setting Methods,
  - refer to section 4.4.3.



The structure of this sample code is shown below.



Figure 4.27 Sample Code Structure



#### 4.4.2 Operation Details

The sample code operations are shown in Figure 4.28. Synchronous count for GPTW0 to GPTW5 starts from the counter initial value of each channel and phase shift start is enabled (count start with phase differences among channels) by setting software start register GPTW0.GTSTR ((1) in Figure 4.16).

In addition, pin outputs of the sample code are set to a uniform duty cycle to clarify the phase difference.





Figure 4.28 Sample Code Operations



#### 4.4.3 Smart Configurator Settings

The sample codes use the Smart Configurator to add the GPTW as described below. For details on how to add GPTW components, refer to section 4.1.4 Adding Components.

| Table 4.8 | Adding | Components | (GPTW0 to 5) |
|-----------|--------|------------|--------------|
|-----------|--------|------------|--------------|

| Item               | Description              |       |             |  |
|--------------------|--------------------------|-------|-------------|--|
| Component          | General PWM Timer        |       |             |  |
| Configuration name | Config_GPT0              | • • • | Config_GPT5 |  |
| Work mode          | Triangle-Wave PWM Mode 1 |       |             |  |
| Resource           | GPT0                     | • • • | GPT5        |  |

Figure 4.29 and Figure 4.30 show the Config\_GPT0 settings. The settings for GPT1 to GPT5 are basically the same. Due to the phase differences among channels, the counter initial value for each channel also differs.



# **RX** Family



Figure 4.29 GPT0 Settings (1/2)









#### 4.4.4 Flowcharts

The following flowchart shows the main function processing of a function added after code generation by the Smart Configurator.



Figure 4.31 main Function

Counting is started for GPTW0 to GPTW5 in the count start function.

This function is newly created after code generation by the Smart Configurator.



Figure 4.32 Count Start Function



# 4.4.5 Related Operations

# 4.4.5.1 When a Phase Difference is Set so Counter Initial Value > Compare Value

The following describes an example of phase shift start operation when the counter initial value is set to a value higher than the compare value.

- GPTW0: when counter initial value > GTCCRA and GTCCRB compare values
   Counting starts from 9C40h, which is greater than the compare value, and because neither GTCCRA nor
   GTCCRB compare match occur during up-counting, the waveform output does not change ((1) in figure
   below). During down counting, both GTCCRA and GTCCRB compare matches occur, so the GTIOC0A
   pin outputs low and the GTIOC0B pin outputs high ((2) in figure below).
- GPTW1: when counter initial value < GTCCRA and GTCCRB compare values Counting starts from 7D00h, which is less than the compare value, and because both GTCCRA and GTCCRB compare matches occur, the GTIOC0A pin outputs low and the GTIOC0B pin outputs high ((3) in figure below).



Figure 4.33 Operation Example of Phase Shift Start (GPTW0: Counter Initial Value > Compare Value)



#### 4.4.6 Usage Notes

#### 4.4.6.1 Counting Starts for Multiple Channels

In this sample code, the CSTRT0 to CSTRT5 bits of timer software start register GTSTR are set at the same time in the gptw\_start function to start counting GPTW0 to GPTW5 at the same time.

When using the R\_Config\_GPTm\_Start (m = 0 to 5) function generated by the Smart Configurator, the counting starts timing may not be the same because each of the functions are read.

For details, refer to RX66T Group User's Manual: Hardware, section 24.3.8.1 Synchronous Operation by Software.

#### 4.4.6.2 Order of Priority in Events

In this sample code, synchronous start by software can be realized by setting multiple bits of the GTSTR register to 1b at the same time.

When a start/stop by a hardware source set in GTSSR and GTPSR conflicts with a CPU write (GTSTR write), the CPU write takes priority.

For details, refer to RX66T Group User's Manual: Hardware, section 24.10.5 Order of Priority in Events (2) The GTCR.CST Bit.

#### 4.4.6.3 Setting a Value Greater than the Compare Value as the Counter Initial Value

In this sample code, the counter initial value for all channels is set to a value less than the first compare value.

If the counter initial value is set to a value greater than the first compare value, the first compare match may not occur, and the output waveform may appear inverted.

For details, refer to section 4.4.5.1 When a Phase Difference is Set so Counter Initial Value > Compare Value.



# 4.5 Synchronous Operation by Event Input from ELC

• Target sample code file name: r01an6282\_rx66t\_gptw\_sawtooth\_1st\_elc\_sync.zip

#### 4.5.1 Overview

GPTW can perform synchronous operation (start, stop, clearing) using the ELC (event link controller) event input of a hardware source.

This section describes a sample code that repeatedly performs synchronous count start and synchronous stop/clearing for GPTW0 and GPTW1 (channels 0 and 1) according to the compare match interrupt of MTU0 (channel 0), using ELC event input of a hardware source.



# **RX** Family

The following list provides the MTU, GPTW and ELC settings used in the sample code.

| The following list provides the MTU, GPTW and ELC settings used in the sample code.  |   |  |  |  |  |
|--|---|--|--|--|--|
| <ul> <li>MTU0 (channel 0)</li> <li>Use PWM mode 1</li> <li>Initial output value = low</li> <li>Carrier period = 400µs</li> <li>Timer counter clock = 160MHz (PCLKC)</li> <li>Use TGRA as duty register <ul> <li>High output at TGRA compare match</li> </ul> </li> <li>Use TGRB as period register</li> <li>Timer counter clear source = TGRB compare match</li> <li>Low output at TGRB compare match</li> </ul>   |   |  |  |  |  |
| <ul> <li>GPTW0 and GPTW1 (channels 0 and 1)</li> <li>Use sawtooth-wave one-shot pulse mode</li> <li>Low output at counting starts, low output at counting stops</li> <li>Retain output at cycle end</li> <li>Carrier period = 200µs</li> <li>Timer counter clock = 160MHz (PCLKC)</li> <li>Use GTPR as period register <ul> <li>Count direction = up-counting</li> <li>Counter initial value = 0</li> </ul> </li> <li>Use GPTWn.GTCCRA as duty register (n = 0, 1)</li> <li>Use GTIOCnA pin as PWM output pin</li> <li>Toggle output at GPTWn.GTCCRA compare match</li> <li>Use GPTWn.GTCCRB as duty register (n = 0, 1)</li> <li>Use GTIOCnB pin as PWM output pin</li> <li>Toggle output at GPTWn.GTCCRB compare match</li> </ul> <li>Use GTIOCnB pin as PWM output pin</li> <li>Toggle output at GPTWn.GTCCRB compare match</li> <li>Use double buffer registers</li> <li>GTCCRC and GTCCRD operate as buffer registers of GTCCRA</li> <li>GTCCRE and GTCCRF operate as buffer registers of GTCCRB</li> <li>Enable sources: <ul> <li>Count start source = ELCA event input</li> <li>Count stop source = ELCB event input</li> </ul> </li> | Set in Smart Configurator.<br>For Setting Methods,<br>refer to section 4.5.3. |  |  |  |  |
| <ul> <li>ELC</li> <li>Select MTU0 compare match 0A as ELC event</li> <li>Select MTU0 compare match 0B as ELC event</li> <li>Select GPTW event source A as destination resource</li> </ul>  |   |  |  |  |  |

Select GPTW event source B as destination resource



The structure of this sample code is shown below.



Figure 4.34 Sample Code Structure


### 4.5.2 Operation Details

The sample code operations are shown in Figure 4.35. The event sources of ELC are set as follows: the MTU0's TGRA compare match is set as the ELCA event and TGRB compare match as the ELCB event.

- Synchronous start GPTW0 and GPTW1 synchronous count starts by ELCA event input when the MTU0.TGRA compare match occurs ((1) in Figure 4.35).
- Synchronous stop/clearing GPTW0 and GPTW1 synchronous count is stopped/cleared by ELCB event input when the MTU0.TGRB compare match occurs ((2) in Figure 4.35).

For details on sawtooth-wave one-shot pulse mode, refer to RX Family PWM Output Methods Using MTU3/GPTW Application Note, section 4.5.2 Operation Details.





Figure 4.35 Sample Code Operations



### 4.5.3 Smart Configurator Settings

The sample codes use the Smart Configurator to add the MTU and GPTW as described below. For details on how to add MTU components, refer to section 3.1.4 Adding Components, and for details on how to add GPTW components, refer to section 4.1.4 Adding Components.

| Item               | Description    |
|--------------------|----------------|
| Component          | PWM Mode Timer |
| Configuration name | Config_MTU0    |
| Operation          | PWM Mode 1     |
| Resource           | MTU0           |



# **RX** Family

|   | chronous mode setting   |                         |              |  |  |  |
|---|---|-------------------------|--------------|--|--|--|
|   | nclude this channel in the  | e synchronous operation |              | Timer count clear source =   |  |  |
| Startup   | T0 counter setting  |                         | /            | TGRB compare match   |  |  |
| • Generic   | nter clear source   | TGRB0 compare mate      | h (Lise TG   | RB0 as a cycle register)   |  |  |
| C Drivers   |   |                         | 11 (032 10   |  |  |  |
| <ul> <li>Event link controller</li> </ul>   | nter clock selection  | PCLK                    | $\mathbf{i}$ | ✓ Rising edge  |  |  |
|   | rnal clock pin setting  |                         |              | Timer count clock = 160MHz   |  |  |
| ✓ Imers<br>Config_GPT0  | nable the noise filter for  | MTCLKA pin Enab         | e the nois   | (PCLKC)  |  |  |
| Config_GPT1   | nable the noise filter for  | MTCLKC pin Enab         | e the nois   | e filter for MTCLKD pin  |  |  |
|   | e filter clock selection  | PCLK                    | 1970         |  |  |  |
| Gen   | eral register setting   |                         |              |  |  |  |
| 100 CONT  |   | 0.1.1                   |              | 2. <del>1</del> . <del>1</del> . <u>1</u>   |  |  |
| TGR   |   | Output compare regi     |              | Buffer transfer when compare match A occurs  |  |  |
| TGR   | D0  | Output compare regi     | ster         | ✓ Buffer transfer when compare match B occurs  |  |  |
| TGR   | FO  | Output compare regi     | ster         | Bui Initial output value = low   |  |  |
| Out   | put setting   |                         |              | High output at TGRA compare match  |  |  |
| A second s | DC0A pin  | Output initial 0, 1 at  | ompare       | natch  |  |  |
|   | 2   |                         |              | intern in the second seco |  |  |
| Whe   | n TGRB compare match  | 0 output from MTIO      | COA pin      |  |  |  |
| MTI   | DC0C pin  | Output disabled         |              | Low output at TGRB compare match   |  |  |
| Whe   | When TGRD compare match 0 output from MTIOC0C pin   |                         |              |  |  |  |
| PWM   | PWM output setting  |                         |              |  |  |  |
| 0.000   | A period  | 400                     | μs           | <ul> <li>(Actual value: 400)</li> </ul>  |  |  |
|   |   |                         | μs           | (Actual value, 400)  |  |  |
|   | A initial value   | 31999                   | ^ ا          |  |  |  |
| TGR   | B initial value   | 63999                   |              | Carrier period = 400µs   |  |  |
| TGR   | C initial value   | 100                     | 1/2          |  |  |  |
| TGR   | D initial value   | 100                     |              | TGRA initial value setting   |  |  |
| TGR   | E initial value   | 100                     |              | - <b>3</b>   |  |  |
| TGR   | F initial value   | 100                     |              |  |  |  |
| - 4/D   | converter start trigger s   | otting                  |              |  |  |  |
|   | A/D converter start trigger setting<br>Enable start request on TGRA compare match (MTU0 TRGAN signal) |                         |              |  |  |  |
|   | nable start request on TO   |                         |              |  |  |  |
|   |   | and compare match (m    | Sola signa   | 4  |  |  |
| Inter   | rrupt setting   |                         |              |  |  |  |
| E   | nable TGRA compare ma   | atch interrupt (TGIA0)  | Priority     | Level 15 (highest)   |  |  |
| - E   | nable TGRB compare ma   | atch interrupt (TGIB0)  | Priority     | Level 15 (highest)   |  |  |
|   | nable TGRC compare ma   | atch interrupt (TGIC0)  | Priority     | Level 15 (highest)   |  |  |
|   | nable TGRD compare m  | atch interrupt (TGID0)  | Priority     | Level 15 (highest)   |  |  |
|   |   |                         |              |  |  |  |
|   | nable TGRE compare ma   |                         |              | Level 15 (highest)   |  |  |
|   | nable TGRF compare ma   | atch interrupt (TGIF0)  | Priority     | Level 15 (highest)   |  |  |
| E   | nable overflow interrupt  | (TCIV0)                 | Priority     | Level 15 (highest) 🔗   |  |  |
| A/D   | conversion start request  | t frame synchronization | signal sett  | ing  |  |  |
|   |   | ource not selected      | -            |  |  |  |
|   |   |                         |              |  |  |  |
| A   | DSM1 pin Source   | Source not selected 🛸   |              |  |  |  |

Figure 4.36 MTU0 Settings



| Table 4.10 | Adding Components (GPTW0 and GPTW1) |
|------------|-------------------------------------|
|------------|-------------------------------------|

| Item               | Description                     |             |
|--------------------|---------------------------------|-------------|
| Component          | General PWM Timer               |             |
| Configuration name | Config_GPT0                     | Config_GPT1 |
| Work mode          | Sawtooth-wave One-Shot Pulse Mo | le          |
| Resource           | GPT0                            | GPT1        |

Figure 4.37 to Figure 4.40 show the Config\_GPT0 settings. The settings for GPT1 are basically the same.



# **RX** Family

# Synchronous Operation using MTU3/GPTW

| \$ <del>.</del>           | <ul> <li>Basic setting</li> </ul>   |  |   | er count clock = 160MHz   | -   |
|---------------------------|---|--|---|---|---|
| be filter text            | Count setting   |  |   | (PCLKC)   |   |
| le Startup                | Clock source  | PCLKC  | /   | ~ 160.000   | (MHz)                                       |
| ✓ Generic                 | Timer operation period  | 200  |   | us  | <ul> <li>(Actual value: 199.994)</li> </ul> |
| Drivers                   |   | 31999  |   |   | 0.00104.080                                 |
| 👻 😂 Event link controller | Period register value (GTPR0)   | 127 24   |   | Carrier period = 2  | 200µs                                       |
| Config_ELC                | Buffer operation  |  | eration is not performed  |   |   |
| ✓                         | Count direction   | Up-counti  | ng  | Count direction = up-   | counting                                    |
| Config_GPT0               | Counter initial value   | 0  |   |   | counting                                    |
| Config_MTU0               | Input capture is operated at count  | unt stop   |   |   |   |
|                           | Compare match register and pin se   | tting  |   | Counter initial valu  | ue = 0                                      |
|                           | GTCCRA GTCCRA input capture so  | urces GTCCRB GTCCRB  | nput capture sources  |   |   |
|                           | GTCCRA operation  | Compare  | match   | ~ 1919  |   |
|                           | Buffer operation  | Double bu  | Iffer operation   | Use GPTW0.GTCC  | RA as compare match                         |
|                           | GTIOC0A pin function  | PWM outp   |   |   | A initial value setting                     |
|                           | Noise filter  | PCLKC  |   | GFTW0.GTCCIV  | R Initial Value Setting                     |
|                           |   |  |   |   | oratos as double buffor                     |
|                           | GTIOC0A pin output duty   |  | d by compare matches  | GFTWU.GTCCKA Up   | erates as double buffer                     |
|                           | GTIOC0A pin negate control  | Disabled   |   |   |   |
|                           | Output at start/stop  | Start outp   | ut 0; stop output 0   | Set GHOC0A pin  | as PWM output pin                           |
|                           | Output at compare match   | Toggle ou  | tput  |   |   |
|                           | Output at cycle end   | Output is  |   | Low output at counting s  | tarts, low output at counting               |
|                           | Output after release of duty cycle  |  | lue set when duty cycle is set  | s   | tops  |
|                           | Output after release of duty cycle  | Output va  | ide set when duty cycle is sit  | Toggle output at GPTW   | O.GTCCRA compare match                      |
|                           |   |  |   | Retain outp   | ut at cycle end                             |
|                           | GTCCRC, GTCCRD, GTCCRE, GTCCR   | F setting  |   | l ·   | ,   |
|                           | GTCCRC operation  | 77.11  | ister for GTCCRA  | ~   |   |
|                           | GTCCRD operation  |  | uffer register for GTCCRA   | ~   |   |
|                           |   |  |   |   |   |
|                           | GTCCRE operation  |  | ister for GTCCRB  | ~   |   |
|                           | GTCCRF operation  | Double bu  | uffer register for GTCCRB   | ~   |   |
|                           | Count operation sources setting   |  |   |   |   |
|                           | Count start sources Count stop so   | urces Counter clear source   | ces Count up sources Count  | down sources  |   |
|                           | Software source count start   |  |   |   |   |
|                           | GTETRGA signal edge selection   | Disabled   |   | ~   |   |
|                           | GTETRGB signal edge selection   | Disabled   |   | ~   |   |
|                           | GTETRGC signal edge selection   | Disabled   |   | ~   |   |
|                           | GTETRGD signal edge selection   | Disabled   |   |   |   |
|                           | Grennob signal edge selection   | Disobled   |   |   |   |
|                           |   |  |   |   |   |
| Set ELCA eve              | ent input as count sta  | rt source  |   |   |   |
| Set ELCA eve              |   |  |   |   |   |
| Set ELCA eve              | Falling of GTIOC08 input selection  | Disabled   |   |   |   |
| Set ELCA eve              | Falling of GTIOC08 input selection  | Disabled   |   |   |   |
| Set ELCA eve              | Falling of GTIOC08 input selection  | Disabled<br>ELCB event input<br>ELCD event input   |   |   |   |
| Set ELCA eve              | Falling of GTIOC08 input selection  | Disabled   |   | 2 - 2<br>- 2  |   |
| Set ELCA eve              | Falling of GTIOC08 input selection<br>LCA event input<br>ELCC event input<br>ELCE event input<br>ELCG event input   | Disabled<br>ELCB event input<br>ELCD event input<br>ELCF event input   |   | 2<br>2  |   |
| Set ELCA eve              | Falling of GTIOC08 input selection CalcA event input ELCC event input ELCC event input ELCC event input Output stop setting   | Disabled<br>ELCB event input<br>ELCD event input<br>ELCF event input<br>ELCH event input   |   | ~   |   |
| Set ELCA eve              | Failing of GTIOC0B input selection         Image: Comparison of CTIOC0B input         Image: Compari | Disabled<br>ELCB event input<br>ELCD event input<br>ELCF event input<br>ELCH event input<br>Group A  |   | <ul> <li>✓</li> <li>✓</li> <li>✓</li> <li>✓</li> </ul>            |   |
| Set ELCA eve              | Lalling of GTIOC08 input selection     LCA event input     ELCC event input     ELCC event input     ELCC event input     ELCC event input     Utput stop setting     Output stop setting     Output stop group select     Enable dead time error output :  | Disabled<br>ELCB event input<br>ELCD event input<br>ELCF event input<br>ELCH event input<br>Group A<br>stop detection  |   | <ul> <li>✓</li> <li>✓</li> <li>✓</li> <li>✓</li> </ul>            |   |
| Set ELCA eve              | Ealling of GTIOC08 input selection     ICA event input     ELCC event input     ELCC event input     ELCC event input     ELCG event input     Output stop group select     Enable dead time error output t     Enable simultaneous high outp   | Disabled<br>ELCB event input<br>ELCD event input<br>ELCF event input<br>ELCH event input<br>Group A<br>stop detection<br>ut stop detection   |   | ~<br>~<br>~   |   |
| Set ELCA eve              | Lalling of GTIOC08 input selection     LCA event input     ELCC event input     ELCC event input     ELCC event input     ELCC event input     Utput stop setting     Output stop setting     Output stop group select     Enable dead time error output :  | Disabled<br>ELCB event input<br>ELCD event input<br>ELCF event input<br>ELCH event input<br>Group A<br>stop detection<br>ut stop detection   |   | ~<br>~<br>~   |   |
| Set ELCA eve              | Ealling of GTIOC08 input selection     ICA event input     ELCC event input     ELCC event input     ELCC event input     ELCG event input     Output stop group select     Enable dead time error output t     Enable simultaneous high outp   | Disabled<br>ELCB event input<br>ELCD event input<br>ELCF event input<br>ELCH event input<br>Group A<br>stop detection<br>ut stop detection   |   | <ul> <li>✓</li> <li>✓</li> <li>✓</li> <li>✓</li> <li>✓</li> </ul> |   |
| Set ELCA eve              | Laling of GTIOC08 input selection     LCA event input     ELCC event input     ELCC event input     ELCC event input     ELCC event input     Utput stop setting     Output stop group select     Enable dead time error output :     Enable simultaneous high outpu     Enable simultaneous low outpu  | Disabled<br>ELCB event input<br>ELCD event input<br>ELCF event input<br>ELCH event input<br>Group A<br>stop detection<br>ut stop detection   |   | <ul> <li>✓</li> <li>✓</li> <li>✓</li> <li>✓</li> </ul>            |   |
| Set ELCA eve              | Failing of GTIOC0B input selection         ■ ELCA event input         ■ ELCC event input         ■ ELCE event input         ■ ELCE event input         ■ ELCG event input         ■ ELCG event input         ■ ELCG event input         ■ ELCG event input         Output stop setting         Output stop group select         ■ Enable dead time error output         ■ Cable simultaneous ling output         ■ Automatic dead time setting         □ Automatically set GTCCRB0 using  | Disabled<br>ELCB event input<br>ELCD event input<br>ELCF event input<br>ELCH event input<br>Group A<br>stop detection<br>at stop detection   | ad time   | <ul> <li>✓</li> <li>✓</li> <li>✓</li> <li>✓</li> </ul>            |   |
| Set ELCA eve              | Log of GTIOC08 input selection     ICA event input     ELCC event input     ELCG event input     Cutput stop group select     Enable dead time error output time     Enable simultaneous high outpu     Enable simultaneous low output     Advance setting     Automatic dead time setting  | Disabled<br>ELCB event input<br>ELCD event input<br>ELCF event input<br>ELCH event input<br>Group A<br>stop detection<br>at stop detection   | ad time   | <u>ч</u><br>ч<br>ч  |   |
| Set ELCA eve              | Failing of GTIOC0B input selection         ■ ELCA event input         ■ ELCC event input         ■ ELCE event input         ■ ELCE event input         ■ ELCG event input         ■ ELCG event input         ■ ELCG event input         ■ ELCG event input         Output stop setting         Output stop group select         ■ Enable dead time error output         ■ Cable simultaneous ling output         ■ Automatic dead time setting         □ Automatically set GTCCRB0 using  | Disabled<br>ELCB event input<br>ELCD event input<br>ELCF event input<br>ELCH event input<br>Group A<br>stop detection<br>at stop detection   | ad time   | <u>ч</u><br>ч<br>ч  |   |
| Set ELCA eve              | Failing of GTIOC0B input selection         ■ ELCA event input         ■ ELCC event input         ■ ELCE event input         ■ ELCE event input         ■ ELCG event input         ■ ELCG event input         ■ ELCG event input         ■ ELCG event input         Output stop setting         Output stop group select         ■ Enable dead time error output         ■ Cable simultaneous ling output         ■ Automatic dead time setting         □ Automatically set GTCCRB0 using  | Disabled<br>ELCB event input<br>ELCD event input<br>ELCF event input<br>ELCF event input<br>Group A<br>stop detection<br>at stop detection<br>at stop detection  |   |   |   |
| Set ELCA eve              | Failing of GTIOC0B input selection         ■ ELCA event input         ■ ELCC event input         ■ ELCE event input         ■ ELCE event input         ■ ELCG event input         ■ ELCG event input         ■ ELCG event input         ■ ELCG event input         Output stop setting         Output stop group select         ■ Enable dead time error output         ■ Cable simultaneous ling output         ■ Automatic dead time setting         □ Automatically set GTCCRB0 using  | Disabled<br>ELCB event input<br>ELCD event input<br>ELCF event input<br>ELCH event input<br>Group A<br>stop detection<br>at stop detection   |   | • buffer (GTDBU)  |   |
| Set ELCA eve              | Laling of GTIOC08 input selection     LCA event input     ELCC event input     ELCC event input     ELCC event input     ELCC event input     Utput stop setting     Output stop setting     Output stop group select     Enable dead time error output     Enable simultaneous high outpu     Enable simultaneous low outpu     Advance setting     Automatic dead time setting     Gutomatically set GTCCRB0 usin     Gutomatically set GTCCRB0 usin  | Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabl |   |   |   |
| Set ELCA eve              | Ealing of GTIOC0B input selection     ELCA event input     ELCC event input     ELCC event input     ELCG event input     ELCG event input     ELCG event input     ELCG event input     Enable dead time error output     Enable simultaneous high outpu     Enable simultaneous low output     Automatic dead time setting     Automatic dead time setting     Automatic dead time setting     GTDVU value  | Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabl | Enable  |   |   |
| Set ELCA eve              | Ealing of GTIOC0B input selection     ELCA event input     ELCC event input     ELCC event input     ELCG event input     Cutput stop select     Enable simultaneous law output     Advance setting     Automatic dead time setting     GTDVU value     Automatically set the same value     GTDVU value  | Disabled<br>Disabled<br>ELCB event input<br>ELCC event input<br>ELCF event input<br>ELCH event input<br>Stop detection<br>ut stop detection<br>arg GTCCRA0 value and de<br>0<br>0<br>0<br>0<br>0<br>0<br>0   | Enable  | - buffer (GTDBU)  |   |
| Set ELCA eve              | Lalling of GTIOC0B input selection     LCA event input     ELCC event input     ELCC event input     ELCC event input     ELCG event input     ELCG event input     ELCG event input     Dutput stop group select     Enable dead time error output :     Enable simultaneous low outpu     Advance setting     Automatic dead time setting     Automatic ally set GTCCRBD usi     GTDVU value     Automatically set the same value     GTDVU value     A/D conversion start request settin   | Disabled<br>Disabled<br>ELCB event input<br>ELCC event input<br>ELCF event input<br>ELCH event input<br>Stop detection<br>ut stop detection<br>arg GTCCRA0 value and de<br>0<br>0<br>0<br>0<br>0<br>0<br>0   | Enable  | - buffer (GTDBU)  |   |
| Set ELCA eve              | Lalling of GTIOC08 input selection     LCA event input     ELCC event input     ELCC event input     ELCC event input     ELCC event input     ELCG event input     ELCG event input     Dutput stop group select     Enable dead time error output selected time error output selected time error output selected time setting     Automatic dead time setting     Automatic add time setting     Automatic add time setting     GTDVU value     Advomet setting addresses     GTDVU value     A/D conversion start request settin     GTADTRA GTADTR8   | Disabled Disabled ELCB event input ELCD event input ELCF event input ELCF event input Group A stop detection at stop detection at gGTCCRA0 value and de to GGTDVU to GTDVD 0 g   | Enable  | - buffer (GTDBU)  |   |
| Set ELCA eve              | Lalling of GTIOC08 input selection     LCA event input     ELCC event input     Utput stop group select     Enable dead time error output :     Enable simultaneous low output     Advance setting     Automatically set of GTCCR80 usi     GTDVU value     Automatically set the same value     GTDVD value     A/D conversion start request settin     GTADTRA GTADTR8     Enable compare match (up-cou  | Disabled<br>Disabled<br>ELCB event input<br>ELCD event input<br>ELCF event input<br>ELCF event input<br>Stop detection<br>at stop detection   | t request (GTADTRA)   | - buffer (GTDBU)  |   |
| Set ELCA eve              | Ealing of GTIOC0B input selection     ELCA event input     ELCC event input     ELCC event input     ELCG event input     ELCG event input     ELCG event input     Enable dead time error output     Enable simultaneous high outpu     Cadvance setting     Automatic dead time setting     Automatically set GTCCRB0 usi     GTDVU value     Automatically set the same value     GTDVU value     A/D conversion start request settin     GTADTRA GTADTRB     Enable compare match (up-cou     Enable compare match (up-cou  | Disabled<br>Disabled<br>ELCB event input<br>ELCC event input<br>ELCF event input<br>ELCF event input<br>Coroup A<br>stop detection<br>at stop d   | t request (GTADTRA)   | - buffer (GTDBU)  |   |
| Set ELCA eve              | Ealing of GTIOC0B input selection     ELCA event input     ELCC event input     ELCC event input     ELCC event input     ELCG event input     ELCG event input     Enable dead time error output     Enable simultaneous high outpu     Cadvance setting     Automatic dead time setting     Automatically set GTCCRB0 usin     GTDVU value     Automatically set the same value     GTDVD value     Enable compare match (up-cou     Enable compare match (down-c     Compare match value (GTADTRA)  | Disabled<br>ELCB event input<br>ELCC event input<br>ELCF event input<br>ELCF event input<br>ELCF event input<br>Coroup A<br>stop detection<br>ut stop detection<br>arg GTCCRA0 value and de<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0   | rt request (GTADTRA)<br>start request (GTADTRA)                             | - buffer (GTDBU)  |   |
| Set ELCA eve              | Ealing of GTIOC0B input selection     ELCA event input     ELCC event input     ELCC event input     ELCG event input     ELCG event input     ELCG event input     Enable dead time error output     Enable simultaneous high outpu     Cadvance setting     Automatic dead time setting     Automatically set GTCCRB0 usi     GTDVU value     Automatically set the same value     GTDVU value     A/D conversion start request settin     GTADTRA GTADTRB     Enable compare match (up-cou     Enable compare match (up-cou  | Disabled<br>ELCB event input<br>ELCC event input<br>ELCF event input<br>ELCF event input<br>ELCF event input<br>Coroup A<br>stop detection<br>ut stop detection<br>arg GTCCRA0 value and de<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0   | rt request (GTADTRA)<br>start request (GTADTRA)<br>aration is not performed | - buffer (GTDBU)  |   |

Figure 4.37 GPT0 Settings (1/4)



| Count start sources Count stop     | sources Counter clear sources Count up sou | irces Count down sources |
|------------------------------------|--|--------------------------|
| Software source count stop         |  |                          |
| GTETRGA signal edge selection      | Disabled                                   | ~                        |
| GTETRGB signal edge selection      | Disabled                                   | ~                        |
| GTETRGC signal edge selection      | Disabled                                   | ~                        |
| GTETRGD signal edge selection      | Disabled                                   | ~                        |
| Rising of GTIOC0A input selection  | Disabled                                   | ~                        |
|                                    |  |                          |
| ot ELCB event input as equate      | top course                                 | v.                       |
| et ELCB event input as count s     | top source                                 | ~<br>~                   |
| et ELCB event input as count s     | ·  | ب<br>ب<br>ب              |
|                                    | ·  | 2<br>2<br>2<br>2         |
| Falling of GTIOC08 input selection | on Disabled                                | •<br>•<br>•              |
| Falling of GTIOC08 input selection | Disabled                                   | 9<br>9<br>9              |



| Count start sources Count sto                                    | p sources Counter clear sources Count up sources | Count down sources |
|--|--|--------------------|
| Software source count clear                                      | r  |                    |
| GTETRGA signal edge selection                                    | Disabled   | ~                  |
| GTETRGB signal edge selection                                    | Disabled   | ~                  |
| GTETRGC signal edge selection                                    | Disabled   | ~                  |
| GTETRGD signal edge selection                                    | Disabled   | ~                  |
|  |  |                    |
| Rising of GTIOC0A input select                                   | tion Disabled                                    | ÷.                 |
|  |  | ب<br>ت             |
| Rising of GTIOCOA input select<br>Set ELCB event input as counte |  |                    |
| Set ELCB event input as counte                                   |  | 4<br>4<br>3        |
| Set ELCB event input as counte                                   | r clear source                                   | 2<br>2<br>2        |
| Set ELCB event input as counte                                   | r clear source                                   | 5<br>5<br>5<br>5   |
| Set ELCB event input as counte                                   | r clear source                                   |                    |



| GTCCRA GTCCRA input capture sources | GTCCRB GTCCRB input capture sources     |  |
|-------------------------------------|---|--|
| GTCCRB operation                    | Compare match                           | ~ 16959  |
| Buffer operation                    | Double buffer operation                 | Use GPTW0.GTCCRB as compare match                  |
| GTIOC0B pin function                | PWM output pin                          | GPTW0.GTCCRB initial value setting                 |
| Noise filter                        | PCLKC                                   | GPTW0.GTCCRB operates as double buff               |
| GTIOC0B pin output duty             | Determined by compare matches           |  |
| GTIOC0B pin negate control          | Disabled                                | Set GTIOC0B pin as PWM output pin                  |
| Output at start/stop                | Start output 0; stop output 0           |  |
| Output at compare match             | Toggle output                           | Low output at counting starts, low output at count |
| Output at cycle end                 | Output is retained                      | stops<br>Toggle output at GPTW0.GTCCRB compare ma  |
| Output after release of duty cycle  | Output value set when duty cycle is set |  |





ELC component settings are as follows.

### Table 4.11 Adding Components (ELC)

| Item               | Description           |
|--------------------|-----------------------|
| Component          | Event Link Controller |
| Configuration name | Config_ELC1           |
| Resource           | ELC                   |



Figure 4.41 ELC Settings



### 4.5.4 Flowcharts

The following flowchart shows the main function processing of a function added after code generation by the Smart Configurator.



Figure 4.42 main Function

The user initialization function R\_Config\_GPT0\_Create\_UserInit, which is executed before the main function, sets the values of the buffer registers. In order to set the second compare match register value in the first cycle, a forced buffer transfer is performed after setting the buffer register values, and then the temporary register and compare register values are set. This function is called from within the R\_Config\_GPT0\_Create function.

R\_Config\_GPT1\_Create\_UserInit also performs the same processes.



Figure 4.43 User Initialization Function



### 4.5.5 Related Operations

### 4.5.5.1 MTU and GPTW Synchronous Count Start using ELC Event Input

Figure 4.44 shows the synchronous count start operation for GPTW0 and GPTW1 when counting starts in MTU0.

• Synchronous start

Synchronous count starts for GPTW0 and GPTW1 at the MUT0.TGRA compare match (TCNT count value: 0000h) by ELCA event input ((1) in Figure 4.44).

Note that in synchronous operation using ELC, the operation timing differs for the event generation module (MTU0 in the sample code) and the modules that receive generated events and perform interlinked operations (GPTW0 and GPTW1 in the sample code).

For details, refer to section 4.5.6.3.





Figure 4.44 Example of MTU and GPTW Synchronous Operation by ELC Event Input



# 4.5.6 Usage Notes

### 4.5.6.1 Order of Priority in Events

In this sample code, synchronous start/stop can be realized by using ELC event input of a hardware source.

When a start/stop by a hardware source set in GTSSR and GTPSR conflicts with a CPU write (GTSTR write/GTSTP write), the CPU write takes priority.

For details, refer to RX66T Group User's Manual: Hardware, section 24.10.5 Order of Priority in Events (2) The GTCR.CST Bit.

### 4.5.6.2 GTCNT Counter Start/Stop

In synchronous count start/stop operation using a hardware source, when a start source event input occurs, the GTCR.CST bit is set to 1b, and when a stop source event input occurs, the GTCR.CST bit is set to 0b.

Since the GTCNT counter starts/stops after the count clock is selected by TPCS[3:0] bits following the GTCR.CST bit update, events are ignored until the GTCNT counter actually starts, and events may be accepted, or interrupts may be generated after the CST bit is set to 0b.

For details, refer to RX66T Group User's Manual: Hardware, section 24.10.4 The GTCNT Counter Start/Stop.

### 4.5.6.3 Timing of Hardware Count Start, Stop, and Clear Operations

The start timing of synchronous operation differs according to the hardware source and clock used.

For details, refer to RX66T Group User's Manual: Hardware, section 24.3.7 Hardware Count Start/Count Stop and Clear Operation.

### 4.5.6.4 Operation of GPTW When Event Signal is Input

Eight event signals specified by the ELSR48 to ELSR55 registers are connected to every channel of GPTW as GPTW event sources A to H.

For details, refer to RX66T Group User's Manual: Hardware, section 19.3.4 Operation of GPTW When Event Signal is Input.



# 4.6 Synchronous Operation by External Trigger Input

• Target sample code file name: r01an6282\_rx66t\_gptw\_sawtooth\_1st\_trigger\_sync.zip

### 4.6.1 Overview

GPTW can perform synchronous operation (start, stop, clearing) using an external trigger input of a hardware source.

This section describes a sample code that repeatedly performs synchronous count start and synchronous stop/clearing for GPTW0 and GPTW1 (channels 0 and 1) using external trigger input of a hardware source.

The following list provides the MTU, GPTW and POEG settings used in the sample code.





The structure of this sample code is shown below.







### 4.6.2 Operation Details

The sample code operations are shown below. Output pin MTIOC0A (P31) is connected to external trigger input pin GTETRGA (PB4) and output pin MTIOC1A (P27) is connected to external trigger input pin GTETRGB (P96) on the board.

- Synchronous start GPTW0 and GPTW1 synchronous count starts by detecting a rising edge of external trigger input pin GTETRGA ((1) in figure below).
- Synchronous stop/clearing GPTW0 and GPTW1 synchronous count is stopped/cleared by detecting a rising edge of external trigger input pin GTETRGB ((2) in figure below).

For details on sawtooth-wave one-shot pulse mode, refer to RX Family PWM Output Methods Using MTU3/GPTW Application Note, section 4.5.2 Operation Details.





### 4.6.3 Smart Configurator Settings

The sample codes use the Smart Configurator to add the MTU and GPTW as described below. For details on how to add MTU components, refer to section 3.1.4 Adding Components, and for details on how to add GPTW components, refer to section 4.1.4 Adding Components.

| Table 4.12 | Adding | Components | (MTU0 | and MTU1) |
|------------|--------|------------|-------|-----------|
|------------|--------|------------|-------|-----------|

| Item                | Description       |             |  |
|---------------------|-------------------|-------------|--|
| Component           | Normal Mode Timer |             |  |
| Configuration name  | Config_MTU0       | Config_MTU1 |  |
| Input capture/      | 2 pins            |             |  |
| Output compare pins |                   |             |  |
| Resource            | MTU0              | MTU1        |  |

The following figure shows the Config\_MTU0 settings. The settings for MTU1 are basically the same. As pin output levels differ, I/O pin settings also differ.

|  | Configure     Synchronous mode sett  |   | Timer counte<br>MTU0.TGRA  |  |  |   |
|--|--|---|--|--|--|---|
| ype filter text                                  | nclude this channel in   |   |  | · ·  |  | ther channel)                           |
| 🖌 🗁 Startup                                      |  | in the synchronious   | operation (rich  | ac act ayricino.                             | nous operation of o                      | and channely                            |
| Y 🗁 Generic                                      | TCNT0 counter setting  |   |  |  |  |   |
| <ul> <li>✓ r_bsp</li> <li>✓ ▷ Drivers</li> </ul> | Counter clear source   | Counter clear source TGRA0 compare match/input capture (Use TGRA0 as a cycle register) ~                              |  |  |  |   |
| <ul> <li></li></ul>                              | Counter clock selection  | PCLK  | `  | Rising edg                                   | e  | ~                                       |
| Config_GPT0                                      | External clock pin setting   | 4   |  | Time   | er count clock =                         | = 160MHz                                |
| Config_GPT1                                      | Enable the noise filter  | r for MTCLKA pin  | Enable the n   | oi   | (PCLKC)                                  |   |
| Config_MTU0                                      | Enable the noise filter  | r for MTCLKC pin  | Enable the n   | oise filter for M                            | TCLKD pin                                |   |
| Config_MTU1                                      | Noise filter clock selectic  | л   | PCLK ~   |  |  |   |
|  | General register setting   |   |  |  |  |   |
|  | TGRA0  | Output compare  | register   | 200  | μs                                       | <ul> <li>(Actual value: 200)</li> </ul> |
|  | TGRB0  | Output compare  | register   | 100  | us                                       | <ul> <li>(Actual value: 100)</li> </ul> |
|  | TGRCO  | Output compare  | 2  |  | Carrie                                   | r period = 200µs                        |
|  | TGRD0  | Output compare  | register   | 100  | μs                                       | <ul> <li>(Actual value: 100)</li> </ul> |
|  | TGREO  | Output compare  | register   | 100  | us                                       | <ul> <li>(Actual value: 100)</li> </ul> |
|  | TGRF0  | Output compare  |  |  |  | <ul> <li>(Actual value: 100)</li> </ul> |
|  | IGNFO  | Output compare  | register   | 100  | μs                                       | (Actual value, 100)                     |
|  | Input/Output setting   |   |  |  | Pir                                      | n initial output = low                  |
|  | MTIOC0A pin  | OA pin Output initial 0, toggle at compare match  |  |  |  | output at compare mate                  |
|  | MTIOC0B pin  | Output disabled   |  |  |  | Use noise filter                        |
|  | MTIOC0C pin  | Output disabled   |  |  |  | ✓ Use noise filter                      |
|  | MTIOC0D pin  | Output disabled   |  |  |  | ✓ Use noise filter                      |
|  |  |   |  |  |  |   |
|  |  |   |  |  |  |   |
|  | AL 1 - 411 - 111   |   |  |  |  |   |
|  | Noise filter setting   |   | _  |  |  |   |
|  | Noise filter setting<br>Noise filter clock selection   | on PCLK   | v  |  |  |   |
|  |  |   | v  |  |  |   |
|  | Noise filter clock selectio  | ger setting   | ture/compare ma  | tch (MTU0 TRG                                | AN signal)                               |   |
|  | Noise filter clock selectic  | ger setting<br>on TGRA input cap  | and the second second second   |  | AN signal)                               |   |
|  | Noise filter clock selection<br>A/D converter start trigg  | ger setting<br>on TGRA input cap  | and the second second second   |  | AN signal)                               |   |
|  | Noise filter clock selection<br>A/D converter start trigg<br>Enable start request of<br>Enable start request of  | ger setting<br>on TGRA input cap<br>on TGRE compare r   | match (TRGON sig   | nal)   | AN signal)<br>Level 15 (highest)         |   |
|  | Noise filter clock selection<br>A/D converter start trigg<br>Enable start request of<br>Enable start request of<br>Interrupt setting<br>Enable TGRA input ca | ger setting<br>on TGRA input cap<br>on TGRE compare n<br>apture/compare m   | match (TRG0N sig<br>atch interrupt (TG   | nal)<br>A0) Priority                         | Level 15 (highest)                       | ~                                       |
|  | Noise filter clock selection<br>A/D converter start trigg<br>Enable start request of<br>Enable start request of<br>Interrupt setting<br>Enable TGRA input ca | ger setting<br>on TGRA input cap<br>on TGRE compare r<br>apture/compare ma<br>apture/compare ma                       | match (TRG0N sig<br>atch interrupt (TG<br>atch interrupt (TG                       | nal)<br>A0) Priority<br>B0) Priority         | Level 15 (highest)<br>Level 15 (highest) |   |
|  | Noise filter clock selection<br>A/D converter start trigg<br>Enable start request of<br>Enable start request of<br>Interrupt setting<br>Enable TGRA input ca | ger setting<br>on TGRA input cap<br>on TGRE compare in<br>apture/compare ma<br>apture/compare ma<br>apture/compare ma | match (TRGON sig<br>atch interrupt (TG<br>atch interrupt (TG<br>atch interrupt (TG | A0) Priority<br>B0) Priority<br>C0) Priority | Level 15 (highest)                       |   |

Figure 4.47 MTU0 Settings



### Table 4.13 Adding Components (GPTW0 and GPTW1)

| Item               | Description                      |             |
|--------------------|----------------------------------|-------------|
| Component          | General PWM Timer                |             |
| Configuration name | Config_GPT0                      | Config_GPT1 |
| Work mode          | Sawtooth-wave One-shot Pulse Mod | e           |
| Resource           | GPT0                             | GPT1        |

Figure 4.48 to Figure 4.51 show the Config\_GPT0 settings. The settings for GPT1 are basically the same.



# **RX** Family

# Synchronous Operation using MTU3/GPTW

| 10 U   | · Basic setting   |   | Timer count clock = 160MHz                            |
|--|---|---|---|
| pe filter text                                       | Count setting   | /L  | (PCLKC)   |
| Startup  | Clock source  | PCLKC   | ~ 160.000 (MHz)                                       |
| <ul> <li>Generic</li> <li>r_bsp</li> </ul>           | Timer operation period  | 200   | µs × (Actual value: 199.994)                          |
| Drivers  | Period register value (GTPR0)   | 31999   |   |
| 👻 🗁 Timers   | Buffer operation  | Buffer operation is not perfe                     | Carrier period = 200µs                                |
| Config_GPT0  |   |   |   |
| <ul> <li>Config_GPT1</li> <li>Config_MTU0</li> </ul> | Count direction   | Up-counting                                       | Count direction = up-counting                         |
| Config_MTU1  | Counter initial value   | 0   |   |
|  | Input capture is operated at cou  |   | Counter initial value = 0                             |
|  | Compare match register and pin set  | ting<br>irces GTCCRB GTCCRB input capture sour    |   |
|  |   | The second  |   |
|  | GTCCRA operation  | Compare match                                     | Use GPTW0.GTCCRA as compare match                     |
|  | Buffer operation  | Double buffer operation                           |   |
|  | GTIOC0A pin function  | PWM output pin                                    | GPTW0.GTCCRA initial value setting                    |
|  | Noise filter  | PCLKC   | CDT/MO CT CCDA energine as double buffer              |
|  | GTIOC0A pin output duty   | Determined by compare ma                          | hatches GPTW0.GTCCRA operates as double buffer        |
|  | GTIOC0A pin negate control  | Disabled  |   |
|  | Output at start/stop  | Start output 0; stop output                       | set GTIOC0A pin as PWM output pin                     |
|  | Output at compare match   | Toggle output                                     |   |
|  | Output at cycle end   | Output is retained                                | Low output at counting starts, low output at counting |
|  | Output after release of duty cycle  | Output value set when duty                        | stops   |
|  |   |   | Toggle output at GPTW0.GTCCRA compare match           |
|  |   |   | Retain output at cycle end                            |
|  | GTCCRC, GTCCRD, GTCCRE, GTCCRF  |   |   |
|  | GTCCRC operation  | Buffer register for GTCCRA                        |   |
|  | GTCCRD operation  | Double buffer register for G                      | GTCCRA  |
|  | GTCCRE operation  | Buffer register for GTCCRB                        | · ·   |
|  | GTCCRF operation  | Double buffer register for G                      | GTCCRB ~  |
|  | Count operation sources setting   |   |   |
|  | Count start sources Count stop sou  | irces Counter clear sources Count up sou          | urces Count down sources                              |
|  | Software source count start   | Cat aguin   | at start source to CTETDCA min input rising adapt     |
|  | GTETRGA signal edge selection   | Rising edge                                       | nt start source to GTETRGA pin input rising edge      |
|  | GTETRGB signal edge selection   | Disabled  | V V   |
|  | GTETRGC signal edge selection   | Disabled  | ×.  |
|  | GTETRGD signal edge selection   | Disabled  | ~   |
|  | Rising of GTIOC0A input selection   | Disabled  |   |
|  | Falling of GTIOC0A input selection  | Disabled  |   |
|  | Rising of GTIOC08 input selection   | Disabled  |   |
|  | Falling of GTIOC0B input selection  | Disabled  |   |
|  | ELCA event input  | ELCB event input                                  |   |
|  | ELCC event input  | ELCD event input                                  |   |
|  | ELCE event input  | ELCF event input                                  |   |
|  | ELCG event input  | ELCH event input                                  |   |
|  | Output stop setting   |   |   |
|  | Output stop group select  | Group A   | ×   |
|  | Enable dead time error output s   | top detection                                     |   |
|  | Enable simultaneous high output   |   |   |
|  | Enable simultaneous low output  | stop detection                                    |   |
|  | - Advance setting   |   |   |
|  | Automatic dead time setting   |   |   |
|  | Automatically set GTCCRB0 usin  | g GTCCRA0 value and dead time                     |   |
|  |   |   |   |
|  |   |   |   |
|  |   |   |   |
|  | GTDVU value   | 0   | Enable buffer (GTDBU)                                 |
|  | Automatically set the same value  |   |   |
|  | GTDVD value   | 0   | Enable buffer (GTDBD)                                 |
|  | A/D conversion start request setting  |   |   |
|  |   |   |   |
|  | GTADTRA GTADTRB   |   |   |
|  | Enable compare match (up-cour   | ting) A/D conversion start request (GTADT         |   |
|  | Enable compare match (up-cour<br>Enable compare match (down-cour                                | ounting) A/D conversion start request (GTA        |   |
|  | Enable compare match (up-cour<br>Enable compare match (down-co<br>Compare match value (GTADTRA) | ounting) A/D conversion start request (GTA<br>100 | (ADTRA)   |
|  | Enable compare match (up-cour<br>Enable compare match (down-cour                                | ounting) A/D conversion start request (GTA        | (ADTRA)   |

Figure 4.48 GPT0 Settings (1/4)



| GTETRGA signal edge selection      | Disabled         | Set count stop source to GTETRGB pin input rising edge |
|------------------------------------|------------------|--|
| GTETRGB signal edge selection      | Rising edge      |  |
| GTETRGC signal edge selection      | Disabled         | ~  |
| GTETRGD signal edge selection      | Disabled         | ~  |
| Rising of GTIOCOA input selection  | Disabled         | ÷  |
| Falling of GTIOCOA input selection | Disabled         |  |
| Rising of GTIOC08 input selection  | Disabled         | e e e e e e e e e e e e e e e e e e e                  |
| Falling of GTIOC0B input selection | Disabled         | ×.   |
| ELCA event input                   | ELCB event input |  |
| ELCC event input                   | ELCD event input | t  |
| ELCE event input                   | ELCF event input |  |
| ELCG event input                   | ELCH event input | t  |



| Count start sources Count stop so                            | urces Counter clear sour | ces Count up sources Count down sources              |
|--|--------------------------|--|
| Software source count clear<br>GTETRGA signal edge selection | Disabled                 | Set counter clear source to GTETRGB pin input rising |
| GTETRGB signal edge selection                                | Rising edge              | v  |
| GTETRGC signal edge selection                                | Disabled                 | ~  |
| GTETRGD signal edge selection                                | Disabled                 | ~  |
| Rising of GTIOC0A input selection                            | Disabled                 | ~  |
| Falling of GTIOC0A input selection                           | Disabled                 | ~  |
| Rising of GTIOC08 input selection                            | Disabled                 |  |
| Falling of GTIOC0B input selection                           | Disabled                 | *  |
| ELCA event input   | ELCB event input         |  |
| ELCC event input   | ELCD event input         |  |
| ELCE event input   | ELCF event input         |  |
| ELCG event input   | ELCH event input         |  |



|                                    | GTCCRB GTCCRB input capture sources |   |
|------------------------------------|-------------------------------------|---|
| GTCCRB operation                   | Compare match                       | ~ 16959   |
| Buffer operation                   | Double buffer operation             | Use GPTW0.GTCCRB as compare match                     |
| GTIOC0B pin function               | PWM output pin                      | GPTW0.GTCCRB initial value setting                    |
| Noise filter                       | PCLKC                               | GPTW0.GTCCRB operates as double buffer                |
| GTIOC0B pin output duty            | Determined by compare matches       |   |
| GTIOC0B pin negate control         | Disabled                            | Set GTIOC0B pin as PWM output pin                     |
| Output at start/stop               | Start output 0; stop output 0       |   |
| Output at compare match            | Toggle output                       | Low output at counting starts, low output at counting |
| Output at cycle end                | Output is retained                  | stops<br>Toggle output at GPTW0.GTCCRB compare match  |
| Output after release of duty cycle | Output value set when duty cycle is | 00 1  |





To use the external trigger input pin, add the POEG component as indicated below.

| Item               | Description        |
|--------------------|--------------------|
| Component          | Port output enable |
| Configuration name | Config_POEG        |
| Resource           | POEG               |



Figure 4.52 POEG Settings



### 4.6.4 Flowcharts

The following flowchart shows the main function processing of a function added after code generation by the Smart Configurator.



Figure 4.53 main Function

The MTU0 and MTU1 counting is started in the count start function.

This function is newly created after code generation by the Smart Configurator.



Figure 4.54 Count Start Function



The user initialization function R\_Config\_GPT0\_Create\_UserInit, which is executed before the main function, sets the values of the buffer registers. In order to set the second compare match register value in the first cycle, a forced buffer transfer is performed after setting the buffer register values, and then the temporary register and compare register values are set. This function is called from within the R\_Config\_GPT0\_Create function.

R\_Config\_GPT1\_Create\_UserInit also performs the same processes.



Figure 4.55 User Initialization Function



# 4.6.5 Related Operations4.6.5.1 Assigning Start and Stop/Clearing to One External Input Trigger

This sample code describes an operation which performs counter synchronous start and stop/clearing of GPTW0 and GPTW1 by detecting the rising/falling edge of one external trigger input GTETRGA.

Change the count stop source and counter clear source settings for GPTW0 and GPTW1 in the Smart Configurator as follows.

| Software source count stop   | r  |  |
|--|--|--|
| GTETRGA signal edge selection  | Falling edge   | Set count stop source to GTETRGA pin input falling   |
|  |  |  |
| GTETRGB signal edge selection  | Disabled   |  |
| GTETRGC signal edge selection  | Disabled   | ~  |
| GTETRGD signal edge selection  | Disabled   | ~  |
| Rising of GTIOC0A input selection  | Disabled   | · •  |
| Falling of GTIOC0A input selection   | Disabled   | 52°  |
| Rising of GTIOC0B input selection  | Disabled   | $\sim$   |
| Falling of GTIOC0B input selection   | Disabled   | ~  |
| ELCA event input   | ELCB event input   |  |
| ELCC event input   | ELCD event input   |  |
| ELCE event input   | ELCF event input   |  |
| ELCG event input   | ELCH event input   |  |
| Count operation sources setting  | Counter clear cou  | 1799 Count up sources Count down sources   |
| Count start sources Count stop so  | ources Counter clear sou   | urces Count up sources Count down sources  |
|  | Falling edge   | arces Count up sources Count down sources<br>Set counter clear source to GTETRGA pin input falling |
| Count start sources Count stop so  |  |  |
| Count start sources Count stop so<br>Software source count clear<br>GTETRGA signal edge selection  | Falling edge   |  |
| Count start sources Count stop so<br>Software source count clear<br>GTETRGA signal edge selection<br>GTETRGB signal edge selection   | Falling edge   |  |
| Count start sources Count stop so<br>Software source count clear<br>GTETRGA signal edge selection<br>GTETRGB signal edge selection<br>GTETRGC signal edge selection  | Falling edge<br>Disabled<br>Disabled   |  |
| Count start sources Count stop so<br>Software source count clear<br>GTETRGA signal edge selection<br>GTETRGB signal edge selection<br>GTETRGC signal edge selection<br>GTETRGD signal edge selection   | Falling edge<br>Disabled<br>Disabled<br>Disabled   |  |
| Count start sources Count stop so<br>Software source count clear<br>GTETRGA signal edge selection<br>GTETRGB signal edge selection<br>GTETRGC signal edge selection<br>GTETRGD signal edge selection<br>Rising of GTIOCOA input selection  | Falling edge<br>Disabled<br>Disabled<br>Disabled<br>Disabled   |  |
| Count start sources Count stop so<br>Software source count clear<br>GTETRGA signal edge selection<br>GTETRGB signal edge selection<br>GTETRGC signal edge selection<br>GTETRGD signal edge selection<br>Rising of GTIOCOA input selection<br>Falling of GTIOCOA input selection  | Falling edge<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled   |  |
| Count start sources Count stop so<br>Software source count clear<br>GTETRGA signal edge selection<br>GTETRGB signal edge selection<br>GTETRGC signal edge selection<br>GTETRGD signal edge selection<br>Rising of GTIOC0A input selection<br>Falling of GTIOC0A input selection<br>Rising of GTIOC0B input selection   | Falling edge<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled                                     |  |
| Count start sources Count stop so<br>Software source count clear<br>GTETRGA signal edge selection<br>GTETRGB signal edge selection<br>GTETRGC signal edge selection<br>GTETRGD signal edge selection<br>Rising of GTIOC0A input selection<br>Falling of GTIOC0A input selection<br>Falling of GTIOC0B input selection<br>Falling of GTIOC0B input selection  | Falling edge<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled             |  |
| Count start sources Count stop so<br>Software source count clear<br>GTETRGA signal edge selection<br>GTETRGB signal edge selection<br>GTETRGC signal edge selection<br>GTETRGD signal edge selection<br>Rising of GTIOC0A input selection<br>Falling of GTIOC0A input selection<br>Rising of GTIOC0B input selection<br>Falling of GTIOC0B input selection<br>Falling of GTIOC0B input selection<br>ELCA event input | Falling edge<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled<br>Disabled |  |

Figure 4.56 GPTW0 and GPTW1 Settings

After changing the settings, the operation will be as shown in Figure 4.57.

- Synchronous start GPTW0 and GPTW1 synchronous count starts by detecting a rising edge of external trigger input pin GTETRGA ((1) in Figure 4.57).
- Synchronous stop/clearing GPTW0 and GPTW1 synchronous count is stopped/cleared by detecting a falling edge of external trigger input pin GTETRGB ((2) in Figure 4.57).





Figure 4.57 Example of MTU and GPTW Synchronous Operation Using One External Input Trigger (Start at GTETRGA Pin Input Rising Edge, Stop/Clearing at Input Falling Edge)



### 4.6.6 Usage Notes

### 4.6.6.1 Counting Starts for Multiple Channels

In this sample code, the SCH0 and SCH1 bits of timer counter synchronous start register TCSYSTR are set at the same time in the mtu0\_mtu1\_start function to start counting MTU0 and MTU1 at the same time.

When using the R\_Config\_MTUm\_Start (m = 0, 1) function generated by the Smart Configurator, the counting starts timing may not be the same because each of the functions are read. The MTU0 and MTU1 counting can be started simultaneously by setting the CST0 and CST1 bits of timer start register TSTRA at the same time.

For details, refer to RX66T Group User's Manual: Hardware, section 22.2.17 Timer Start Registers (TSTRA, TSTRB, TSTR) and 22.2.19 Timer Counter Synchronous Start Register (TCSYSTR).

### 4.6.6.2 Order of Priority in Events

In this sample code, synchronous start/stop by software can be realized by using an external trigger of a hardware source.

When a start/stop by a hardware source set in GTSSR and GTPSR conflicts with a CPU write (GTSTR write/GTSTP write), the CPU write takes priority.

For details, refer to RX66T Group User's Manual: Hardware, section 24.10.5 Order of Priority in Events (2) The GTCR.CST Bit.

### 4.6.6.3 GTCNT Counter Start/Stop

In synchronous count start/stop operations using a hardware source, when a start source edge is detected, the GTCR.CST bit is set to 1b, and when a stop source edge is detected, the GTCR.CST bit is set to 0b.

Since the GTCNT counter starts/stops after the count clock is selected by TPCS[3:0] bits following the GTCR.CST bit update, events are ignored until the GTCNT counter actually starts, and events may be accepted, or interrupts may be generated after the CST bit is set to 0b.

For details, refer to RX66T Group User's Manual: Hardware, section 24.10.4 The GTCNT Counter Start/Stop.

### 4.6.6.4 Timing of Hardware Count Start, Stop, and Clear Operations

The start timing of synchronous operation differs according to the hardware source and clock used.

For details, refer to RX66T Group User's Manual: Hardware, section 24.3.7 Hardware Count Start/Count Stop and Clear Operation.



### 5. How to Import the Project

The sample code is provided in the format of an  $e^2$  studio project. This chapter describes how to import a project into  $e^2$  studio and CS+. After the import is complete, confirm the build and debugger settings.

### 5.1 Importing with e<sup>2</sup> studio

When using the sample code in e<sup>2</sup> studio, import it into e<sup>2</sup> studio using the following steps.

(The actual screen may vary according to the version of e<sup>2</sup> studio you are using.)



Figure 5.1 How to Import a Project into e<sup>2</sup> studio



### 5.2 Importing with CS+

When using the sample code with CS+, import the code to CS+ using the following steps.

(The actual screen may vary according to the version of CS+ you are using.)



Figure 5.2 How to Import a Project into CS+



### 6. Reference Documents

- User's Manual: Hardware RX66T Group User's Manual: Hardware (R01UH0749) (Please obtain the latest version from the Renesas Electronics Corp. website.)
- Technical Updates/Technical News (Please obtain the latest version from the Renesas Electronics Corp. website.)
- User's Manual: Development Environment RX Family CC-RX Compiler User's Manual (R20UT3248) (Please obtain the latest version from the Renesas Electronics Corp. website.)
- User's Manual: Development Environment RX66T Group Renesas Starter Kit User's Manual (R20UT4150) (Please obtain the latest version from the Renesas Electronics Corp. website.)
- Application Note RX Family PWM Output Methods Using MTU3/GPTW (R01AN5995) (Please obtain the latest version from the Renesas Electronics Corp. website.)



# **Revision History**

|      |               | Description |                      |
|------|---------------|-------------|----------------------|
| Rev. | Date          | Page        | Summary              |
| 1.00 | Jun. 29, 2022 |             | First edition issued |
|      |               |             |                      |



# General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

#### 1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

#### 2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

### 6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between  $V_{IL}$  (Max.) and  $V_{IH}$  (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between  $V_{IL}$  (Max.) and  $V_{IH}$  (Min.).

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

### Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
   Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan

www.renesas.com

### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

## **Contact information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: <a href="http://www.renesas.com/contact/">www.renesas.com/contact/</a>.