

RL78/G14, R8C/36M Group

Migration Guide from R8C to RL78: Serial Interface

Introduction

This application note explains how to achieve each mode (clock synchronous serial I/O mode and clock asynchronous serial I/O mode) of the serial interface (UART0) in the R8C/36M group using the serial array unit (SAU) in RL78/G14.

Target Device

RL78/G14, R8C/36M Group

When using this application note with other Renesas MCUs, careful evaluation is recommended after making modifications to comply with the alternate MCU.

APPLICATION NOTE



Contents

1.	Mig	ration Method from R8C Family to RL78 Family	4
2.	Diff	erences between RL78/G14 and the R8C/36M Group	5
2.′		ifferences between Clock Synchronous Serial I/O Mode and 3-Wire Serial I/O communication (CSI)	5
2.2		ifferences between Clock Asynchronous Serial I/O Mode and UART Communica	
2.3		omparison between Registers	
3.	Hov	w to Migrate Serial Interface in This Sample Code	10
4.	Exa	mple of Migration from Clock Synchronous Serial I/O Mode	11
4.	1 S	pecifications	11
4.2	2 0	peration Check Conditions	14
4.:	3 D	escription of the Hardware	15
4	4.3.1	Hardware Configuration Example	15
4	4.3.2	List of Pins to be Used	15
4.4	4 D	escription of the Software	16
4	4.4.1	Operation Outline	16
4	4.4.2	List of Option Byte Settings	17
4	4.4.3	List of Constants	17
	4.4.4	List of Variables	17
	4.4.5	List of Functions	
4	4.4.6	Function Specifications	
	4.4.7	Flowcharts	20
4	4.4.8	Sample Code	46
4	4.4.9	Related Application Note	46
4	4.4.10	0 Documents for Reference	46



5. Ex	Example of Migration from Clock Asynchronous Serial I/O (UART) Mode	47
5.1	Specifications	47
5.2	Operation Check Conditions	49
5.3	Description of the Hardware	50
5.3	3.1 Hardware Configuration Example	50
5.3	3.2 List of Pins to be Used	50
5.4	Description of the Software	51
5.4	4.1 Operation Outline	51
5.4	4.2 List of Option Byte Settings	52
5.4	4.3 List of Constants	52
5.4	1.4 List of Variables	52
5.4	4.5 List of Functions	53
5.4	4.6 Function Specifications	53
5.4	4.7 Flowcharts	56
5.4	4.8 Sample Code	87
5.4	4.9 Related Application Note	87
5.4	4.10 Documents for Reference	87



1. Migration Method from R8C Family to RL78 Family

This application note explains how to achieve each mode (clock synchronous serial I/O mode and clock asynchronous serial I/O mode) of the serial interface (UART0) in the R8C/36M group using the serial array unit (SAU) in RL78/G14.

Table 1.1 shows the operation modes of the serial interface in the R8C/36M group, and Table 1.2 shows the operation modes of the serial array unit (SAU) in RL78/G14.

Table 1.1 Operation Modes of Serial Interface in R8C/36M Group (Summary)

Serial Interface in R8C/36M Group		
Operation Mode Function		
Clock synchronous serial I/O mode	Transmits and receives data using a transfer clock.	
Clock asynchronous serial I/O mode	Transmits and receives data after setting the	
(UART mode)	desired bit rate and transfer data format.	

Table 1.2 Operation Modes of Serial Array Unit (SAU) in RL78/G14 (Summary)

Serial Array Unit (SAU) in RL78/G14		
Operation Mode	Function	
3-wire serial I/O	Transmits and receives data in synchronization with the serial clock (SCK) output from the master channel.	
UART	A start-stop synchronization function using two lines: the serial data transmission (TxD) and serial data reception (RxD) lines	
Simplified I ² C	A clocked communication function to communicate with two or more devices by using two lines: serial clock (SCL) and serial data (SDA)	

In the R8C/36C group, UART0 supports clock synchronous serial I/O mode and clock asynchronous serial I/O mode (UART mode).

In RL78/G14, one SAU is provided with multiple serial channels that are used alone or in combination for 3-wire serial I/O (CSI), UART, and simplified I²C communications.

Table 1.3 shows the correspondence between the serial I/O modes in the R8C/36M group and the serial communications in RL78/G14.

Table 1.3 Serial Interface Correspondence

R8C/36M Serial Interface (UART0)	RL78/G14 Serial Array Unit (SAU)
Clock synchronous serial I/O mode	3-wire serial I/O communication (CSI)
Clock asynchronous serial I/O mode (UART mode)	UART communication
(No corresponding functions)	Simplified I ² C



2. Differences between RL78/G14 and the R8C/36M Group

This chapter describes the differences between RL78/G14 and the R8C/36M group.

2.1 Differences between Clock Synchronous Serial I/O Mode and 3-Wire Serial I/O Communication (CSI)

Table 2.1 shows the differences between clock synchronous serial I/O mode in the R8C/36M group and 3-wire serial I/O communication (CSI) in RL78/G14.

		· · · ·
Item	R8C/36M Group Clock Synchronous Serial I/O Mode	RL78/G14 3-Wire Serial I/O Communication (CSI)
Transfer clock	Internal clock or external clock	Internal clock or external clock
Data length	8 bits	7/8 bits
Interrupt function	 Transmission end interrupt and transmit buffer empty interrupt Reception end interrupt 	 For transmission: transfer end interrupt and buffer empty interrupt For reception: transfer end interrupt
Error detection	Overrun error	Overrun error
Selection of clock polarity/phase	Provided	Provided
Selection of data phase	Not provided	Provided
Use in STOP mode	Enabled (when external clock is selected)	Enabled (SNOOZE mode function) ^{Note 1}
Slave select function	Not provided	Provided Note 2

Table 2.1 Differences between Clock Synchronous Serial I/O Mode and 3-Wire Serial I/O Communication (CSI)

Notes

- 1. Enabled only when the internal clock is selected.
- 2. Only for channel 0 of unit 0 of the serial array unit (SAU)



2.2 Differences between Clock Asynchronous Serial I/O Mode and UART Communication

Table 2.2 shows the differences between clock asynchronous serial I/O mode (UART mode) in the R8C/36M group and UART communication in RL78/G14.

Table 2.2 Differences between Clock Asynchronous Serial I/O Mode (UART Mode) and UART Communication

Item	R8C/36M Group Clock Asynchronous Serial I/O Mode	RL78/G14 UART Communication
	(UART Mode)	
Transfer clock	Internal or external clock	Internal clock
Data length	7/8/9 bits	7/8/9 bits
Setting of transmit/receive data level and selection of data level inversion	Not provided	Provided
Interrupt function	 Transmit buffer empty interrupt/ transmit end interrupt Receive end interrupt 	 For transmission: transfer end interrupt/buffer empty interrupt For reception: transfer end interrupt Error interrupt caused by framing error, parity error, or overrun error
Error detection	 Overrun error Framing error Parity error Error sum flag 	 Overrun error Framing error Parity error
Selection of data phase	Not provided	Provided
Parity bit	The following selectable: • Parity enabled/disabled • Even parity • Odd parity	The following selectable: • No parity bit • Appending 0 parity • Appending even parity • Appending odd parity
Use in STOP mode	Enabled (when the external clock is selected)	Enabled (SNOOZE mode function)



2.3 Comparison between Registers

Table 2.3, Table 2.4, and Table 2.5 show the comparison between the UART0 registers in the R8C/36M group and the SAU registers in RL78/G14.

Setting Items	R8C/36M Group	RL78/G14
Selection of serial I/O mode and data length	The SMD0 to SMD2 bits in the UiMR register	The MDmn1 and MDmn2 bits in the SMRmn register The DLSmn0 and DLSmn1 bits in the SCRmn register
Selection of internal/external clock	The CKDIR bit in the UiMR register	_
Selection of stop bit length	The STPS bit in the UiMR register	The SLCmn0 and SLCmn1 bits in the SCRmn register
Parity bit control	The PRY and PRYE bits in the UiMR register	The PTCmn0 and PTCmn1 bits in the SCRmn register
Bit rate	The UiBRG register	The SDRmn register Note
Transmit buffer	The UiTB register	The SDRmn register Note
Selection of count source	The CLK0 and CLK1 bits in the UiC0 register	The CSS and MCM0 bits in the CKC register The SPSm register The CKSmn and CCSmn bits in the SMRmn register
Transmit register empty flag	The TXEPT bit in the UiC0 register	The TSFmn bit in the SSRmn register
Selection of port output mode	The NCH bit in the UiC0 register	The POMxx registers
Selection of clock polarity	The CKPOL bit in the UiC0 register	The CKPmn and DAPmn bits in the SCRmn register

Table 2.3 Comparison between Registers (1)

Note The lower 8 or 9 bits function as a transmit/receive buffer register. The higher 7 bits are used as a register that sets the division ratio of the operation clock (f_{MCK}).

Remark

-: There are no corresponding registers.

i = 0, 1

m = Unit number (0, 1)

n = Channel number (0 to 3)

xx = 0, 1, 3, 5, 7



Setting Items	R8C/36M Group	RL78/G14
Selection of transfer format	The UFORM bit in the UiC0 register	The DIRmn bit in the SCRmn register
Enabling transmission	The TE bit in the UiC1 register	The TXEmn bit in the SCRmn register The SSm register The STSmn bit in the SMRmn register
Transmit buffer empty flag	The TI bit in the UiC1 register	The BFFmn bit in the SSRmn register
Enabling reception	The RE bit in the UiC1 register	The RXEmn bit in the SCRmn register The SSm register The STSmn bit in the SMRmn register
Receive complete flag	The RI bit in the UiC1 register	_
Selection of transmit interrupt source	The UiIRS bit in the UiC1 register	The MDmn0 bit in the SMRmn register
Enabling continuous receive mode	The UiRRM bit in the UiC1 register	-
Receive buffer	The UiRB register	The SDRmn register Note
Overrun error flag	The OER bit in the UiRB register	The OVFmn bit in the SSRmn register
Framing error flag	The FER bit in the UiRB register	The FEFmn bit in the SSRmn register
Parity error flag	The PER bit in the UiRB register	The PEFmn bit in the SSRmn register
Error sum flag	The SUM bit in the UiRB register	_

Table 2.4	Comparison	between	Registers	(2)
	••••••••••••••••••••••••••••••••••••••			\ -/

Note The lower 8 or 9 bits function as a transmit/receive buffer register.

The higher 7 bits are used as a register that sets the division ratio of the operation clock (f_{MCK}).

Remark

-: There are no corresponding registers.

i = 0, 1m = Unit number (0, 1) n = Channel number (0 to 3)

xx = 0, 1, 3, 5, 7



Pin selection The TXD0SEL0, RXD0SEL0, and CLK0SEL0 bits in the U0SR The PIM0, PIM1, PIM3, and PII	Setting Items	R8C/36M Group	RL78/G14
registerThe POM0, POM1, POM3, POM5, a POM7 registers The PM0, PM1, PM3, PM5, and P1 registers 	Pin selection		The PIM0, PIM1, PIM3, and PIM5
POM7 registers The PM0, PM1, PM3, PM5, and Pt registers The P0, P1, P3, P5, and P7 register The P0, P1, P3, P5, and P7 register The P0, P1, P3, P5, and P7 register The SISmn0 bit in the SMRmn regist not register Mask control of error interrupt signal – Clearing of error flags – Operation stop trigger of channel n – Indication of operation enable/stop status of channel n – Serial clock output of channel n – Serial data output of channel n –		CLK0SEL0 bits in the U0SR	
Control of receive data level inversion on channel n - The PMO, PM1, PM3, PM5, and Pf registers The P0, P1, P3, P5, and P7 register Mask control of receive data level inversion on channel n - The SISmn0 bit in the SMRmn register Mask control of error interrupt signal - The EOCmn bit in the SCRmn register Clearing of error flags - The SIRmn register Operation stop trigger of channel n - The STmn bit in the STm register Indication of operation enable/stop status of channel n - The SOEmn bit in the SOEm register Serial clock output of channel n - The SOEmn bit in the SOEm register Serial clock output of channel n - The SOEmn bit in the SOEm register Serial clock output of channel n - The SOEmn bit in the SOEm register Serial data output of channel n - The SOEmn bit in the SOM register Selection of transmit data level inversion on channel n - The SOLm register Induction of transfer end - The SSECm bit in the SSCm register		register	The POM0, POM1, POM3, POM5, and
registers registers Control of receive data level - inversion on channel n The SISmn0 bit in the SMRmn register Mask control of error - interrupt signal - Clearing of error flags - Operation stop trigger of - channel n - Indication of operation - Indication of operation - enable/stop status of - channel n - Enabling or stopping serial - output of channel n - Serial clock output of - channel n - Serial data output of - channel n - Selection of transmit data - level inversion on channel n - Selection of transmit data - level inversion on channel n -			
Control of receive data level inversion on channel nThe P0, P1, P3, P5, and P7 registerMask control of receive data level inversion on channel n-The SISmn0 bit in the SMRmn registerMask control of error interrupt signal-The EOCmn bit in the SCRmn registerClearing of error flags channel n-The SIRmn registerOperation stop trigger of channel n-The STmn bit in the STm registerIndication of operation enable/stop status of channel n-The SEmn bit in the SEm registerEnabling or stopping serial output of channel n-The SOEmn bit in the SOEm registerSerial clock output of channel n-The SOEmn bit in the SOm registerSerial data output of channel n-The SOEmn bit in the SOm registerSerial data output of channel n-The SOEm bit in the SOM registerSerial data output of channel n-The SOEm bit in the SOM registerSelection of transmit data level inversion on channel n-The SOEm bit in the SOM registerEnabling or disabling generation of transfer end-The SSECm bit in the SSCm register			
Control of receive data level inversion on channel n-The SISmn0 bit in the SMRmn regisMask control of error interrupt signal-The EOCmn bit in the SCRmn regisClearing of error flags-The SIRmn registerOperation stop trigger of channel n-The STmn bit in the STm registerIndication of operation enable/stop status of channel n-The SEmn bit in the SEm registerEnabling or stopping serial output of channel n-The SOEmn bit in the SOEm registerSerial clock output of channel n-The SOEmn bit in the SOm registerSerial data output of channel n-The SOEmn bit in the SOm registerSelection of transmit data level inversion on channel n-The SOLm registerEnabling or disabling generation of transfer end-The SSECm bit in the SSCm register			
inversion on channel n			
Mask control of error interrupt signal - The EOCmn bit in the SCRmn register Clearing of error flags - The SIRmn register Operation stop trigger of channel n - The STmn bit in the STm register Indication of operation enable/stop status of channel n - The SEmn bit in the SEm register Enabling or stopping serial output of channel n - The SOEmn bit in the SOEm register Serial clock output of channel n - The SOEmn bit in the SOm register Serial data output of channel n - The SOEmn bit in the SOm register Serial data output of transmit data level inversion on channel n - The SOLm register Selection of transmit data generation of transfer end - The SSECm bit in the SSCm register		-	The SISmn0 bit in the SMRmn register
interrupt signal			
Clearing of error flags - The SIRmn register Operation stop trigger of channel n - The STmn bit in the STm register Indication of operation enable/stop status of channel n - The SEmn bit in the SEm register Enabling or stopping serial output of channel n - The SOEmn bit in the SOEm register Serial clock output of channel n - The CKOmn bit in the SOEm register Serial data output of channel n - The SOEmn bit in the SOm register Serial data output of channel n - The SOEmn bit in the SOm register Selection of transmit data level inversion on channel n - The SOLm register Enabling or disabling generation of transfer end - The SSECm bit in the SSCm register		-	The EOCmn bit in the SCRmn register
Operation stop trigger of channel n - The STmn bit in the STm register Indication of operation enable/stop status of channel n - The SEmn bit in the SEm register Enabling or stopping serial output of channel n - The SOEmn bit in the SOEm register Serial clock output of channel n - The CKOmn bit in the SOEm register Serial data output of channel n - The SOEmn bit in the SOm register Serial data output of channel n - The SOmn bit in the SOm register Selection of transmit data level inversion on channel n - The SOLm register Enabling or disabling generation of transfer end - The SSECm bit in the SSCm register			
channel n Indication of operation - The SEmn bit in the SEm register enable/stop status of - The SOEmn bit in the SOEm register enabling or stopping serial - The SOEmn bit in the SOEm register output of channel n - The CKOmn bit in the SOEm register Serial clock output of - The CKOmn bit in the SOM register channel n - The SOEmn bit in the SOM register Serial data output of - The SOM bit in the SOM register channel n - The SOEmn bit in the SOM register Selection of transmit data - The SOLm register level inversion on channel n - The SSECm bit in the SSCm register generation of transfer end - -		_	
Indication of operation enable/stop status of channel n - The SEmn bit in the SEm register Enabling or stopping serial output of channel n - The SOEmn bit in the SOEm register Serial clock output of channel n - The CKOmn bit in the SOm register Serial data output of channel n - The SOmn bit in the SOm register Selection of transmit data level inversion on channel n - The SOLm register Enabling or disabling generation of transfer end - The SSECm bit in the SSCm register		-	The STmn bit in the STm register
enable/stop status of channel n - Enabling or stopping serial output of channel n - Serial clock output of channel n - Serial data output of channel n - Selection of transmit data level inversion on channel n - Enabling or disabling generation of transfer end -			
channel n		-	The SEmn bit in the SEm register
Enabling or stopping serial output of channel n - The SOEmn bit in the SOEm register Serial clock output of channel n - The CKOmn bit in the SOm register Serial data output of channel n - The SOEmn bit in the SOm register Selection of transmit data level inversion on channel n - The SOLm register Enabling or disabling generation of transfer end - The SSECm bit in the SSCm register			
output of channel n			
Serial clock output of channel n - The CKOmn bit in the SOm register Serial data output of channel n - The SOmn bit in the SOm register Selection of transmit data level inversion on channel n - The SOLm register Enabling or disabling generation of transfer end - The SSECm bit in the SSCm register		-	The SOEmn bit in the SOEm register
channel n			
Serial data output of channel n - The SOmn bit in the SOm register Selection of transmit data level inversion on channel n - The SOLm register Enabling or disabling generation of transfer end - The SSECm bit in the SSCm register		-	The CKOmn bit in the SOm register
channel n			
Selection of transmit data - The SOLm register level inversion on channel n - The SSECm bit in the SSCm register Enabling or disabling - The SSECm bit in the SSCm register generation of transfer end - The SSECm bit in the SSCm register		-	The SOmn bit in the SOm register
level inversion on channel n Image: Constraint of the second			
Enabling or disabling – The SSECm bit in the SSCm register generation of transfer end		-	The SOLM register
generation of transfer end			The SSEC bit in the SSC register
		-	The SSECITI bit in the SSCIII register
			The SWCm bit in the SSCm register
of UART0/UART2 reception		-	
in STOP mode			
Input switching control (LIN- – The ISC register			The ISC register
bus communication			
operation)			
Enabling use of the noise _ The NFEN0 register			The NFEN0 register
filter	5		

Remark

-: There are no corresponding registers.

i = 0, 1

m = Unit number (0, 1)

n = Channel number (0 to 3)

xx = 0, 1, 3, 5, 7



3. How to Migrate Serial Interface in This Sample Code

In this sample program, the serial interface operation of the R8C/36M group is realized with RL78/G14 by the method shown in

For detailed contents of the sample program, please refer to the following chapters.

Table 3.1 How to Migrate from R8C/36M group to RL78/G14 in This Sample Program

R8C/36M Group	RL78/G14
Clock synchronous serial I/O mode	3-wire serial I/O communication (CSI)
Clock asynchronous serial I/O mode (UART mode)	UART communication



4. Example of Migration from Clock Synchronous Serial I/O Mode

4.1 Specifications

The serial array unit (SAU) described in this application note performs master transmission and reception by 3-wire serial I/O communication (CSI). As the CSI master, this unit supplies clock signals to the slave, transmits data 0x05 and 0x50 alternately to the slave, and receives data from the slave.

Table 4.1 lists the peripheral functions to be used and their uses. Figure 4.1 presents an overview of CSI operation.

Figure 4.2 and Figure 4.3 show timing charts for explaining the CSI communication.

Table 4.1 Peripheral Functions to be Used and Their Uses

Peripheral Function	Use
Serial array unit 0 channel 0	CSI00 master transmission/reception
Timer array unit 0 channel 0	Interval timer operation



Figure 4.1 Overview of CSI Operation





Figure 4.2 Handshake Operation and Communication

- (1) [Software processing] Make sure that the slave is not busy.
- (2) [Software processing] Write transmit data to the SDR00 register and then start CSI00 transmission/reception.
- (3) [Hardware processing] Write data to the SDR00 register, output serial clock signals, and then enter the communication status.
- (4) [Hardware processing] Transfer receive data from the shift register 00 to the SDR00 register and then generate a transfer end interrupt.
- (5) [Software processing] Read the receive data from the SDR00 register.
- Note: If the transmission/reception is restarted before the BUSY signal from the slave rises, the expected results may not be obtained. As an example of master operation to prevent this phenomenon, the timing chart (Figure 4.3) shows operation using the falling edge of the BUSY signal.





Figure 4.3 Example of BUSY Signal Edge Detection in the Master

• BUSY signal edge detection

In this example, the master starts communication upon detection of the falling edge of the BUSY signal from the slave.

- (1) [Software processing in the slave] Write the next transmit data to the master and make the BUSY signal fall.
- (2) [Software processing in the master] Detect the falling edge of the BUSY signal and write transmit data to the SDR00 register.
- (3) [Hardware processing in the master] Start transmission/reception and then output serial clock (SCK) signals.
- (4) [Hardware processing in the master] After completion of the transfer, set the value of shift register 00 in the SDR00 register and then generate a transfer end interrupt (INTCSI00).
- (5) [Software processing in the master] Read the receive data from the SDR00 register.
- (6) [Software processing in the master] Wait until the falling edge of the BUSY signal is detected. ^{Note}
- (7) [Software processing in the master] Detect the falling edge of the BUSY signal and then write the transmit data to the SDR00 register.
- Note: If the BUSY signal is held at the high level for a short period, the software may be unable to detect the edge. In this case, input the BUSY signal to an external interrupt pin (such as the INTPO pin) so that the hardware detects the edge.



4.2 Operation Check Conditions

The sample code contained in this application note has been checked under the conditions listed in the table below.

Item	Description
Microcontroller used	RL78/G14 (R5F104LEA)
Operating frequency	 High-speed on-chip oscillator (HOCO) clock: 32 MHz CPU/peripheral hardware clock: 32 MHz
Operating voltage	5.0 V (Operation is possible over a voltage range of 2.9 V to 5.5 V.) LVD operation (V_{LVD}): Reset mode which uses 2.81 V (2.76 V to 2.87 V)
Integrated development environment (CS+)	CS+ V5.00.00 from Renesas Electronics Corp.
C compiler (CS+)	CC-RL V1.04.00 from Renesas Electronics Corp.
Integrated development environment (e ² studio)	e ² studio V5.4.0.018 from Renesas Electronics Corp.
C compiler (e ² studio)	CC-RL V1.04.00 from Renesas Electronics Corp.

Table 4.2 Operation Check Conditions



4.3 Description of the Hardware

4.3.1 Hardware Configuration Example

Figure 4.4 shows an example of hardware configuration that is used for this application note.



Figure 4.4 Hardware Configuration

- Cautions: 1. The purpose of this circuit is only to provide the connection outline and the circuit is simplified accordingly. When designing and implementing an actual circuit, provide proper pin treatment and make sure that the hardware's electrical specifications are met (connect the input-only ports separately to V_{DD} or V_{SS} via a resistor).
 - 2. Connect any pins whose name begins with EV_{SS} to V_{SS} and any pins whose name begins with EV_{DD} to V_{DD} , respectively.
 - 3. V_{DD} must be held at not lower than the reset release voltage (V_{LVD}) that is specified as LVD.

4.3.2 List of Pins to be Used

Table 4.3 lists the pins to be used and their functions.

Pin Name	I/O	Description
P30/INTP3/RTC1HZ/SCK00/SCL00/TRJO0	Output	Serial clock output pin
P50/INTP1/SI00/RxD0/TOOLRxD/SDA00/TRGIOA	Input	Data reception pin
P51/INTP2/SO00/TxD0/TOOLTxD/TRGIOB	Output	Data transmission pin
P00/TI00/TRGCLKA	Input	BUSY signal detection pin

Table 4.3 Pins to be Used and Their Functions



4.4 Description of the Software

4.4.1 Operation Outline

The sample program covered in this application note transmits and receives data to and from the corresponding device (slave) via the CSI (master transmission/reception). It supplies clock signals to the slave, transmits data (0x05 or 0x50) to the slave, and receives data from the slave at intervals of about 10 ms. This communication is performed in full-duplex mode.

(1) Initialize SAU0.

<Conditions for setting>

- Use SAU0 channel 0 as the CSI.
- Set the serial clock frequency to about 312,500 Hz.
- Select the single transfer mode as the operation mode.
- Select type 1 as the phase between data and clock signals.
- Set data transfer order to the MSB first.
- The length of data should be 8 bits.
- A serial transfer end interrupt (INTCSI00) should occur in single transfer mode.
- Use the P30/SCK00 pin for clock output and set the initial output value to 1.
- Use the P51/SO00 pin for data output and set the initial output value to 1.
- Use the P50/SI00 pin for data input.
- Enable output for serial communication.
- (2) Controlling the communication interval (10 ms) uses the interval timer function of the timer array unit (TAU) channel 0. The system starts the interval timer and then executes a HALT instruction. When the system is in HALT mode, it waits for the occurrence of a timer interrupt (INTTM00).
- (3) When a timer count end interrupt occurs and moreover the system exits the HALT mode, the system checks whether communication is possible. If the communication is possible, the system transmits/receives data. If no communication is underway and moreover the slave is not busy, the system determines that communication is possible and transmits/receives data.
- (4) When data transmission/reception is already completed or if communication is impossible, the system executes the HALT instruction again. Then, the system enters HALT mode to wait for the occurrence of a timer interrupt (INTTM00).
- Caution: For information about timer array unit setup, refer to the RL78/G13 Timer Array Unit Interval Timer (R01AN2576E) Application Note.



4.4.2 List of Option Byte Settings

Table 4.4 summarizes the settings of the option bytes.

Table 4.4 Option Byte Settings

Address	Value	Description
000C0H/010C0H	01101110B	Disables the watchdog timer.
		(Stops counting after the release from the reset state.)
000C1H/010C1H	01111111B	LVD reset mode, 2.81 V (2.76 V to 2.87 V)
000C2H/010C2H	11101000B	HS mode, HOCO: 32 MHz
000C3H/010C3H	10000100B	Enables the on-chip debugger.

4.4.3 List of Constants

Table 4.5 lists the constants that are used in this sample program.

Constant	Setting	Description
_0001_TAU_CH0_START_TRG_ON	0x0001U	Enables TAU0 channel 0 operation.
_0100_SAU_CH0_CLOCK_OUTPUT_1	0x0100U	Sets the serial clock output value for SAU0 channel 0.
_0001_SAU_CH0_DATA_OUTPUT_1	0x0001U	Sets the serial data output value for SAU0 channel 0.
_0001_SAU_CH0_OUTPUT_ENABLE	0x0001U	Enables output for SAU0 channel 0 serial communication.
_0001_SAU_CH0_START_TRG_ON	0x0001U	Starts SAU0 channel 0 operation.
_0001_SAU_OVERRUN_ERROR	0x0001U	Acquires the overrun error detection flag for SAU0 channel 0.

Table 4.5 Constants for the Sample Program

4.4.4 List of Variables

Table 4.6 lists the global variables that are used in this sample program.

Table 4.6 Global Variables for the Sample Program

Туре	Variable Name	Contents	Function Used
unsigned char	g_tx_data	Serial transmit data	main()
unsigned char	g_rx_data	Serial receive data	main()
uint8_t	gp_csi00_rx_address	CSI00 receive buffer address	R_CSI00_Send_Receive()
			R_CSI00_Interrupt()
uint8_t	gp_csi00_tx_address	CSI00 transmit buffer address	R_CSI00_Send_Receive()
			R_CSI00_Interrupt()
uint16_t	g_csi00_tx_count	CSI00 transmit data size	R_CSI00_Send_Receive()
			R_CSI00_Interrupt()



4.4.5 List of Functions

Table 4.7 summarizes the functions that are used in this sample program.

Function Name	Outline		
R_TAU0_Channel0_Start	Starts TAU0 channel 0 operation.		
R_CSI00_Start	Starts CSI00 operation.		
R_CSI00_Send_Receive	CSI00 data transmission/reception function		
r_csi00_interrupt	CSI00 transfer end interrupt function		

Table 4.7 Functions

4.4.6 Function Specifications

This section describes the specifications for the functions that are used in this sample program.

[Function Name] F	R_TAU0_Channel0_Start
Synopsis	TAU0 channel 0 operation start
Header	r_cg_macrodriver.h, r_cg_timer.h, and r_cg_userdefine.h
Declaration	void R_TAU0_Channel0_Start(void)
Explanation	This function releases a mask of TAU0 channel 0 count end interrupts and starts count operation.
Arguments	None
Return value	None
Remarks	None

[Function Name] R_CSI00_Start		
Synopsis	CSI00 operation start	
Header	r_cg_macrodriver.h, r_cg_serial.h, and r_cg_userdefine.h	
Declaration	void R_CSI00_Start(void)	
Explanation	This function starts SAU0 channel 0 as CSI00 and sets it to a communication standby state.	
Arguments	None	
Return value	None	
Remarks	None	



[Function Name] R_	_CSI00_Send_Receive		
Synopsis	CSI00 data transmission/reception function		
Header	r_cg_macrodriver.h, r_cg_serial.h, and r_cg_userdefine.h		
Declaration	MD_STATUS R_CSI00_Send_Receive(uint8_t * const tx_buf, uint16_t tx_num, and		
	uint8_t * const rx_buf)		
Explanation	This function sets up CSI00 data transmission/reception.		
Arguments	uint8_t * const tx_buf	: [Transmit data buffer address]	
	uint16_t tx_num	: [Transmit data buffer size]	
	uint8_t * const rx_buf	: [Receive data buffer address]	
Return value	[MD_OK]: Transmission/reception setup completed		
	[MD_ARGERROR]: Transmission/reception setup unsuccessful		
Remarks	None		

[Function Name] r_	_csi00_interrupt
Synopsis	CSI00 transfer end interrupt function
Header	r_cg_macrodriver.h, r_cg_serial.h, and r_cg_userdefine.h
Declaration	static voidnear r_csi00_interrupt(void)
Explanation	If there is data not transmitted, this function reads receive data and then starts transmitting the data not transmitted. Otherwise, this function reads receive data.
Arguments	None
Return value	None
Remarks	None



4.4.7 Flowcharts

4.4.7.1 Overall Flow

Figure 4.5 shows the overall flow of the sample program described in this application note.



Figure 4.5 Overall Flow

4.4.7.2 Initialization Function

Figure 4.6 shows the flowchart for the initialization function.



Figure 4.6 Initialization Function



4.4.7.3 System Function

Figure 4.7 shows the flowchart for the system function.



Figure 4.7 System Function



4.4.7.4 I/O Port Setup

Figure 4.8 shows the flowchart for I/O port setup.



- Note: Refer to the section entitled "Flowcharts" in RL78/G13 Initialization Application Note (R01AN2575E) for the configuration of the unused ports.
- Caution: Provide proper treatment for unused pins so that their electrical specifications are observed. Connect each of any unused input-only ports to V_{DD} or V_{SS} via a separate resistor.



Setting up the BUSY signal detection ports

- Port register 0 (P0)
- Port mode register 0 (PM0) Select an I/O mode and output latch for each port.

Symbol: P0

7	6	5	4	3	2	1	0
0	P06	P05	P04	P03	P02	P01	P00
0	х	х	х	х	х	х	0

Bit 0

P00	Output data control (in output mode)	Input data read (in input mode)
0	Output 0	Input low level
1	Output 1	Input high level

Symbol: PM0

7	6	5	4 3		2	1	0	
1	PM06	PM05	PM04	PM03	PM02	PM01	PM00	
1	х	х	х	х	х	х	1	

Bit 0

PM00	PM11 pin I/O mode selection
0	Output mode (output buffer on)
1	Input mode (output buffer off)



4.4.7.5 CPU Clock Setup

Figure 4.9 shows the flowchart for setting up the CPU clock.



Caution: For details on the procedure for setting up the CPU clock (R_CGC_Create ()), refer to the section entitled "Flowcharts" in RL78/G13 Initialization Application Note (R01AN2575E).



4.4.7.6 SAU0 Setup

Figure 4.10 shows the flowchart for SAU0 setup.



Figure 4.10 SAU0 Setup

Enabling supply of clock signals to the SAU

• Peripheral enable register 0 (PER0) Enable supply of clock signals to SAU0.

Symbol: PER0

7	6	5	4	3	2	1	0	
RTCEN	IICA1EN	ADCEN	IICA0EN	SAU1EN	SAU0EN	TAU1EN	TAU0EN	
х	х	х	х	х	1	х	х	

Bit 2

SAU0EN Control of serial array unit 0 and input classical supply						
0	Stops input clock supply.					
1	Enables input clock supply.					



Selecting a serial clock

• Serial clock select register 0 (SPS0) Select an operation clock for SAU0.

Symbol: SPS0

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	PRS							PRS
	Ŭ	•	Ũ	•	•	•	•	013	012	011	010	003	002	001	000
0	0	0	0	0	0	0	0	х	х	х	х	0	0	0	0

Bits	3	to	0	
------	---	----	---	--

					Sel	ection of ope	eration clock	(CK00)	
PRS 003	PRS 002	PRS 001	PRS 000		f _{CLK} = 2 MHz	f _{CLK} = 5 MHz	f _{CLK} = 10 MHz	f _{CLK} = 20 MHz	fc∟к = 32 MHz
0	0	0	0	fс∟к	2 MHz	5 MHz	10 MHz	20 MHz	32 MHz
0	0	0	1	fclк/2	1 MHz	2.5 MHz	5 MHz	10 MHz	16 MHz
0	0	1	0	fclк/2 ²	500 kHz	1,25 MHz	2.5 MHz	5 MHz	8 MHz
0	0	1	1	fclк/2 ³	250 kHz	625 kHz	1.25 MHz	2.5 MHz	4 MHz
0	1	0	0	f _{CLK} /2 ⁴	125 kHz	313 kHz	625 kHz	1.25 MHz	2 MHz
0	1	0	1	fclк/2 ⁵	62.5 kHz	156 kHz	313 kHz	625 kHz	1 MHz
0	1	1	0	fclк/2 ⁶	31.3 kHz	78.1 kHz	156 kHz	313 kHz	500 kHz
0	1	1	1	fclк/2 ⁷	15.6 kHz	39.1 kHz	78.1 kHz	156 kHz	250 kHz
1	0	0	0	fclk/2 ⁸	7.81 kHz	19.5 kHz	39.1 kHz	78.1 kHz	125 kHz
1	0	0	1	f _{CLK} /2 ⁹	3.91 kHz	9.77 kHz	19.5 kHz	39.1 kHz	62.5 kHz
1	0	1	0	fськ/2 ¹ 0	1.95 kHz	4.88 kHz	9.77 kHz	19.5 kHz	31.3 kHz
1	0	1	1	f _{CLK} /2 ¹ 1	977 Hz	2.44 kHz	4.88 kHz	9.77 kHz	15.6 kHz
1	1	0	0	f _{CLK} /2 ¹	488 Hz	1.22 kHz	2.44 kHz	4.88 kHz	7.81 kHz
1	1	0	1	f _{CLK} /2 ¹ з	244 Hz	610 Hz	1.22 kHz	2.44 kHz	3.91 kHz
1	1	1	0	f _{CLK} /2 ¹ 4	122 Hz	305 Hz 610 Hz		1.22 kHz	1.95 kHz
1	1	1	1	fclк/2 ¹ 5	61 Hz	153 Hz	305 Hz	610 Hz	977 Hz



4.4.7.7 SAU0 Channel 0 (CSI00) Operation Setup

Figure 4.11 shows the flowchart for setting up SAU0 channel 0 (CSI00) operation.



Figure 4.11 SAU0 Channel 0 (CSI00) Operation Setup



Stopping serial channel 0

• Serial channel stop register 0 (ST0) Stop communication/count operation of serial channel 0.

Symbol: ST0

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	0	0	0	0	0	0	0	0	0	ST0 3	ST0 2	ST0 1	ST0 0
ſ	0	0	0	0	0	0	0	0	0	0	0	0	х	х	х	1

Bit 0

ST00	Operation stop trigger of channel 0									
0	No trigger operation									
1 1	Clears the SE00 bit to 0 and stops the communication operation.									

Setting a transfer end interrupt priority level

- Priority specification flag register 00H (PR00H)
- Priority specification flag register 10H (PR10H) Set the interrupt priority level.

Symbol: PR00H

7	6	5	4	3	2	1	0
SREPR00 TMPR001H	SRPR00	STPR00		1	SREPR02	SRPR02	STPR02
	CSIPR001	CSIPR000	1		TMPR011H	CSIPR021	CSIPR020
	IICPR001	IICPR000				IICPR021	IICPR020
х	х	1	х	х	х	х	х

Symbol: PR10H

7	6	5	4	3	2	1	0
SREPR10	SRPR10	STPR10			SREPR12	SRPR12	STPR12
TMPR101H	CSIPR101	CSIPR100	1	1	TMPR111H	CSIPR121	CSIPR120
TIMERTOTT	IICPR101	IICPR100				IICPR121	IICPR120
х	х	1	х	х	х	х	х

Bit 5

CSIPR000	CSIPR100	Priority level selection
0	0	Specify level 0 (high priority level)
0	1	Specify level 1
1	0	Specify level 2
1	1	Specify level 3 (low priority level)



Clearing the CSI00 error flags

• Serial flag clear trigger register 00 (SIR00) Clear the SAU0 channel 0 error flags.

Symbol: SIR00

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	FEC T00	PEC T00	OVCT 00
0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1

Bit 2

FECT00	Clear trigger of framing error flag of channel 0
0	Not cleared
1	Clears the FEF00 bit of the SSR00 register to 0.

Bit 1

PECT00	Clear trigger of parity error flag of channel 0
0	Not cleared
1	Clears the PEF00 bit of the SSR00 register to 0.

Bit 0

ОVСТ00	Clear trigger of overrun error flag of channel 0
0	Not cleared
1	Clears the OVF00 bit of the SSR00 register to 0.



Setting up the SAU0 channel 0 operation mode

 Serial mode register 00 (SMR00) Select an operation clock (f_{MCK}).
 Specify whether to make the serial clock (f_{SCK}) input available. Set the start trigger and operation mode.
 Select an interrupt source.

Symbol: SMR00

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CK S00	CC S00	0	0	0	0	0	STS 00	0	SIS 000	1	0	0	MD 002	MD 001	MD 000
0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0

Bit 15

CKS00	Selection of operation clock (f _{MCK}) of channel n
0	Operation clock CK00 set by the SPS0 register
1	Operation clock CK01 set by the SPS0 register

Bit 14

CCS00	Selection of transfer clock (f _{TCLK}) of channel n
0	Divided operation clock fMCK specified by the CKS00 bit
1	Clock input f_{SCK} from the SCK00 pin (slave transfer in CSI mode)

Bit 8

STS00	Selection of start trigger source			
0	Only software trigger is valid			
1	Valid edge of the RxDq pin (selected for UART reception)			

Bits 2 and 1

MD002	MD001	Setting of operation mode of channel 0			
0	0	CSI mode			
0	1	UART mode			
1	0	Simplified I ² C mode			
1	1	Setting prohibited			

Bit 0

MD000	Selection of interrupt source of channel 0
0	Transfer end interrupt
1	Buffer empty interrupt



Setting up the SAU0 channel 0 operation mode

 Serial communication operation setting register 00 (SCR00) Select an operation clock (fMCK).
 Specify whether to make the serial clock (fSCK) input available. Set up the start trigger and operation mode.
 Select an interrupt source.

Symbol: SCR00

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TXE	RX	DA	CK	0	EO	PTC	PTC	DIR	0	SLC	SLC	0	1	DLS	DLS
00	E00	P00	P00	0	C00	001	000	00	0	001	000	0	1	001	000
1	1	0	0	0	0	0	0	0	0	0	0	0	1	1	1

Bits 15 and 14

TXE00	RXE00	Setting of operation mode of channel n
0	0	Disable communication.
0	1	Reception only
1	0	Transmission only
1	1	Transmission/reception

Bits 13 and 12

DAP00	CKP00	Selection of data and clock phase in CSI mode	Туре
0	0	SCK00 SO00 D7 D6 D5 D4 D3 D2 D1 D0 SI00 input timing	1
0	1	SCK00 SO00 D7 D6 D5 D4 D3 D2 D1 D0 SI00 input timing	2
1	0	SCK00 SO00 X D7 D6 D5 D4 X D3 D2 D1 D0 SI00 input timing	3
1	1	SCK00 SO00 X D7 X D6 X D5 X D4 X D3 X D2 X D1 X D0 SI00 input timing	4



Symbol: SCR00

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TXE	RX	DA	CK	0	EO	PTC	PTC	DIR	0	SLC	SLC	0	1	DLS	DLS
00	E00	P00	P00	0	C00	001	000	00	0	001	000	0	1	001	000
1	1	0	0	0	0	0	0	0	0	0	0	0	1	1	1

Bit 7

DIR00	Selection of data transfer sequence in CSI and UART modes
0	Inputs/outputs data with MSB first.
1	Inputs/outputs data with LSB first.

Bits 1 and 0

DLS001	DLS000	Setting of data length in CSI and UART modes						
0		9-bit data length (stored in bits 0 to 8 of the SDR00 register) (can be set in UART0 mode only.)						
1	0	7-bit data length (stored in bits 0 to 6 of the SDR00 register)						
1	1	8-bit data length (stored in bits 0 to 7 of the SDR00 register)						
Other than above		Setting prohibited						

Selecting an operation clock frequency divisor

• Serial data register 00 (SDR00) Set the division ratio of the operation clock (f_{MCK}) frequency.

Symbol: SDR00

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bits 15 to 9

		SDR	200[1	5:9]			Transfer clock setting by dividing the operation clock (f _{мск})
0	0	0	0	0	0	0	fмск/2
0	0	0	0	0	0	1	f _{MCK} /4
0	0	0	0	0	1	0	fмск/6
0	0	0	0	0	1	1	fмск/8
•	•	•	•	•	•	•	٠
•	٠	٠	٠	٠	٠	•	0
•	•	•	٠	٠	٠	•	0
0	1	1	0	0	1	0	fмск/102
•	٠	•	٠	•	•	•	0
•	٠	٠	٠	٠	٠	•	0
•	•	٠	٠	•	•	•	۹
1	1	1	1	1	1	0	f _{мск} /254
1	1	1	1	1	1	1	f _{мск} /256



Specifying the output values for the SCK00 and SO00 pins

• Serial output register 0 (SO0) Specify the output values for the serial data output pin and serial clock output pin.

Symbol: SO0

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	CK	CK	СК	СК	0	0	0	0	SO	SO	SO	SO 00
0	0	0	0	O03	O02	O01	O00	0	0	0	0	03	02	01	00
0	0	0	0	х	х	х	1	0	0	0	0	х	х	х	0

Bit 8

CKO00	Serial clock output of channel 0
0	Serial clock output value is "0".
1	Serial clock output value is "1".

Bit 0

SO00	Serial data output of channel 0
0	Serial clock output value is "0".
1	Serial clock output value is "1".

Enabling output of serial communication operation

• Serial output enable register 0 (SOE0) Enable output of serial communication operation.

Symbol: SOE0

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	SO	SO	SO	SO E00
0	0	0	0	0	0	0	0	0	0	0	0	E03	E02	E01	E00
0	0	0	0	0	0	0	0	0	0	0	0	х	х	Х	1

Bit 0

SOE00	Serial output enable/stop of channel 0
0	Stops output by serial communication operation.
1	Enables output by serial communication operation.



Setting up the ports of the SCK00, SO00 and SI00 pins

- Port register 3 (P3)
- Port mode register 3 (PM3)
- Port register 5 (P5)
- Port mode register 5 (PM5) Select an input/output mode and output latch for each port.

Symbol: P3

7	6	5	4	3	2	1	0
P37	P36	P35	P34	P33	P32	P31	P30
х	х	х	х	х	х	х	1

Bit 0

P30	Output data control (in output mode)	Input data read (in input mode)
0	Output 0	Input low level
1	Output 1	Input high level

Symbol: PM3

7	6	5	4	3	2	1	0
PM37	PM36	PM35	PM34	PM33	PM32	PM31	PM30
х	х	х	х	х	х	х	0

Bit 0

PM30	P10 pin I/O mode selection			
0	Output mode (output buffer on)			
1	Input mode (output buffer off)			



RL78/G14, R8C/36M Group

Symbol: P5

7	6	5	4	3	2	1	0
P57	P56	P55	P54	P53	P52	P51	P50
х	х	х	х	х	х	1	0

Bit 1

P51	Output data control (in output mode)	Input data read (in input mode)
0	Output 0	Input low level
1	Output 1	Input high level

Bit 0

P50	Output data control (in output mode)	Input data read (in input mode)		
0	Output 0	Input low level		
1	Output 1	Input high level		

Symbol: PM5

	7	6	5	4	3	2	1	0
	PM57	PM56	PM55	PM54	PM53	PM52	PM51	PM50
I	х	х	х	х	х	х	0	1

Bit 1

PM51	P51 pin I/O mode selection
0	Output mode (output buffer on)
1	Input mode (output buffer off)

Bit 0

PM50	P50 pin I/O mode selection
0	Output mode (output buffer on)
1	Input mode (output buffer off)



4.4.7.8 TAU0 Setup

Figure 4.12 shows the flowchart for setting up TAU0.



Figure 4.12 TAU0 Setup

Caution: For information about TAU0 setup (R_TAU0_Create()), refer to the section entitled "Flowcharts" in RL78/G13 Timer Array Unit (Interval Timer) Application Note (R01AN2576E).


4.4.7.9 Main Processing

Figure 4.13 shows the flowchart for main processing.



Figure 4.13 Main Processing



4.4.7.10 TAU0 Channel 0 Startup

Figure 4.14 shows the flowchart for starting the operation of TAU0 channel 0.



Figure 4.14 TAU0 Channel 0 Startup

Caution: For information about TAU0 setup (R_TAU0_Create()), refer to the section entitled "Flowcharts" in RL78/G13 Timer Array Unit Interval Timer Application Note (R01AN2576E).

4.4.7.11 SAU0 Channel 0 Startup

Figure 4.15 shows the flowchart for starting the operation of SAU0 channel 0 (CSI00).



Figure 4.15 SAU0 Channel 0 (CSI00) Startup



Setting the transfer end interrupt

- Interrupt request flag register 0H (IF0H) Clear the interrupt request flag.
- Interrupt mask flag register 0H (MK0H) Enable interrupt processing.

Symbol: IF0H

7	6	5	4	3	2	1	0
SREIF0 TMIF01H	SRIF0 CSIIF01 IICIF01	STIF0 CSIIF00 IICIF00	0	0	SREIF2 TMIF11H	SRIF2 CSIIF21 IICIF21	STIF2 CSIIF20 IICIF20
x	х	0	х	х	х	х	х

Bit 5

CSIIF00	Interrupt request flag						
0	No interrupt request signal is generated						
1	Interrupt request is generated, interrupt request status						

Symbol: MK0H

7	6	5	4	3	2	1	0
SREMK0 TMMK01H	CSIMKA	STMK0 CSIMK00 IICMK00	1	1	SREMK2 TMMK11H	CSIMK21	STMK2 CSIMK20 IICMK20
х	х	1	х	х	х	х	х

Bit 5

CSIMK00	Interrupt processing control					
0	Enables interrupt processing.					
1	Disables interrupt processing.					



Enabling serial communication

• Serial channel start register 0 (SS0) Enable serial communication/count operation.

Symbol: SS0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
I	0	0	0	0	0	0	0	0	0	0	0	0	SS0 3	SS0 2	SS0 1	SS0 0
	0	0	0	0	0	0	0	0	0	0	0	0	х	х	х	1

Bit 0

SS00	Operation start trigger of channel 0							
0	No trigger operation							
	Sets the SE00 bit to 1 and enters the communication wait status.							

Caution: For details on the register setup procedures, refer to RL78/G14 User's Manual: Hardware.

Remark: When the SS0 register is read, 0000H is always read.



4.4.7.12 Infinite Loop in Main Processing

Figure 4.16 shows the flowchart for an infinite loop in the main processing.



Figure 4.16 Infinite Loop in Main Processing

Confirming the communication state

• Serial status register 00 (SSR00) Indicate the communication status and error occurrence status of serial array unit channel 0.

Symbol: SSR00

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	TSF 00	BFF 00	0	0	FEF 00	PEF 00	OV F00
0	0	0	0	0	0	0	0	0	0/1	х	0	0	х	х	х

Bit 6

TSF00	Communication status indication flag of channel n							
0	Communication is stopped or suspended.							
1	Communication is in progress.							



4.4.7.13 CSI00 Data Transmission/Reception Start

Figure 4.17 shows the flowchart for starting CSI00 data transmission/reception.



Figure 4.17 CSI00 Data Transmission/Reception Start



Setting transmit data

• Serial data register 00 (SDR00) Set transmit data and start transmitting the data.

Symbol: SDR00

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

CSI00 data register (SIO00)

Write transmit data to the lower eight bits.

These eight bits should be accessed as the CSI00 register.



4.4.7.14 CSI00 Transfer End Interrupt Processing

Figure 4.18 shows the flowchart for CSI00 transfer end interrupt processing.



Figure 4.18 CSI00 Transfer End Interrupt Processing



4.4.8 Sample Code

The sample code is available on the Renesas Electronics Website.

4.4.9 Related Application Note

The application note that is related to this application note is listed below for reference.

- RL78/G13 Initialization (R01AN2575E) Application Note
- RL78/G13 Timer Array Unit Interval Timer (R01AN2576E) Application Note
- RL78/G13 Serial Array Unit for 3-Wire Serial I/O (Slave Transmission/Reception) (R01AN2711E) Application Note

4.4.10 Documents for Reference

User's Manual:

RL78/G14 User's Manual: Hardware (R01UH0186) R8C/36M Group User's Manual: Hardware (R01UH0259) The latest versions can be downloaded from the Renesas Electronics website.

Technical Update/Technical News:

The latest information can be downloaded from the Renesas Electronics website.



5. Example of Migration from Clock Asynchronous Serial I/O (UART) Mode

5.1 Specifications

In this application note, UART communication is performed through the serial array unit (SAU). ASCII characters transmitted from the device on the opposite side are analyzed to make responses.

Table 5.1 shows the peripheral function to be used and its use. Figure 5.1 and Figure 5.2 illustrate UART communication operation.

Table 5.1 Peripheral Function to be Used and its Use

Peripheral Function	Use
Serial array unit 0	Perform UART communication using the TxD0 pin
	(transmission) and the RxD0 pin (reception).



Figure 5.1 UART Reception Timing Chart (1/2)







5.2 Operation Check Conditions

The sample code contained in this application note has been checked under the conditions listed in the table below.

Item	Description	Description					
Microcontroller used	RL78/G14 (R5F104LEA)						
Operating frequency	High-speed on-chip oscillator (HOCO) clock: 32 MHz	High-speed on-chip oscillator (HOCO) clock: 32 MHz					
	CPU/peripheral hardware clock: 32 MHz						
Operating voltage	5.0 V (can run on a voltage range of 2.9 V to 5.5 V.)						
	LVD operation (V _{LVD}): Reset mode 2.81 V (2.76 V to 2.87 V)						
Integrated development	Renesas Electronics Corporation						
environment (CS+)	CS+ for CC V5.00.00						
C compiler (CS+)	Renesas Electronics Corporation						
	CC-RL V1.04.00						
Integrated development	Renesas Electronics Corporation						
environment (e ² studio)	e ² studio V5.4.0.018						
C compiler (e ² studio)	Renesas Electronics Corporation						
	CC-RL V1.04.00						

Table 5.2 Operation Check Conditions



5.3 Description of the Hardware

5.3.1 Hardware Configuration Example

Figure 5.3 shows an example of hardware configuration that is used for this application note.



Figure 5.3 Hardware Configuration

- Caution: 1. The purpose of this circuit is only to provide the connection outline and the circuit is simplified accordingly. When designing and implementing an actual circuit, provide proper pin treatment and make sure that the hardware's electrical specifications are met (connect the input-only ports separately to V_{DD} or V_{SS} via a resistor).
 - 2. Connect any pins whose name begins with EV_{SS} to V_{SS} and any pins whose name begins with EV_{DD} to V_{DD} , respectively.
 - 3. V_{DD} must be held at not lower than the reset release voltage (V_{LVD}) that is specified as LVD.

5.3.2 List of Pins to be Used

Table 5.3 lists the pins to be used and their function.

Pin Name	I/O	Description
P51/SO00/TxD0/TOOLTxD	Output	Data transmission pin
P50/SI00/RxD0/TOOLRxD/SDA00	Input	Data reception pin

Table 5.3 Pins to be Used and their Functions



5.4 Description of the Software

5.4.1 Operation Outline

This sample code transmits, to the device on the opposite side, the data corresponding to that received from the device. If an error occurs, it transmits to the device the data corresponding to the error. Table 5.4 and Table 5.5 show the correspondence between transmit data and receive data.

Table 5.4 Correspondence between Receive Data and Transmit Data

Receive Data	Response (Transmit) Data
T (54H)	O (4FH), K (4BH), "CR" (0DH), "LF" (0AH)
t (74H)	o (6FH), k (6BH), "CR" (0DH), "LF" (0AH)
Other than above	U (55H), C (43H), "CR" (0DH), "LF" (0AH)

Table 5.5 Corres	pondence between	Error and Transmit Data

Error	Response (Transmit) Data
Parity error	P (50H), E (45H), "CR" (0DH), "LF" (0AH)
Framing error	F (46H), E (45H), "CR" (0DH), "LF" (0AH)
Overrun error	O (4FH), E (45H), "CR" (0DH), "LF" (0AH)

(1) Perform initial setting of UART.

<UART Setting Conditions>

- Use SAU0 channels 0 and 1 as UART.
- Use the P12/TxD0 pin and the P11/RxD0 pin for data output and data input, respectively.
- The data length is 8 bits.
- Set the data transfer direction to LSB first.
- Use even parity as the parity setting.
- Set the receive data level to standard.
- Set the transfer rate to 9600 bps.
- Use reception end interrupt (INTSR0), transmission end interrupt (INTST0), and error interrupt (INTSRE0).
- Select interrupt priority level 2 or 1 for INTSR0 and for INTSRE0. Select the low interrupt priority level (level 3) for INTST0.
- (2) After the system is made to enter a UART communication wait state by using the serial channel start register, a HALT instruction is executed. Processing is performed in response to reception end interrupt (INTSR0) and error interrupt (INTSRE0).
- When an INTSR0 occurs, the received data is taken in and the data corresponding to the received data is transmitted. When an INTSRE0 occurs, error handling is performed to transmit the data corresponding to the error.
- After data transmission, a HALT instruction is executed again to wait for reception end interrupt (INTSR0) and error interrupt (INTSRE0).



5.4.2 List of Option Byte Settings

Table 5.6 summarizes the settings of the option bytes.

Table 5.6 Option Byte Settings

Address	Value	Description
000C0H/010C0H	01101110B	Disables the watchdog timer.
		(Stops counting after the release from the reset state.)
000C1H/010C1H	01111111B	LVD reset mode, 2.81 V (2.76 V to 2.87 V)
000C2H/010C2H	11101000B	HS mode, HOCO: 32 MHz
000C3H/010C3H	10000100B	Enables the on-chip debugger.

5.4.3 List of Constants

Table 5.7 lists the constants that are used in this sample program.

Constant	Setting	Description
g_messageOK[4]	"OK\r\n"	Response message to reception of "T".
g_messageok[4]	"ok\r\n"	Response message to reception of "t".
g_messageUC[4]	"UC\r\n"	Response message to reception of characters other than "T" or "t".
g_messageFE[4]	"FE\r\n"	Response message to a framing error.
g_messagePE[4]	"PE\r\n"	Response message to a parity error.
g_messageOE[4]	"OE\r\n"	Response message to an overrun error.

Table 5.7 Constants for the Sample Program

5.4.4 List of Variables

Table 5.8 lists the global variable that is used by this sample program.

Function Used Туре Variable Name Contents g_uart0_rx_buffer uint8_t Receive data buffer main() R_UART0_Send(), uint8_t gp_uart0_tx_address Transmit data pointer R_UART0_Interrupt_Send() Transmit data number R_UART0_Send(), uint16_t g_uart0_tx_count counter R_UART0_Interrupt_Send() R_UART0_Receive(), uint8_t gp_uart0_rx_address Receive data pointer R_UART0_Interrupt_Receive(), R_UART0_Interrupt_Error() Receive data number R_UART0_Receive(), uint16_t g_uart0_rx_ count R_UART0_Interrupt_Receive() counter R_UART0_Receive(), uint16_t g_uart0_rx_length Receive data number R_UART0_Interrupt_Receive() MD_STATUS g_uart0_tx_end Transmit status main(), r_uart0_callback_sendend() unit8_t Receive error status g_uart0_rx_error main(), r_uart0_callback_receiveend(), r_uart0_callback_error()

Table 5.8 Global Variable



5.4.5 List of Functions

Table 5.9 lists the functions that are used in this sample program.

Table	5.9	Functions
-------	-----	------------------

Function Name	Outline
R_UART0_Start	UART0 operation start
R_UART0_Receive	UART0 reception status initialization function
R_UART0_Send	UART0 data transmission function
r_uart0_interrupt_receive	UART0 reception end interrupt handling
r_uart0_callback_receiveend	UART0 receive data classification function
r_uart0_interrupt_error	UART0 error interrupt handling
r_uart0_callback_error	UART0 reception error classification function
r_uart0_interrupt_send	UART0 transmission end interrupt handling
r_uart0_callback_sendend	UART0 transmission end processing function
r_uart0_callback_softwareoverrun	UART0 overflow data receive function

5.4.6 Function Specifications

This section describes the specifications for the functions that are used in this sample program.

UART0_Start
UART0 operation start
r_cg_macrodriver.h, r_cg_serial.h, and r_cg_userdefine.h
void R_ UART0_Start(void)
Starts operation of channel 0 of serial array units 0 and 1 to make the system enter a communication wait state.
None
None
None

[Function Name] R_UART0_Receive

Synopsis	UART0 reception status initia	alization function
Header	r_cg_macrodriver.h, r_cg_se	rial.h, r_cg_userdefine.h
Declaration	MD_STATUS R_UART0_Re	ceive(uint8_t *rx_buf, uint16_t rx_num)
Explanation	Makes initial setting for UAR	T0 reception.
Arguments	uint8_t *rx_buf	: [Receive data buffer address]
-	uint16_t rx_num	: [Receive data buffer size]
Return value	[MD_OK]: Reception setting	is completed
	[MD_ARGERROR]: Reception	on setting failed
Remarks	None	C C C C C C C C C C C C C C C C C C C



[Function Name] R_U	JART0_Send	
Synopsis	UART0 data transmission function	
leader	r_cg_macrodriver.h, r_cg_serial.h, r_cg_userdefine.h	
Declaration	MD_STATUS R_UART0_Send(uint8_t* tx_buf, uint16_t tx_num)	
Explanation	Makes initial setting for UART0 transmission, and starts data transmission.	
Arguments	uint8_t *tx_buf : [Transmit data buffer address]	
	uint16_t tx_num : [Transmit data buffer size]	
Return value	[MD_OK]: Transmission setting is completed	
	[MD_ARGERROR]: Transmission setting failed	
Remarks	None	
Function Name] r_u	art0_interrupt_receive	
Synopsis	UART0 reception end interrupt handling	
Header	r_cg_macrodriver.h, r_cg_serial.h, and r_cg_userdefine.h	
Declaration	static voidnear r_uart0_interrupt_receive(void)	
Explanation	Makes a response (data transmission) corresponding to received data.	
Arguments	None	
Return value	None	
Remarks	None	
Function Name] r_u	•	
Synopsis	UART error interrupt function	
Header	r_cg_macrodriver.h, r_cg_serial.h, and r_cg_userdefine.h	
Declaration	static voidnear r_uart0_interrupt_error(void)	
Explanation	Transmits the data corresponding to a detected error.	
Arguments	None	
Return value Remarks	None	
Kellidi KS	None	
Eurotion Name 1 r. u	art0_callback_receiveend	
Synopsis	UARTO receive data classification function	
Header	r_cg_macrodriver.h, r_cg_serial.h, and r_cg_userdefine.h	
Declaration	static void r_uart0_callback_receiveend(void)	
Explanation Arguments	Clears the reception error flag. None	
Return value		
Return value Remarks	None None	
Remarks	None	
Function Name] r_u	art0_callback_error	
Synopsis	UART0 reception error classification function	
Header	r_cg_macrodriver.h, r_cg_serial.h, and r_cg_userdefine.h	
Declaration	static void r_uart0_callback_error(uint8_t err_type)	
Explanation	Makes flag setting for transmission of the data corresponding to an error.	
Arguments	err_type : Error type	
Return value	None	
Remarks	None	



RL78/G14, R8C/36M Group

<u> </u>	
Synopsis	UART0 transmission end interrupt handling
Header	r_cg_macrodriver.h, r_cg_serial.h, and r_cg_userdefine.h
Declaration	<pre>static voidnear r_uart0_interrupt_send(void)</pre>
Explanation	Transmits a specified number of pieces of data.
Arguments	None
Return value	None
Remarks	None

[Function Name] r_uart0_interrupt_send

[Function Name] r_uart0_callback_sendend

UART0 transmission end processing function
r_cg_macrodriver.h, r_cg_serial.h, r_cg_userdefine.h
static void r_uart0_callback_sendend(void)
Makes transmission end flag setting.
None
None
None

[Function Name] r_uart0_callback_softwareoverrun

Synopsis	UART0 overflow data receive function
Header	r_cg_macrodriver.h, r_cg_serial.h, r_cg_userdefine.h
Declaration	<pre>static void r_uart0_callback_softwareoverrun(void)</pre>
Explanation	Executes when detected overflow of data by software.
Arguments	None
Return value	None
Remarks	Unused function



5.4.7 Flowcharts

5.4.7.1 Overall Flow

Figure 5.4 shows the overall flow of the sample program described in this application note.



Figure 5.4 Overall Flow

Note: Startup routine is executed before and after the initialization function.

5.4.7.2 Initialization Function

Figure 5.5 shows the flowchart for the initialization function.



Figure 5.5 Initialization Function



5.4.7.3 System Function

Figure 5.6 shows the flowchart for the system function.



Figure 5.6 System Function



5.4.7.4 I/O Port Setup

Figure 5.7 shows the flowchart for setting up the I/O ports.



Figure 5.7 I/O Port Setup

- Note: Refer to the section entitled "Flowcharts" in RL78/G13 Initialization Application Note (R01AN2575E) for the configuration of the unused ports.
- Caution: Provide proper treatment for unused pins so that their electrical specifications are observed. Connect each of any unused input-only ports to V_{DD} or V_{SS} via a separate resistor.



5.4.7.5 CPU Clock Setup

Figure 5.8 shows the flowchart for setting up the CPU clock.



Caution: For details on the procedure for setting up the CPU clock (R_CGC_Create ()), refer to the section entitled "Flowcharts" in RL78/G13 Initialization Application Note (R01AN2575E).



5.4.7.6 Serial Array Unit Setup

Figure 5.9 shows the flowchart for setting up the serial array unit.



Figure 5.9 Serial Array Unit Setup



Start supplying clock to the SAU

• Peripheral enable register 0 (PER0) Clock supply

Symbol: PER0

7	6	5	4	3	2	1	0
RTCEN	IICA1EN	ADCEN	IICA0EN	SAU1EN	SAU0EN	TAU1EN	TAU0EN
х	0	х	х	х	1	0	х

Bit 2

SAU0EN	Input clock control for serial array unit 0
0	Stops supply of input clock.
1	Starts supply of input clock.

Caution: For details on the register setup procedures, refer to RL78/G14 User's Manual: Hardware.

Select serial clock

• Serial clock select register 0 (SPS0) Operation clock setting

Symbol: SPS0

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	PRS	PRS	PRS					PRS
								013	012	011	010	003	002	001	000
0	0	0	0	0	0	0	0	0	1	0	0	0	1	0	0

Bits 7 to 0

PRS	PRS	PRS	PRS		Operation	on clock (C	K00) select	ion (n = 0, 1)
0n3	0n2	0n1	0n0		fc∟к = 2 MHz	fс∟к = 5 MHz	fc∟к = 10 MHz	fc∟к = 20 MHz	fc∟к = 32 MHz
0	0	0	0	fclk	2 MHz	5 MHz	10 MHz	20 MHz	32 MHz
0	0	0	1	fclk/2	1 MHz	2.5 MHz	5 MHz	10 MHz	16 MHz
0	0	1	0	fclk/2 ²	500 kHz	1.25 MHz	2.5 MHz	5 MHz	8 MHz
0	0	1	1	f _{CLK} /2 ³	250 kHz	625 kHz	1.25 MHz	2.5 MHz	4 MHz
0	1	0	0	fс∟к/2 ⁴	125 kHz	312.5 kHz	625 kHz	1.25 MHz	2 MHz
0	1	0	1	fclк/2 ⁵	62.5 kHz	156.2 kHz	312.5 kHz	625 kHz	1 MHz
0	1	1	0	f _{CLK} /2 ⁶	31.25 kHz	78.1 kHz	156.2 kHz	312.5 kHz	500 kHz
0	1	1	1	fclк/2 ⁷	15.62 kHz	39.1 kHz	78.1 kHz	156.2 kHz	250 kHz
1	0	0	0	fclk/2 ⁸	7.81 kHz	19.5 kHz	39.1 kHz	78.1 kHz	125 kHz
1	0	0	1	f _{CLK} /2 ⁹	3.91 kHz	9.76 kHz	19.5 kHz	39.1 kHz	62.5 kHz
1	0	1	0	fclк/2 ¹⁰	1.95 kHz	4.88 kHz	9.76 kHz	19.5 kHz	31.25 kHz
1	0	1	1	fclк/2 ¹¹	977 Hz	2.44 kHz	4.88 kHz	9.76 kHz	15.6 kHz
Ot	her tha	an abov	ve.	Setting	prohibited.				



5.4.7.7 UART0 Setup

Figure 5.10, Figure 5.11, and Figure 5.12 show the flowcharts for setting up UART0.



Figure 5.10 UART0 Setup (1/3)











Figure 5.12 UART0 Setup (3/3)



Transmission channel operation mode setting

• Serial mode register 00 (SMR00) Interrupt source Operation mode Transfer clock selection fMCK selection

Symbol: SMR00

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKS 00	CCS 00	0	0	0	0	0	0	0	0	1	0	0	MD 002	MD 001	MD 000
0	0	0	0	0	0	0	0	0	0	1	0	0	0	1	0

Bit 15

CKS00	Channel 0 operation clock (fмск) selection							
0	Prescaler output clock CK00 configured by the SPS0 register							
1	Prescaler output clock CK01 configured by the SPS0 register							

Bit 14

CCS00	Channel 0 transfer clock (TCLK) selection
0	Clock obtained by dividing the operation clock fMCK specified by the CKS00 bit.
1	Clock input from the SCK pin.

Bits 2 and 1

MD002	MD001	Channel 0 operation mode setting
0	0	CSI mode
0	1	UART mode
1	0	Simplified I ² C mode
1	1	Setting prohibited

Bit 0

MD000	Channel 0 interrupt source selection								
0	Transfer end interrupt								
1	Buffer empty interrupt								



Transmission channel communication operation setting

• Serial communication operation setting register 00 (SCR00) Data length setting, data transfer order, error interrupt signal mask availability, and operation mode

Symbol: SCR00

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TXE	RXE	DAP	CKP	0	EOC	PTC	PTC	DIR	0	SLC	SLC	0	1	DLS	DLS
00	00	00	00	Ŭ	00	001	000	00	0	001	000	0		001	000
1	0	0	0	0	0	1	0	1	0	0	1	0	1	1	1

Bits 15 and 14

TXE00	RXE00	Channel 0 operation mode setting
0	0	Communication prohibited
0	1	Reception Only
1	0	Transmission only
1	1	Both transmission and reception

Bit 10

EOC00	Error interrupt signal (INTSREx (x = 0, 1)) mask availability selection
0	Error interrupt INTSREx is masked
1	Generation of error interrupt INTSREx is enabled

Bits 9 and 8

DTC004	DTCOOO	Parity bit setting in UART mode									
PICOUI	PTC000	Transmission	Reception								
0	0	No parity bit is output	Data is received without parity								
0	1	0 parity is output	No parity check is made								
1	0	Even parity is output	Check is made for even parity								
1	1	Odd parity is output	Check is made for odd parity								

Bit 7

DIR00	Selection of data transfer order in CSI and UART modes									
0	Input and output in MSB first									
1	Input and output in LSB first									

Bits 5 and 4

SLC001	SLC000	Stop bit setting in UART mode
0	0	No stop bit
0	1	Stop bit length = 1 bit
1	0	Stop bit length = 2 bits
1	1	Setting prohibited



Symbol: SCR00

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TXE	RXE	DAP	CKP	0	EOC	PTC	PTC	DIR	0	SLC	SLC	0	1	DLS	DLS
00	00	00	00	0	00	001	000	00	0	001	000	0	I	001	000
1	0	0	0	0	0	1	0	1	0	0	1	0	1	1	1

Bits 1 and 0

DLS001	DLS000	Data length setting in CSI mode
0	1	9-bit data length
1	0	7-bit data length
1	1	8-bit data length
Oth	ners	Setting prohibited

Caution: For details on the register setup procedures, refer to RL78/G14 User's Manual: Hardware.

Transmission channel transfer clock setting

• Serial data register 00 (SDR00) Transfer clock frequency: fMCK/208 (≈ 9600 Hz)

Symbol: SDR00

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	1	1	1	0	х	х	х	х	х	х	х	x

Bits 15 to 9

		SDF	R00[1	5:9]			Transfer clock setting by dividing operation clock (f _{MCK})
0	0	0	0	0	0	0	f _{MCK} /2
0	0	0	0	0	0	1	f _{MCK} /4
0	0	0	0	0	1	0	fмск /6
0	0	0	0	0	1	1	f _{MCK} /8
	•	•	•	•	•		
1	1	0	0	1	1	1	f _{мск} /208
	•	•	•	•	•		
1	1	1	1	1	1	0	f _{МСК} /254
1	1	1	1	1	1	1	fмск /256



Reception channel operation mode setting

• Serial mode register 01 (SMR01) Interrupt source Operation mode Transfer clock selection fMCK selection

Symbol: SMR01

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKS 01	CCS 01	0	0	0	0	0	STS 01	0	SIS 010	1	0	0	MD 012	MD 011	MD 010
0	0	0	0	0	0	0	1	0	0	1	0	0	0	1	0

Bit 15

CKS01	Channel 1 operation clock (f _{MCK}) selection
0	Prescaler output clock CK00 configured by the SPS0 register
1	Prescaler output clock CK01 configured by the SPS0 register

Bit 14

CCS01	Channel 1 transfer clock (TCLK) selection
0	Clock obtained by dividing the operation clock f_{MCK} specified by the CKS01 bit
1	Clock input from the SCK pin

Bit 8

STS01	Start trigger source selection
0	Only software trigger is valid
1	Valid edge of the RxD pin (selected during UART reception)

Bit 6

SIS010	Control of receive data level inversion on channel 1 in UART mode
0	Falling edge is detected as a start bit
1	Rising edge is detected as a start bit

Bits 2 and 1

MD012	MD011	Channel 1 operation mode setting
0	0	CSI mode
0	1	UART mode
1	0	Simplified I ² C mode
1	1	Setting prohibited

Bit 0

MD010	Channel 1 interrupt source selection
0	Transfer end interrupt
1	Buffer empty interrupt



Reception channel communication operation setting

• Serial communication operation setting register 01 (SCR01) Data length setting, data transfer order, error interrupt signal mask availability, and operation mode

Symbol: SCR01

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TXE	RXE	DAP	CKP	0	EOC	PTC	PTC	DIR	0	SLC	SLC SLC	0	1	DLS	DLS
01	01	01	01	0	01	011	010	01	0	011	010	0	I	011	010
0	1	0	0	0	1	1	0	1	0	0	1	0	1	1	1

Bits 15 and 14

TXE01	RXE01	Channel 1 operation mode setting
0	0	Communication prohibited
0	1	Reception only
1	0	Transmission only
1	1	Both transmission and reception

For UART reception, wait for 4 f_{CLK} clock cycles or more before setting SS01 to 1, after setting the RXE01 bit of the SCR01 register to 1.

Bit 10

EOC01	Error interrupt signal (INTSRE1) mask availability selection											
0	Error interrupt INTSRE1 is masked											
1	Generation of error interrupt INTSRE1 is enabled											

Bits 9 and 8

PTC011	DTC010	Parity bit setting in UART mode									
PICUII	PICUIU	Transmission	Reception								
0	0	No parity bit is output	Data is received without parity								
0	1	0 parity is output	No parity check is made								
1	0	Even parity is output	Check is made for even parity								
1	1	Odd parity is output	Check is made for odd parity								

Bit 7

DIR01	Selection of data transfer order in CSI and UART modes
0	Input and output in MSB first
1	Input and output in LSB first

Bits 5 and 4

SLC011	SLC010	Stop bit setting in UART mode
0	0	No stop bit
0	1	Stop bit length = 1 bit
1	0	Stop bit length = 2 bits
1	1	Setting prohibited



Symbol: SCR01

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TXE	RXE	DAP	CKP	0	EOC	PTC	PTC	DIR	0	0 SLC		1	DLS	DLS	
01	01	01	01	0	01	011	010	01	0	011	010	0	1	011	010
0	1	0	0	0	1	1	0	1	0	0	1	0	1	1	1

Bits 1 and 0

DLS011	DLS010	Data length setting in CSI mode
0	1	9-bit data length
1	0	7-bit data length
1	1	8-bit data length
oth	iers	Setting prohibited

Caution: For details on the register setup procedures, refer to RL78/G14 User's Manual: Hardware.

Reception transfer clock setting

• Serial data register 01 (SDR01) Transfer clock frequency: fMCK/208 (≈9600 Hz)

Symbol: SDR01

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	1	1	1	0								

Bits 15 to 9

	SDR01[15:9]						Transfer clock setting by dividing operation clock (f_{MCK})
0	0	0	0	0	0	0	f _{МСК} /2
0	0	0	0	0	0	1	f _{MCK} /4
0	0	0	0	0	1	0	fмск /6
0	0	0	0	0	1	1	fмск /8
	•	•	•	•	•	•	
		•					
1	1	0	0	1	1	1	f _{мск} /208
		•					
		•					
1	1	1	1	1	1	0	f _{MCK} /254
1	1	1	1	1	1	1	fмск /256



Initial output level setting

• Serial output register 0 (SO0) Initial output: 1

Symbol: SO0

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
0	0	0	0	СКО	СКО	СКО	CKO 00	0	0	0	0	SO	SO							
U	Ŭ	0	U	0	0	Ŭ	Ŭ	0	03	02	01	00	Ū	Ŭ	Ŭ	Ŭ	03	02	01	00
0	0	0	0	х	х	х	х	0	0	0	0	х	х	х	1					

Bit 0

SO00	Channel 0 serial data output							
0	Serial data output value is "0"							
1	Serial data output value is "1"							

Caution: For details on the register setup procedures, refer to RL78/G14 User's Manual: Hardware.

Enabling of data output on target channel

• Serial output enable register 0 (SOE0) Output enable

Symbol: SOE0

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0				SOE
												03	02	01	00
0	0	0	0	0	0	0	0	0	0	0	0	х	х	х	1

Bit 0

SOE00	Channel 0 serial output enable/stop							
0	erial communication output is stopped							
1	Serial communication output is enabled							



Port setting

- Port register 5 (P5)
- Port mode register 5 (PM5) Port setting for each of transmit data and receive data.

Symbol: P5

7	6	5	4	3	2	1	0
P57	P56	P55	P54	P53	P52	P51	P50
х	х	х	х	х	х	1	0

Bit 1

P51	Output data control (in output mode)
0	0 is output
1	1 is output

Caution: For details on the register setup procedures, refer to RL78/G14 User's Manual: Hardware.

Symbol: PM5

7	6	5	4	3	2	1	0
PM57	PM56	PM55	PM54	PM53	PM52	PM51	PM50
х	х	х	х	х	х	0	1

Bit 1

PM51	P51 I/O mode selection
0	Output mode (output buffer is on)
1	Input mode (output buffer is off)

Bit 0

PM50	P50 I/O mode selection							
0	Output mode (output buffer is on)							
1	Input mode (output buffer is off)							


5.4.7.8 Main Function

Figure 5.13, Figure 5.14 and Figure 5.15 show the flowchart for the main function.



Figure 5.13 Main Function (1/3)





Figure 5.14 Main Function (2/3)





Figure 5.15 Main Function (3/3)



5.4.7.9 Main initializes settings

Figure 5.16 shows the flowchart for the main initializes settings.



Figure 5.16 Main initializes settings



5.4.7.10 UART0 Reception Status Initialization Function

Figure 5.17 shows the flowchart for the UART0 reception status initialization function.



Figure 5.17 UART0 Reception Status Initialization Function



5.4.7.11 UART0 Operation Start Function

Figure 5.18 shows the flowchart for the UART0 operation start function.



Figure 5.18 UART0 Operation Start Function



Interrupt setting

- Interrupt request flag register (IF0H) Clear the interrupt request flag
- Interrupt mask flag register (MK0H) Cancel interrupt mask

Symbol: IF0H

7	6	5	4	3	2	1	0
SREIF0 TMIF01H	SRIF0 CSIIF01 IICIF01	STIF0 CSIIF00 IICIF00	0	0	SREIF2 TMIF11H		STIF2 CSIIF20 IICIF20
0	0	0	0	0	Х	Х	Х

Bit 7

SREIF0	Interrupt request flag
0	No interrupt request signal is generated
1	Interrupt request is generated, interrupt request status

Bit 6

SRIF0 Interrupt request flag						
0	No interrupt request signal is generated					
1	Interrupt request is generated, interrupt request status					

Bit 5

STIF0	Interrupt request flag
0	No interrupt request signal is generated
1	Interrupt request is generated, interrupt request status

Caution: For details on the register setup procedures, refer to RL78/G14 User's Manual: Hardware.



RL78/G14, R8C/36M Group

Symbol: MK0H

 7	6	5	4	3	2	1	0
REMK0 MK01H		STMK0 CSIMK00 IICMK00	1	1	SREMK2 TMMK11H		STMK2 CSIMK20 IICMK20
0	0	0	1	1	Х	Х	Х

Bit 7

SREMK0	Interrupt processing control
0	Enables interrupt processing.
1	Disables interrupt processing.

Bit 6

SRMK0	Interrupt processing control
0	Enables interrupt processing.
1	Disables interrupt processing.

Bit 5

STMK0	Interrupt processing control
0	Enables interrupt processing.
1	Disables interrupt processing.

Transition to communication wait state

• Serial channel start register 0 (SS0) Operation start

Symbol: SS0

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	SS03	SS02	SS01	SS00
0	0	0	0	0	0	0	0	0	0	0	0	X ^{Note}	х	1 ^{Note}	1

Bits 3 to 0

SS0n	Channel n operation start trigger
0	Trigger operation is not performed
1	SE0n is set to 1, and a communication wait state is entered.

Note For UART reception, wait for 4 f_{CLK} clock cycles or more before setting SS0n to 1, after setting the RXE0n bit of the SCR0n register to 1.

Caution: For details on the register setup procedures, refer to RL78/G14 User's Manual: Hardware.



5.4.7.12 INTSR0 Interrupt Service Routine

Figure 5.19 shows the flowchart for the INTSR0 interrupt service routine.



Figure 5.19 INTSR0 Interrupt Service Routine



5.4.7.13 UART0 Receive Data Classification Function

Figure 5.20 shows the flowchart for the UART0 receive data classification function.



Figure 5.20 UART0 Receive Data Classification Function



5.4.7.14 UART0 Data Transmission Function

Figure 5.21 shows the flowchart for the UART0 data transmission function.



Figure 5.21 UART0 Data Transmission Function



5.4.7.15 UART0 Reception Error Interrupt Function

Figure 5.22 shows the flowchart for the UART0 reception error interrupt function.



Figure 5.22 UART0 Reception Error Interrupt Function



5.4.7.16 UART0 Reception Error Classification Function

Figure 5.23 shows the flowchart for the UART0 reception error classification function.



Figure 5.23 UART0 Reception Error Classification Function

5.4.7.17 INTST0 Interrupt Service Routine

Figure 5.24 shows the flowchart for the INTST0 interrupt service routine.



Figure 5.24 INTST0 Interrupt Service Routine



5.4.7.18 UART0 Transmission End Processing Function

Figure 5.25 shows the flowchart for the UART0 transmission end processing function.



Figure 5.25 UART0 Transmission End Processing Function



5.4.8 Sample Code

The sample code is available on the Renesas Electronics Website.

5.4.9 Related Application Note

The application note that is related to this application note is listed below for reference.

• RL78/G13 Initialization (R01AN2575E) Application Note

5.4.10 Documents for Reference

User's Manual:

RL78/G14 User's Manual: Hardware (R01UH0186) R8C/36M Group User's Manual: Hardware (R01UH0259) The latest versions can be downloaded from the Renesas Electronics website.

Technical Update/Technical News:

The latest information can be downloaded from the Renesas Electronics website.



Website and Support

Renesas Electronics Website <u>http://www.renesas.com/</u>

Inquiries

http://www.renesas.com/contact/

All trademarks and registered trademarks are the property of their respective owners.



Revision History

		Descript	ion	
Rev.	Date	Page	Summary	
1.00	Dec. 22, 2017	-	First edition issued	

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Handling of Unused Pins

Handle unused pins in accordance with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

 The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do not
 access these addresses; the correct operation of LSI is not guaranteed if they are accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to a product with a different part number, confirm that the change will not lead to problems.

 The characteristics of Microprocessing unit or Microcontroller unit products in the same group but having a different part number may differ in terms of the internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information. 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other disputes involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawing, chart, program, algorithm, application examples 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others. 4. You shall not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics products 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below "Standard": Computers: office equipment: communications equipment: test and measurement equipment: audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment: and industrial robots etc. "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc. Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (space and undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics 6. When using the Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat radiation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions or failure or accident arising out of the use of Renesas Electronics products beyond such specified ranges 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please ensure to implement safety measures to guard them against the possibility of bodily injury, injury or damage caused by fire, and social damage in the event of failure or malfunction of Renesas Electronics products, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures by your own responsibility as warranty for your products/system. Because the evaluation of microcomputer software alone is very difficult and not practical, please evaluate the safety of the final products or systems manufactured by you. 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please investigate applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive carefully and sufficiently and use Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations. 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall not use Renesas Electronics products or technologies for (1) any purpose relating to the development, design, manufacture, use, stockpiling, etc., of weapons of mass destruction, such as nuclear weapons, chemical weapons, or biological weapons, or missiles (including unmanned aerial vehicles (UAVs)) for delivering such weapons, (2) any purpose relating to the development, design, manufacture, or use of conventional weapons, or (3) any other purpose of disturbing international peace and security, and you shall not sell, export, lease, transfer, or release Renesas Electronics products or technologies to any third party whether directly or indirectly with knowledge or reason to know that the third party or any other party will engage in the activities described above. When exporting,

Notice

selling, transferring, etc., Renesas Electronics products or technologies, you shall comply with any applicable export control laws and regulations promulgated and administered by the governments of the countries asserting jurisdiction over the parties or transactions.
10. Please acknowledge and agree that you shall bear all the losses and damages which are incurred from the misuse or violation of the terms and conditions described in this document, including this notice,

and hold Renesas Electronics harmless, if such misuse or violation results from your resale or making Renesas Electronics products available any third party.

11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics

12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Refer to "http://www.renesas.com/" for the latest and detailed information

(Rev.3.0-1 November 2016)

RENESAS

SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

 Renesas Electronics America Inc.

 2801 Scott Boulevard Stanta Clara, CA 95050-2549, U.S.A.

 Tel: +1-408-588-6000, Fax: +1-408-588-6130

 Renesas Electronics Canada Limited

 9251 Yong Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3

 Tel: +1-905-237-2004

 Renesas Electronics Europe Limited

 Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K

 Tel: +44-1628-585-100, Fax: +44-1628-585-900

 Renesas Electronics Europe GmbH

 Arcadiastrasse 10, 40472 Düsseldoff, Germany

 Tel: +44-116530-1527

 Room 1709, Quantum Plaza, No.27 ZhiChuntu Haidian District, Beijing 100191, P.R.China

 Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

 Renesas Electronics (Shanghai) Co., Ltd.

 Room 1709, Quantum Plaza, No.27 ZhiChuntu Haidian District, Beijing 100191, P.R.China

 Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

 Renesas Electronics (Shanghai) Co., Ltd.

 Unit 1301.1617, 1617, Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong

 Tel: +82-2265-6688, Fax: +86-218-2286-9022

 Renesas Electronics Taiwan Co., Ltd.

 135, No. 363, Fu Shing North Road, Taipei 10543, Taiwan

 Tel: +85-224715-9000, Fax: +852-2475-9670

 Renesas Electronics Mingapore Pe. Ltd.

 80 Bendemeer Road, Unit