Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



7547 Group List of Registers

1. Abstract

This documents describes the 7547 Group registers.


2. Introduction

The registers described in this document are applied to the following:

MCU: 7547 Group

3. Register Configuration

The following shows an example of a control register configuration diagram in this application note, and the definitions of the symbols and terms used in the diagram.



*1 Blank 0 1

: Set to 0 or 1 according to the application.

: Set to 0.



: This bit is not used in the specific mode or state. Set to either 0 or 1.

: Nothing is assigned.

| ٤2 | |
|----|-----------|
| | 0 |
| | 1 |
| | Undefined |

- : 0 after reset
 - : 1 after reset
- : Undefined after reset

*3 RW

RO

WO


- : Read and Write.
 - : Read only. When written, the content depends on each bit.
- : Write only. When read, the content is undefined.
 - : When read, the content is undefined. When written, the content depends on each bit.



4. List of Registers

| | Poi | t Pi register (Pi) (i = 0, 2, 3) | | |
|---|-----|----------------------------------|------------------------------------|----------------|
| | [Ad | dresses 00h, 04h, 06h] | | |
| | b | Name | Function | After Reset RV |
| | - 0 | Port Pio | In output mode | Undefined RV |
| | 1 | Port Pi1 | Write: Port latch | Undefined RV |
| | - 2 | Port Pi2 | Read: Port latch | Undefined RV |
| | - 3 | Port Pi3 | In input mode | Undefined RV |
| | 4 | Port Pi4 | Write: Port latch | Undefined RV |
| | 5 | Port Pis | Read: Pin value | Undefined RV |
| L | - 6 | Port Pi6 | | Undefined RV |
| | 7 | Port Pi7 | | Undefined RV |


Fig. 4.1 Configuration of Port Pi register (i = 0, 2, 3)






| Port P1 register | | | | | | |
|---------------------------------------|------|-------------------------------|------------------------------------|-------------------------------|-------------|----|
| b7 b6 b5 b4 b3 b2 b1 b0 | | | | | | |
| 000 | Port | P1 register (P1) | | | | |
| | Add | dress 02h] | | | | |
| | b | Name | | Function | After Reset | RW |
| | 0 | Port P10 | In output mode | Write: Port latch | Undefined | RW |
| | 1 | Port P11 | | Read: Port latch or | Undefined | RW |
| · · · · · · · · · · · · · · · · · · · | 2 | Port P12 | perip | oheral function output (Note) | Undefined | RW |
| · · · · · · · · · · · · · · · · · · · | 3 | Port P13 | In input mode | Write: Port latch | Undefined | RW |
| · · · · · · · · · · · · · · · · · · · | 4 | Port P14 | | Read: Pin value | Undefined | RW |
| | 5 | When read, the content is unc | lefined. If necess | sary, set to 0. | Undefined | - |
| | 6 | | | | Undefined | - |
| · | 7 | | | | Undefined | - |

Fig. 4.3 Configuration of Port P1 register











| b7 b6 b5 b4 b3 b2 b1 b0 | | | | | |
|-------------------------|-------|--|---|-------------|----|
| 0000 | nterr | upt source set register (INTSE | Т) | | |
| | Addr | ess 0Ah] | | | |
| | b | Name | Function | After Reset | RW |
| L | - 0 | Key-on wakeup interrupt enable bit | 0: Interrupt disabled 1: Interrupt enabled | 0 | RW |
| · · · · · · | - 1 | UART1 bus collision detection interrupt enable bit | 0: Interrupt disabled 1: Interrupt enabled | 0 | RW |
| | - 2 | A/D conversion interrupt enable bit | 0: Interrupt disabled 1: Interrupt enabled | 0 | RW |
| | - 3 | Timer 1 interrupt enable bit | 0: Interrupt disabled 1: Interrupt enabled | 0 | RW |
| | 4 | When read, the content is 0. I | f necessary, set to 0. | 0 | RO |
| | 5 | | | 0 | RO |
| <u>i</u> | - 6 |] | | 0 | RO |
| i | - 7 | | | 0 | RO |

Fig. 4.5 Configuration of Interrupt source set register









| b7 b6 b5 b4 b3 b2 b1 b0 | aptı | ure register i (CAPiL) (i = 0, 1) | | | |
|---------------------------------------|------|--|---|-------------|----|
| [/ | \ddr | esses 0Ch, 0Eh] | | | |
| | b | Name | Function | After Reset | RW |
| · · · · · · · · · · · · · · · · · · · | 0 | The capture register i (CAPil order) by capture input. | .) is used to read the timer count value (low- | Undefined | RO |
| · · · · · · · · · · · · · · · · · · · | 1 | Reading from the register for value of the capture register re | each channel is controlled by setting the ead pointer. | Undefined | RO |
| | 2 | | in the following order; onded input capture channel to the capture | Undefined | RO |
| · · · · · · · · · · · · · · · · · · · | 3 | | ster (low-order) and the capture register | Undefined | RO |
| | 4 | | hile the capture registers (low-order/high- esult in values captured at different timings. | Undefined | RO |
| | 5 | | ed by reading multiple times via software. | Undefined | RO |
| | 6 | | | Undefined | RO |
| | 7 | | | Undefined | RO |



















Fig.4.10 Configuration of Compare register (high-order)



| b7 b6 b5 b4 b3 b2 b1 b0 | | | | | |
|---------------------------------------|------|--------------------------------|---|-------------|----|
| 0 0 0 | Capt | ure/compare register R/W po | binter (CCRP) | | |
| | [Add | ress 12h] | | | |
| | b | Name | Function | After Reset | RW |
| | | Compare register R/W | b2 b1 b0 | | |
| | 0 | pointer | 0 0 0: Compare latch 00 0 0 1: Compare latch 01 | 0 | RW |
| | 1 | | 0 1 0: Compare latch 10 0 1 1: Compare latch 11 1 0 0: Compare latch 20 | 0 | RW |
| | - 2 | | 1 0 1: Compare latch 21 1 1 0: Compare latch 30 1 1 1: Compare latch 31 | 0 | RW |
| | 3 | When read, the content is (| D. If necessary, set to 0. | 0 | RO |
| · · · · · · · · · · · · · · · · · · · | - 4 | Capture register 0 R/W pointer | 0: Capture latch 00 1: Capture latch 01 | 0 | RW |
| | 5 | Capture register 1 R/W pointer | 0: Capture latch 10 1: Capture latch 11 | 0 | RW |
| | - 6 | When read, the content is (|). If necessary, set to 0. | 0 | RO |
| L | - 7 | | | 0 | RO |

Fig. 4.11 Configuration of Capture/compare register R/W pointer











Fig. 4.13 Configuration of Compare register re-load register










| 7 b6 b5 b4 b3 b2 b1 b | 0 | | | | |
|-----------------------|-------|------------------------------|---------------------------------|-------------|----|
| | Pull- | up control register (PULL) | | | |
| | [Add | ress 16h] | | | |
| | b | Name | Function | After Reset | RW |
| | · 0 | P00 pull-up control bit | 0: Pull-up Off 1: Pull-up On | 0 | RW |
| | 1 | P01, P02 pull-up control bit | 0: Pull-up Off 1: Pull-up On | 0 | RW |
| · | 2 | P03-P07 pull-up control bit | 0: Pull-up Off 1: Pull-up On | 0 | RW |
| | 3 | P30 pull-up control bit | 0: Pull-up Off 1: Pull-up On | 0 | RW |
| | 4 | P31, P32 pull-up control bit | 0: Pull-up Off 1: Pull-up On | 0 | RW |
| | 5 | P33 pull-up control bit | 0: Pull-up Off 1: Pull-up On | 0 | RW |
| | 6 | P34, P35 pull-up control bit | 0: Pull-up Off 1: Pull-up On | 0 | RW |
| | 7 | P36, P37 pull-up control bit | 0: Pull-up Off 1: Pull-up On | 0 | RW |


Fig. 4.15 Configuration of Pull-up control register















| 7 b6 b5 b4 b3 b2 b1 | | | | | |
|---------------------|---------|---------------------------------|-------------------------------|-------------|------------|
| <u>┛╷╽╷╽╷╽╷╽╷</u> | | I I/O1 status register (SIO1STS | 6) | | |
| | [Addi | ess 19h] | | | |
| | b | Name | Function | After Reset | RW |
| | | Transmit buffer empty flag | 0: Buffer full | 0 | RO |
| | 0 | (TBE) | 1: Buffer empty | 0 | KU |
| | 1 | Receive buffer full flag (RBF) | 0: Buffer empty | 0 | RO |
| | | (Note 1, 2) | 1: Buffer full | 0 | RU |
| | 2 | Transmit shift completion flag | 0: Transmit shift in progress | 0 | RO |
| | 2 | (TSC) | 1: Transmit shift completed | 0 | RU |
| | 0 | Overrun error flag (OE) | 0: No error | 0 | D O |
| | 3 | (Note 3) | 1: Overrun error | 0 | RO |
| | | Parity error flag (PE) | 0: No error | <u> </u> | |
| | 4 | (Note 3) | 1: Parity error | 0 | RO |
| | - | Parity error flag (FE) | 0: No error | 0 | D O |
| | 5 | (Note 3) | 1: Framing error | 0 | RO |
| | | Summing error flag (SE) | 0: $(OE)U(PE)U(FE) = 0$ | <u> </u> | |
| L | 6 | (Note 3) | 1: (OE)U(PE)U(FE) = 1 | 0 | RO |
| | 7 | When read, the content is 1. I | f necessary, set to 1. | 1 | RO |
| | Notes 1 | If necessary, set to 0. | • | | |

Fig. 4.18 Configuration of Serial I/O1 status register




Fig. 4.19 Configuration of Serial I/O1 control register








Fig. 4.20 Configuration of UART1 control register







| Fig.4.22 | Configuration | of Timer A. | B mode | reaister |
|----------|---------------|-------------|--------|----------|
| | | | | |

| b6 b5 b4 b3 b2 b1 b0 | apti | ure/Compare port register (C0 | <u>CPR)</u> | | |
|----------------------|----------|-------------------------------|---|------------|----|
| 4] | ddr b | ess 1Eh] | Function | After Rese | RW |
| | 0 | Capture 0 input port bits | b1 b0 0 0: Capture from P0o 0 1: Capture from P1o | 0 | RW |
| | 1 | | 1 0: Ring/512 1 1: Not available | 0 | RW |
| | 2 | Compare 0 output port bit | 0: P01 is I/O port 1: P01 is Compare 0 | 0 | RW |
| | 3 | Compare 1 output port bit | 0: P02 is I/O port 1: P02 is Compare 1 | 0 | RW |
| | 4 | Capture 1 input port bit | 0: Capture from P30 1: Ring/512 | 0 | RW |
| | 5 | Compare 2 output port bit | 0: P31 is I/O port 1: P31 is Compare 2 | 0 | RW |
| | 6 | Compare 3 output port bit | 0: P32 is I/O port 1: P32 is Compare 3 | 0 | RW |
| | 7 | When read, the content is 0. | If necessary, set to 0. | 0 | RO |

Fig.4.23 Configuration of Capture/Compare port register



| Timer source selection | n reg | lister | | | |
|-------------------------|-------|--|---|------------|----|
| b7 b6 b5 b4 b3 b2 b1 b0 | Time | r source selection register (TM | 19P) | | |
| | | ess 1Fh] | | | |
| | Ь | Name | Function | After Rese | RW |
| L | - 0 | Compare 0 timer source bit | 0: Timer A 1: Timer B | 0 | RW |
| | - 1 | Compare 1 timer source bit | 0: Timer A 1: Timer B | 0 | RW |
| | - 2 | Compare 2 timer source bit | 0: Timer A 1: Timer B | 0 | RW |
| | - 3 | Compare 3 timer source bit | 0: Timer A 1: Timer B | 0 | RW |
| | 4 | Capture 0 timer source bit | 0: Timer A 1: Timer B | 0 | RW |
| | - 5 | Capture 1 timer source bit | 0: Timer A 1: Timer B | 0 | RW |
| | - 6 | When read, the content is 0. | If necessary, set to 0. | 0 | RO |
| i | 7 | | | 0 | RO |
| Not | es 1: | Timer A cannot be used as the CPU operating clock source: Timer A count source: On-ch | | | |
| | 2: | Timer B cannot be used as the | he capture input source timer in the following: | | |
| | | CPU operating clock source: | | | |
| | | Timer B count source: Timer | | | |
| | | Timer A count source: On-ch | ip oscillator output | | |

Fig.4.24 Configuration of Timer source selection register

| | ıre mode register (CAPM) | | | |
|------|--|--|---|--|
| ۱ddr | | | | |
| | ess 20h] | | | |
| b | | | After Rese | RW |
| 0 | Capture 0 interrupt edge selection bits | b1 b0 0 0: Rising and falling edge 0 1: Rising edge | 0 | RW |
| 1 | | 1 0: Falling edge 1 1: Not available | 0 | RW |
| 2 | Capture 1 interrupt edge selection bits | b3 b2 0 0: Rising and falling edge | 0 | RW |
| 3 | | 0 1: Rising edge 1 0: Falling edge 1 1: Not available | 0 | RW |
| 4 | Capture 0 noise filter clock selection bits | b5 b4 0 0: No filter | 0 | RW |
| 5 | | 1 0: f(XIN)/8 | 0 | RW |
| 6 | Capture 1 noise filter clock selection bits | ^{b7 b6} 0 0: No filter | 0 | RW |
| 7 | | 1 0: f(XIN)/8 | 0 | RW |
| | the external interrupt CAP0, If no interrupt synchronized w perform the following procedu (1) Set the corresponding inter (2) Set the interrupt edge sele (3) Set the corresponding inter (4) Set the corresponding inter When the capture interrupt is | CAP1, the interrupt request bit may be set to vith theses settings is necessary, are: errupt enable bit to 0 (disabled). ection bit or noise filter clock selection bit. errupt request bit to 0 after one or more instruc- errupt enable bit to 1 (enabled). used as the interrupt for return from stop mod | 1. ctions have | e been exe |
| | 1 2 3 4 5 6 7 s 1: 2: | 0 selection bits 1 2 2 Capture 1 interrupt edge selection bits 3 3 4 Capture 0 noise filter clock selection bits 5 5 6 Capture 1 noise filter clock selection bits 7 5 8 1: When setting the interrupt ed the external interrupt CAP0, If no interrupt synchronized w perform the following procedu (1) Set the corresponding inter (2) Set the interrupt edge sele (3) Set the corresponding inter (4) Set the corresponding inter (4) Set the corresponding inter (2): When the capture interrupt is | 0 selection bits 0 0: Rising and falling edge 1 0: Falling edge 1 1: Not available 2 Capture 1 interrupt edge b3 b2 3 0: Rising and falling edge 4 Capture 1 interrupt edge 5 0: Rising and falling edge 1: Rising edge 1: Rising edge 1: Not available 0: Rising and falling edge 3 0: Rising and falling edge 3 0: Rising and falling edge 4 Capture 0 noise filter clock 5 0: No filter 0 1: f(XiN)/8 1 1: f(XiN)/32 s 1: When setting the interrupt edge selection bit and noise filter clock selection the external interrupt CAP0, CAP1, the interrupt request bit may be set to If no interrupt synchronized with theses settings is necessary, perform the following procedure | 0 selection bits 0 0: Rising and falling edge 0 1 1: Rising edge 0 1 1: Not available 0 2 Capture 1 interrupt edge 53 b2 0 3 0: Rising and falling edge 0 4 Capture 0 noise filter clock selection bits 05 b4 0 5 0: No filter 0 0 6 Capture 1 noise filter clock selection bits 07 No filter 0 6 Capture 1 noise filter clock selection bits 07 No filter 0 7 10: f(XiN)/8 0 0 7 10: f(XiN)/8 0 0 7 10: f(XiN)/8 0 0 8 1: When setting the interrupt edge selection bit and noise filter clock selection bit of the external interrupt CAPO, CAP1, the interrupt request bit may be set to 1. If no interrupt synchronized with theses settings is necessary, perform the following procedure: (1) Set the corresponding interrupt enable bit to 0 (disabled). (2) Set the |



| 7 b6 b5 b4 b3 b2 b1 b0 | | pare output mode register (CM ress 21h] | OM) | | |
|----------------------------------|------|--|---|------------|----------|
| | b | Name | Function | After Rese | RW |
| L | 0 | Compare 0 output level latch | 0: Positive 1: Negative | 0 | RW |
| L | 1 | Compare 1 output level latch | 0: Positive 1: Negative | 0 | RW |
| L | 2 | Compare 2 output level latch | 0: Positive 1: Negative | 0 | RW |
| | 3 | Compare 3 output level latch | 0: Positive 1: Negative | 0 | RW |
| | 4 | Compare 0 trigger enable bit | 0: Disabled 1: Enabled | 0 | RW |
| | 5 | Compare 1 trigger enable bit | 0: Disabled 1: Enabled | 0 | RW |
| | 6 | Compare 2 trigger enable bit | 0: Disabled 1: Enabled | 0 | RW |
| | 7 | Compare 3 trigger enable bit | 0: Disabled 1: Enabled | 0 | RW |
| | Note | | nable bit is cleared to 0 (disabled), a match disabled, and the output waveform can be fi | | r "H" le |
| | | However, a compare match s allowing a compare match into | ignal is generated even in this condition, | | |



| b7 b6 b5 b4 b3 b2 b1 b0 | | | | | |
|---------------------------------------|------|--------------------------------|--|------------|----|
| 00 c | aptu | ire/Compare status register (C | CSR) | | |
| | ddr | ess 22h] | | | |
| | b | | Function | After Rese | RW |
| L | 0 | Compare 0 output status bit | 0: "L" level output 1: "H" level output | 0 | RW |
| · · · · · · · · · · · · · · · · · · · | 1 | Compare 1 output status bit | 0: "L" level output 1: "H" level output | 0 | RW |
| | 2 | Compare 2 output status bit | 0: "L" level output 1: "H" level output | 0 | RW |
| | 3 | Compare 3 output status bit | 0: "L" level output 1: "H" level output | 0 | RW |
| | 4 | Capture 0 status bit | 0: Latch 00 captured 1: Latch 01 captured | 0 | RW |
| | 5 | Capture 1 status bit | 0: Latch 10 captured 1: Latch 11 captured | 0 | RW |
| | 6 | When read, the content is 0. I | f necessary, set to 0. | 0 | RO |
| i | 7 | | | 0 | RO |

ure/Compare status regis Cap ıg








| 7 b6 b5 b4 b3 b2 b1 b0 | | | | | |
|------------------------|------|----------------------------------|---|--------------|--------|
| C | omp | pare interrupt source register (| CISR) | | |
| [4 | ١ddr | ess 23h] | | | |
| | b | Name | Function | After Reset | RW |
| | 0 | Compare latch 00 interrupt | 0: Disabled | 0 | RW |
| | 0 | source bit | 1: Enabled | 0 | rv7 |
| | 4 | Compare latch 01 interrupt | 0: Disabled | 0 | RW |
| | 1 | source bit | 1: Enabled | 0 | R V V |
| | • | Compare latch 10 interrupt | 0: Disabled | <u> </u> | DIA |
| | 2 | source bit | 1: Enabled | 0 | RW |
| | | Compare latch 11 interrupt | 0: Disabled | 0 | RW |
| | 3 | source bit | 1: Enabled | | |
| | | Compare latch 20 interrupt | 0: Disabled | 0 | RW |
| | 4 | source bit | 1: Enabled | | |
| | 5 | Compare latch 21 interrupt | 0: Disabled | <u> </u> | DIAL |
| | 5 | source bit | 1: Enabled | 0 | RW |
| | ~ | Compare latch 30 interrupt | 0: Disabled | | |
| L | 6 | source bit | 1: Enabled | 0 | RW |
| | - | Compare latch 31 interrupt | 0: Disabled | | |
| | 1 | source bit | 1: Enabled | 0 | RW |
| N | ote: | A compare output interrupt ca | an be generated when the values of the com | pare latch a | nd |
| | | the timer count match. | | | |
| | | An interrunt request signal fro | om each compare latch can be disabled or er | habled by se | attina |














| rescaler 1 | | | | | |
|-------------------------|--|-------------------------------------|-------------|----|--|
| b7 b6 b5 b4 b3 b2 b1 b0 | | | | | |
| | scaler 1 (PRE1) | | | | |
| [Ad | dress 28h] | | | | |
| | Name | Function | After Reset | RW | |
| |) Set the prescaler 1 count value | Je. | 1 | RW | |
| | [Write] | | 1 | RW | |
| | Write data to both the timer 1 latch and timer 1 simultaneously. | | 1 | RW | |
| | 3 [Read] | | | | |
| | The count value of prescaler | 1 is read by reading this register. | 1 | RW | |
| | 5 | , , , | 1 | RW | |
| | 3 | | 1 | RW | |
| · | 7 | | 1 | RW | |
| | • | | • | | |

Ig.4.31 Configuration of Prescaler 1



| o7 b6 b5 b | 4 b3 b2 l | b1 b0 | | | | |
|------------|-----------|-------|------|--|-------------|----|
| | | Ti | imer | 1 register (T1) | | |
| | | [A | ddr | ess 29h] | | |
| | | | b | Function | After Reset | RW |
| | | L | 0 | Set the timer 1 count value. | 1 | RW |
| | | i | · 1 | [Write] | 0 | RW |
| | - L | | 2 | Write data to both the timer 1 latch and timer 1 simultaneously. | 0 | RW |
| | L | | 3 | [Read] | 0 | RW |
| | | | | The count value of timer 1 is read by reading this register. | 0 | RW |
| | | | 5 | | 0 | RW |
| | | | 6 | | 0 | RW |
| L | | | 7 | | 0 | RW |

Fig.4.32 Configuration of Timer 1 register

| | Time | r count source set register | (TCSS) | | |
|---|----------|--|---|----------------|----------|
| | | ess 2Ah] | | | |
| | b | Name | Function | After Reset | RW |
| | 0 | Timer X count source selection bits | b1b0 0 0: f(XIN)/16 0 1: f(XIN)/2 | 0 | RW |
| | 1 | | 1 0: f(Xɪʌ) (Note 1) 1 1: Not available | 0 | RW |
| | 2 | Timer A count source selection bits | b4 b3 b2 0 0 0: f(XIN)/16 0 0 1: f(XIN)/2 | 0 | RW |
| L | 3 | | 0 1 0: f(XIN)/32 0 1 1: f(XIN)/64 1 0 0: f(XIN)/128 1 0 1: f(XIN)/256 | 0 | RW |
| | 4 | | 1 1 0: On-chip oscillator output (Note 2) 1 1 1: Not available | 0 | RW |
| | 5 | Timer B count source selection bits | b7 b6 b5 0 0 0: f(Xin)/16 0 0 1: f(Xin)/2 | 0 | RW |
| | 6 | | 0 1 0: f(XiN)/32 0 1 1: f(XiN)/64 1 0 0: f(XiN)/128 | 0 | RW |
| | 7 | | 1 0 1: f(Xıℕ)/256 1 1 0: Timer A underflow 1 1 1: Not available | 0 | RW |
| | Notes 1: | f(XIN) can be selected as | the timer X count source when a ceramic or on- | chip oscillate | or is us |
| | | Do not select $f(X_{IN})$ when | | | |
| | 2: | | used as the count source by setting the oscillation ntrol bit (bit 3) in the CPU mode register (CPUM | | у |

Fig.4.33 Configuration of Timer count source set register



| Timer X mode register | | | | | |
|-----------------------|------|---|--|-------------|----|
| | | · X mode register (TXM) ess 2Bh] | | | |
| Ľ | b | Name | Function | After Reset | RW |
| | 0 | Timer X operating mode bits | 0 0: Timer mode 0 1: Pulse output mode | 0 | RW |
| | 1 | | 1 0: Event counter mode 1 1: Pulse width measurement mode | 0 | RW |
| | 2 | CNTR ₀ active edge switch bit | The function depends on the operating mode of Timer X. (Refer to Table 4.1.) | 0 | RW |
| | 3 | Timer X count stop bit | 0: Count start 1: Count stop | 0 | RW |
| | 4 | P03/TXOUT output enable bit | 0: Output disabled (I/O port) 1: Output enabled (inverted CNTR₀ output) | 0 | RW |
| | 5 | When read, the content is 0. I | f necessary, set to 0. | 0 | RO |
| | 6 | | | 0 | RO |
| 7 | | | | 0 | RO |
| Ν | ote: | If no interrupt synchronized w perform the following procedu (1) Set the corresponding inte (2) Set the active edge switch | rre: rrupt enable bit to 0 (disabled). | | |
| | | | rrupt enable bit to 1 (enabled). | | |

Fig.4.34 Configuration of Timer X mode register

| Timer X | Set | Timer function selection | CNTR0 interrupt request |
|--------------------|-------|-----------------------------|--|
| operation mode | value | | occurrence source |
| Timer mode | 0 | — | CNTRo input signal falling edge (no influence to timer count) |
| | 1 | | CNTRo input signal rising edge (no influence to timer count) |
| Pulse output mode | 0 | Pulse output start from "H" | Output signal falling edge |
| | 1 | Pulse output start from "L" | Output signal rising edge |
| Event counter mode | 0 | Count at rising edge | Input signal falling edge |
| | 1 | Count at falling edge | Input signal rising edge |
| Pulse width | 0 | Measure "H" pulse width | Input signal falling edge |
| measurement mode | 1 | Measure "L" pulse width | Input signal rising edge |



Prescaler X

| | P | resc | aler X (PREX) | | | |
|---|--|------|----------------------------------|-------------------------------------|-------------|----|
| | [/ | ١ddr | ess 2Ch] | | | |
| | | b | Name | Function | After Reset | RW |
| | | 0 | Set the prescaler X count valu | le. | 1 | RW |
| | L | 1 | [Write] | | 1 | RW |
| | <u> </u> | 2 | The setting value of this regist | ter is written to both | 1 | RW |
| _ | 3 prescaler X and the prescaler X latch. | | | | 1 | RW |
| | 4 [Read] | | | 1 | RW | |
| · | | 5 | The count value of prescaler > | K is read by reading this register. | 1 | RW |
| | | 6 | | | 1 | RW |
| L | | 7 | | | 1 | RW |

Fig.4.35 Configuration of Prescaler X






Fig.4.36 Configuration of Timer X register









| b7 b6 b5 b4 b3 b2 b1 b0 | erial | I/O2 status register (SIO2STS | 3) | | |
|---------------------------------------|-------|--|--|-------------|----|
| ┊┫ ╷╽╷╽╷╽╷╽╷╽╷ ╽ | | ess 2Fh] | ~) | | |
| | b | Name | Function | After Reset | RW |
| L | 0 | Transmit buffer empty flag (TBE) (Note 1) | 0: Buffer register full 1: Buffer register empty | 0 | RO |
| · · · · · · · · · · · · · · · · · · · | 1 | Receive buffer full flag (RBF) (Notes 1, 2) | 0: Buffer register empty 1: Buffer register full | 0 | RO |
| L | 2 | Transmit shift completion flag (TSC)(Note1) | 0: Transmit shift in progress 1: Transmit shift completed | 0 | RO |
| | 3 | Overrun error flag (OE) (Note 3) | 0: No error 1: Overrun error | 0 | RO |
| | 4 | Parity error flag (PE) (Note 3) | 0: No error 1: Parity error | 0 | RO |
| | | Framing error flag (FE) (Note 3) | 0: No error 1: Framing error | 0 | RO |
| · · · · · · · · · · · · · · · · · · · | 6 | Summing error flag (SE) (Note 3) | 0: (OE)U(PE)U(FE) = 0 1: (OE)U(PE)U(FE) = 1 | 0 | RO |
| | 7 | When read, the content is 1. I | f necessary, set to 1. | 1 | RO |

Fig.4.38 Configuration of Serial I/O2 status register




Fig.4.39 Configuration of Serial I/O2 control register



| b7 b6 b5 b4 b3 b2 b1 b0 | | | | | |
|-------------------------|------------------|--|---|-------------|----|
| 1110 | UAR [.] | T2 control register (UART2CON | ۷) | | |
| لجلجلجا جلجاجا | | ress 31h] | , | | |
| | b | Name | Function | After Reset | RW |
| L | - 0 | Character length selection bit (CHAS) | 0: 8 bits 1: 7 bits | 0 | RW |
| L | - 1 | Parity enable bit (PARE) | 0: Parity check disabled 1: Parity check enabled | 0 | RW |
| | - 2 | Parity selection bit (PARS) | 0: Even parity 1: Odd parity | 0 | RW |
| | - 3 | Stop bit length selection bit (STPS) | 0: 1 stop bit 1: 2 stop bits | 0 | RW |
| | | When read, the content is 0. In Do not set to 1. | f necessary, set to 0. | 0 | RW |
| | 5 | When read, the content is 1. I | f necessary, set to 1. | 1 | RO |
| | - 6 | | | 1 | RO |
| L | . 7 | 1 | | 1 | RO |

Fig.4.40 Configuration of UART2 control register




Fig.4.41 Configuration of Baud rate generator 2






Fig.4.42 Configuration of A/D control register




Fig.4.43 Configuration of A/D conversion low-order register




Fig.4.44 Configuration of A/D conversion high-order register






Fig.4.45 Configuration of On-chip oscillation division ratio selection register




Fig.4.46 Configuration of MISRG






| b7 b6 b5 b4 b3 b2 b1 b0 | | | | |
|-------------------------|------------------------------------|--|---------------|-------------|
| Watch | ndog timer control register (WE | DTCON) | | |
| [Addre | ess 39h] | | | |
| b | Name | Function | After Reset | RW |
| 0 | Watchdog timer H | | 1 | RO |
| 1 | (read only for high-order 6-bit) | | 1 | RO |
| 2 | | | 1 | RO |
| 3 | | | 1 | RO |
| 4 | | | 1 | RO |
| 5 | | | 1 | RO |
| 6 | STP instruction function | 0: Enter to stop mode at STP instruction execution | 0 | RW |
| 8 | selection bit (Note 1) | 1: Internal reset at STP instruction execution | 0 | |
| 7 | Watchdog timer H count | 0: Watchdog timer L underflow | 0 | RW |
| , | source selection bit (Note 2) | 1: On-chip oscillator/16 or f(XIN)/16 (Note 3) | 0 | |
| | | once after releasing reset. After writing, a writing | ite to this b | it is disat |
| | because it is locked. | | | |
| | | to be set using bit 3 of the function set ROM of | | |
| | | o the same as the bit 3 value and cannot be | changed by | y a progra |
| | | iges the initial value of this bit after reset. | | |
| | | o be set using bit 2 of FSROM2. | | |
| | | o the same as the bit 2 value and cannot be | changed by | y a progra |
| | | ges the initial value of this bit after reset. | | |
| | | gh-speed mode, or middle-speed mode is se | | |
| | the clock division ratio selection | on bits (bits 7, 6 in CPU mode register), the c | ount sourc | e clock o |
| | the watchdog timer H is set to | f(XIN)/16. | | |
| | | oscillator is selected, it is set to the on-chip | | utput/16. |
| 4: | After reset, this register sets t | he watchdog timer to FFFFh and start countin | ng. | |
| | Counting can be automatically | / started by bit 1 of FSROM2 after reset. | | |

| Fig.4.47 | Configuration | of Watchdog | timer control | register |
|----------|---------------|-------------|---------------|----------|
| | | | | |



| 7 b6 b5 b4 b3 b2 b1 b0 | | | | | |
|---------------------------------------|-------|-----------------------------------|---|-------------|----|
| 0 0 | nterr | upt edge selection register (IN | TEDGE) | | |
| ···· | Addr | ess 3Ah] | | | |
| | b | Name | Function | After Reset | RW |
| L | 0 | INTo interrupt edge selection bit | 0: Falling edge active 1: Rising edge active | 0 | RW |
| | 1 | INT1 interrupt edge selection bit | 0: Falling edge active 1: Rising edge active | 0 | RW |
| · · · · · · · · · · · · · · · · · · · | 2 | INT1 input port selection bit | 0: P36 1: P33 | 0 | RW |
| | 3 | When read, the content is 0. | f necessary, set to 0. | 0 | RO |
| | 4 | | | 0 | RO |
| | 5 | P0o key-on wakeup enable bit | 0: Key-on wakeup enabled 1: Key-on wakeup disabled | 0 | RW |
| | 6 | P04 key-on wakeup enable bit | 0: Key-on wakeup enabled 1: Key-on wakeup disabled | 0 | RW |
| | 7 | P06 key-on wakeup enable bit | 0: Key-on wakeup enabled 1: Key-on wakeup disabled | 0 | RW |







Fig.4.49 Configuration of CPU mode register



| 7 b6 b5 b4 b3 b | 2 b1 b0 | | | | | |
|-----------------|---------|--|---|---|-------------|--------------|
| | In | terr | upt request register 1 (IREQ1) | | | |
| | [A | ddr | ess 3Ch] | | | |
| | | b | Name | Function | After Reset | RW |
| | | 0 | Serial I/O1 receive interrupt request bit | 0: No interrupt request 1: Interrupt requested | 0 | RW (Note) |
| | | 1 | Serial I/O1 transmit interrupt request bit | 0: No interrupt request 1: Interrupt requested | 0 | RW (Note) |
| | | 2 | Serial I/O2 receive interrupt request bit | 0: No interrupt request 1: Interrupt requested | 0 | RW (Note) |
| | | 3 | Serial I/O2 transmit interrupt request bit | 0: No interrupt request 1: Interrupt requested | 0 | RW (Note) |
| | | 4 | INTo interrupt request bit | 0: No interrupt request 1: Interrupt requested | 0 | RW (Note) |
| | | 5 | INT1 interrupt request bit | 0: No interrupt request 1: Interrupt requested | 0 | RW (Note) |
| | 6 | Key-on wake up/UART1 bus collision detection interrupt request bit | 0: No interrupt request 1: Interrupt requested | 0 | RW | |
| | | | | | | (Note) |
| | | 7 | CNTR ₀ interrupt request bit | 0: No interrupt request 1: Interrupt requested | 0 | RW (Note) |

Fig.4.50 Configuration of Interrupt request register 1

| b6 b5 b4 b3 b2 b1 b0 | | | | | |
|----------------------|------|---|---|-------------|--------------|
| Int | terr | upt request register 2 (IREQ2) | | | |
| [A | ddr | ess 3Dh] | | | |
| | b | Name | Function | After Reset | RW |
| | 0 | Capture 0 interrupt request bit | 0: No interrupt request 1: Interrupt requested | 0 | RW (Note) |
| | 1 | Capture 1 interrupt request bit | 0: No interrupt request 1: Interrupt requested | 0 | RW (Note) |
| | 2 | Compare interrupt request bit | | 0 | RW (Note) |
| | 3 | Timer X interrupt request bit | 0: No interrupt request 1: Interrupt requested | 0 | RW (Note) |
| | 4 | Timer A interrupt request bit | 0: No interrupt request 1: Interrupt requested | 0 | RW (Note) |
| | 5 | Timer B interrupt request bit | 0: No interrupt request 1: Interrupt requested | 0 | RW (Note) |
| | 6 | A/D conversion/Timer 1 interrupt request bit | 0: No interrupt request 1: Interrupt requested | 0 | RW (Note) |
| | 7 | When read, the content is 0. I | f necessary, set to 0. | 0 | RO |







| o7 b6 b5 b4 b3 b2 b1 b0 | | | | | |
|---------------------------------|-------|---|---|-------------|----|
| | Inter | rupt control register 1 (ICON1) | | | |
| ╶┹┊┹┊┹┊┹┊┹┊┹ | [Add | ress 3Eh] | | | |
| | b | Name | Function | After Reset | RW |
| | 0 | Serial I/O1 receive interrupt enable bit | 0: Interrupt disabled 1: Interrupt enabled | 0 | RW |
| · | 1 | Serial I/O1 transmit interrupt enable bit | 0: Interrupt disabled 1: Interrupt enabled | 0 | RW |
| | 2 | Serial I/O2 receive interrupt enable bit | 0: Interrupt disabled 1: Interrupt enabled | 0 | RW |
| | 3 | Serial I/O2 transmit interrupt enable bit | 0: Interrupt disabled 1: Interrupt enabled | 0 | RW |
| | 4 | INTo interrupt enable bit | 0: Interrupt disabled 1: Interrupt enabled | 0 | RW |
| | 5 | INT1 interrupt enable bit | 0: Interrupt disabled 1: Interrupt enabled | 0 | RW |
| | 6 | Key-on wake up/UART1 bus collision detection interrupt enable bit | 0: Interrupt disabled 1: Interrupt enabled | 0 | RW |
| | 7 | CNTRo interrupt enable bit | 0: Interrupt disabled 1: Interrupt enabled | 0 | RW |

Fig.4.52 Configuration of Interrupt control register 1

| b6 b5 b4 b3 b2 b1 b0 | | | | | |
|---------------------------------------|------|--|---|-------------|----|
| In | terr | upt control register 2 (ICON2) | | | |
| [A | ٨ddr | ess 3Fh] | | | |
| | b | Name | Function | After Reset | RW |
| L | 0 | Capture 0 interrupt enable bit | 0: Interrupt disabled 1: Interrupt enabled | 0 | RW |
| L | 1 | Capture 1 interrupt enable bit | 0: Interrupt disabled 1: Interrupt enabled | 0 | RW |
| · · · · · · · · · · · · · · · · · · · | 2 | Compare interrupt enable bit | 0: Interrupt disabled 1: Interrupt enabled | 0 | RW |
| | 3 | | 0: Interrupt disabled 1: Interrupt enabled | 0 | RW |
| | 4 | | 0: Interrupt disabled 1: Interrupt enabled | 0 | RW |
| | 5 | Timer B interrupt enable bit | 0: Interrupt disabled 1: Interrupt enabled | 0 | RW |
| | 6 | A/D conversion/Timer 1 interrupt enable bit | 0: Interrupt disabled 1: Interrupt enabled | 0 | RW |
| | 7 | If necessary, set to 0. Do not s | set to 1. | 0 | RW |

Fig.4.53 Configuration of Interrupt control register 2



The function set ROM data 0, 1 and 2 are used to set peripheral functions by writing data to QzROM and cannot be set by a program. Data written to these areas become valid after releasing reset.

Regardless of the use of peripheral functions, always set a value according to the system.





Fig.4.54 Configuration of Function set ROM data 0









| Function set ROM data | 1 <u>2</u> | | | |
|-------------------------------|----------------------|---|---|---|
| b7 b6 b5 b4 b3 b2 b1 b0 | unc | tion set ROM data 2 (FSROM2 |) | |
| | | ress FFDAh] | , | |
| | b | Name | Function | |
| | | Watchdog timer source clock | | |
| | 0 | selection bit (Note 1) | 1: On-chip oscillator/16 or f(XIN)/16 (Note 2) | |
| | | Watchdog timer start | 0: Watchdog timer starts automatically after reset | |
| | 1 | selection bit (Note 3) | 1: Watchdog timer is inactive after reset | |
| | | Watchdog timer H | 0: Watchdog timer L underflow | |
| | | count source selection bit | 1: Watchdog timer L count source | |
| | 2 | (Note 4) | (Clock selected by the watchdog timer | |
| | | (11018 4) | | |
| | | STP instruction function | source clock selection bit (bit 0)) | |
| | | | 0: Enter into stop mode | |
| | 3 | selection bit (Note 5) | at STP instruction execution 1: Internal reset | |
| | | | at STP instruction execution | |
| | | On this continue on the life | | |
| | 4 | On-chip oscillator control bit | 0: Stop of on-chip oscillator disabled | |
| | | (Notes 6) | 1: Stop of on-chip oscillator enabled | |
| L | 5 | Oscillation mode selection bit | | |
| | _ | (Note 7) | 1: RC oscillation | |
| | 6 | Set to 0. | | |
| L | - 7 | | unction set ROM disable bit (bit 0 of FSROM | |
| | 3: 4: 5: 6: | set to f(XIN)/16. When double-speed mode, hi the clock division ratio selections set to f(XIN)/16. When the supply from the on- This bit is enabled when the five When the function set ROM diafter reset. The watchdog timer starts could the watchdog timer starts could after reset. The watchdog timer starts could the selected by bit 7 of the watchdog this bit is enabled when the five When the function set ROM dia selected by bit 7 of the watchdog this bit is enabled when the five this bit is enabled when the five this bit is enabled when the five this bit is enabled when the five selected by bit 6 of the watchdog the on-chip oscillator can the oscillation does not stop of When the function set ROM dia selected by bit 3 of the CPU fir | isable bit is set to 1 (disabled), the watchdog gh-speed mode, or middle-speed mode is set on bits (bits 7, 6 of CPUM), the watchdog time chip oscillator is selected, it is set to the on-ci- unction set ROM disable bit is set to 0. isable bit is set to 1 (disabled), the watchdog unting by writing to the watchdog timer contro unction set ROM disable bit is set to 0. isable bit is set to 1 (disabled), the watchdog dog timer control register (address 0039h). unction set ROM disable bit is set to 0. isable bit is set to 1 (disabled), the STP instru- dog timer control register (address 0039h). unction set ROM disable bit is set to 0. of the CPU mode register to 0 (on-chip oscilla not be stopped. even in stop mode, increasing the current cor isable bit is set to 1 (disabled), the on-chip oscilla note register (address 003Bh). unction set ROM disable bit is set to 0. | lected by er source clock is hip oscillator output/16. timer is stopped I register. timer H count source is uction function is ator oscillation enabled) |
| | | | isable bit is set to 1 (disabled), the oscillation node register (address 003Bh). | memoa is |
| Fig.4.56 Configuration of Fur | octic | on set ROM data 2 | | |



5. Reference Documents

Datasheet 7547 Group Datasheet The latest version can be downloaded from the Renesas Technology website.

Technical Update/Technical News

The latest information can be downloaded from the Renesas Technology website.



Website and Support

Renesas Technology Corporation website http://www.renesas.com/

Inquiries

http://www.renesas.com/inquiry

csc@renesas.com

Revision History

| | | Description | |
|------|--------------|-------------|----------------------|
| Rev. | Date | Page | Summary |
| 1.00 | Feb 20, 2007 | — | First edition issued |
| | | | |

RENESAS

Keep safety first in your circuit designs!

 Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
 Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or

(iii) prevention against any malfunction or mishap.

Notes regarding these materials

- 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
- 2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

© 2007. Renesas Technology Corp., All rights reserved.