# Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



# 4509 Group Input/Output Port

#### 1. Abstract

The following article provides application examples and setting examples of input/output ports of 4509 Group.

#### 2. Introduction

The explanation of this issue is applied to the following condition:

• Microcomputer: 4509 Group

Due to the bit location for the control register, a bit with no function may be operated in some cases. Values can be optionally set on those bits.



#### 3.1 Port P0

Port P0, 4 bits supported, has input and output functions. Ports P00 through P02 share their pins with Serial interface ports SIN, SOUT, and SCK.

The key-on wakeup function can be switched On/Off by setting register K0 by setting register PU0, whereas the pull-up transistor function can be switched On/Off also by setting register PU0.

Further, the output format from the ports can be selected from two options by setting register FR0. The format options are N-channel open-drain ouput and CMOS output.

#### 3.1.1 Port P0 Input/Output Procedure

#### • Input Procedure

Corresponding to the port to be used, set "0" to registers FR00 though FR03 and set "1" to the output latch of port P0i (i: 0 through 3) by OP0A instruction. "L" will be input, if "0" is set to the output latch.

By executing IAP0 instruction, the content of port P0 is transfered to register A.

• Output Procedure

The contents of register A is output to port P0 by OP0A instruction.

The output format for each pin can be selected from two options according to the condition of registers FR00 through FR03. One format option is N-cahnnel open-drain output, and the other is CMOS output.

- Note1: Port P00 shares its pin with Serial interface SIN; therefore set "002" or "012" to registers J11 and J10 when using the pin as port P00.
- Note2: Port P01 shares its pin with Serial interface Sour; therefore set "002" or "102" to registers J11 and J10 when using the pin as port P01.
- Note3: Port P02 shares its pin with Serial itnerface SCK; therefore set "002" to resgisters J11 and J10 to when using the pin as port P02.



## 3.2 Port P1

Port P1, 4 bits supported, has input and output functions.

The key-on wakeup function and the pull-up function can be switched On/Off by setting register K1 and register PU1 respectively.

The output format from the port can be selected from two options by setting register FR1. The one format is N- channel open-drain output, and the other is CMOS output.

Further, ports P11, P12, and P13 share their pins with terminals CNTR1 input/output, CNTR0 input/output, and INT input, respectively. INT performs switching On/Off of the key-on wakeup by setting register L10.

#### 3.2.1 Port P1 Input/Output Procedure

• Input Procedure

Corresponding to the port to be used, set "0" to register FR10 though FR13 and set "1" to the output latch of port P0i (i: 0 through 3) by OP1A instruction. "L" will be input, if "0" is set to the output latch.

By executing IAP1 instruction, the content of port P1 is transfered to register A.

• Output Procedure

The contents of register A is output to port P1 by OP1A instruction.

The output format for each pin can be selected from two options depending on the setting of registers FR10 through FR13. One format option is N-channel open-drain output, and the other is CMOS output.

- Note1: Port P12 shares its pin with Serial interface CNTR0; therefore set "0" to register W53 when using the pin as port P12.
- Note2: Port P11 shares its pin with Serial interface CNTR1; therefore set "0" to register W63 when using the pin as port P11.



## 3.3 Port P2

Port 2, 2 bits supported, has input and output functions. Ports P20 and P21 sahre their pins with analogue input ports AIN0 and AIN1.

The key-on-wakeup function can be switched On/Off by setting registers K21 and K20, whereas the pull-up function can be set to On/Off by setting registers PU21 and PU20.

Further, the output format from the port can be selected from two options by setting registers FR21 and FR20. The one format is N-channel open-drain output, and the other is CMOS output.

#### 3.3.1 Port P2 Input/Output Procedure

Input Procedure

Corresponding to the port to be used, set "0" to register FR20 and FR21 and set "1" to the output latch of port P2i (i: 0 and 1) by OP2A instruction. "L" is input, when "0" is set to the output latch.

By executing IAP2 instruction, the content of Port P2 is transfered to register A.

Output Procedure

The contents of register A is output to port P2 by OP2A instruction.

The output format for each pin can be selected from two options according to the setting of registers FR20 and FR21. The format options are N-cahnnel open-drain output and CMOS output.

#### 3.4 Port P3

Port 3, 2 bits supported, has input and output function. Ports P30 and P31 share the pins with analogue input ports AIN2 and AIN3.

The output format from the port can be selected from two options by setting Registers C11 and C10. The one format is N-channel open-drain output, and the other is CMOS output.

## 3.4.1 Port P3 Input/Output Procedure

Input Procedure

Corresponding to the port to be used, set "0" to register C1<sub>0</sub> and C1<sub>1</sub> and set "1" to the output latch of port P3i (i: 0 and 1) by OP3A instruction. "L" will be input, when "0" is set to the output latch.

By executing IAP3 instruction, the content of port P3 is transfered to register A.

Output Procedure

The contents of register A is output to port P3 by OP3A instruction.

The output format for each pin can be selected from two options according to the setting of registers C10 and C11. The format options are N-cahnnel open-drain output and CMOS output.





#### 3.5 Port D

Port 3, 6 bits supported, has input and output functions. Ports D<sub>2</sub> and D<sub>3</sub> share the pins with analogue input ports AIN4 and AIN5.

For Ports D<sub>2</sub> and D<sub>3</sub>, the key-on wakeup is switched On/Off by setting registers K2<sub>3</sub> and K2<sub>2</sub>, whereas the pull-up function is switched On/Off by setting registers PU2<sub>3</sub> and PU2<sub>2</sub>.

Further, the output format can be selected from two options by setting registers FR3, C13, and C12. The available format are N-channel open-drain output and CMOS output.

#### 3.5.1 Port D Input/Output Procedure

Port D performs input and output for each bit; therefore specify one pin out of six pins of port D by using register Y as a data pointer when performing input or output with ports D0 through D5.

#### • Input Procedure

Corresponding to the port to be used, set "0" to registers FR3i (i= 0 through 3) and C1i (i= 2 and 3) and set "1" to the output latch of ports Di (i= 0 though 5) by SD instruction. When "0" is set to the output latch,

#### "L" will be input.

If the content of the port, which has been designated by register Y, is "0" under SZD instruction, the next instruction will be skipped; contrarily the next instruction is executed, if it is "1".

#### Output Procedure

Set the output level by SD instruction and RD instruction.

The output format for each pin can be selected from two options according to the setting of registers FR3, C1<sub>3</sub> and C1<sub>2</sub>. The output format options are N-cahnnel open-drain output and CMOS output.

The port will be "high impedance" or "H" level when executing SD instruction.

All ports of port D will be "high impedance" or "H" level when executing CLD instruction.

The prots will be "L" level when executing RD instruction.

Note1: Values higher than "01102" must not be set to register Y when executing SD instruction or RD instruction.



#### 4. Relevant Register

#### 4.1 Timer Control Register W5

Table 4.1 shows the bit configuration for Timer control register W5. Writing to Register W5 can be performed by TW5A instruction after setting values to register A. The contents of register W5 can be transferred to register A by TAW5 instruction.

Table 4.1	<b>Bit Configuration</b>	for Timer	Control	Register	W5
	Dir Coningulation		001101	regiotor	**0

Timer control register W5			at reset: 00002 at RAM back-up: State retained		R/W TAW5/TW5A	
WEs Pla/CNTPO pip function election bit		0	P12 (I/O) / CNTR0	(input)		
W33 F	F 12/CIVITICO pintunction steelion bit	1	P12 (input) / CNTR	0 (I/O)		
W/52	W52 Timer 1 count auto-stop circuit selection		Count auto-stop circuit not selected			
VV52	bit (Note 2)	1	Count auto-stop cir	cuit selected		
W/51	Timer 1 count start synchronous circuit		Count start synchronous circuit not selected			
VV51	selection bit (Note 3)	1	Count start synchro	onous circuit selected		
W50	CNTR0 pin input count edge selection bit	0	Falling edge			
		1	Rising edge			

Note 1: "R" represents read enabled, and "W" represents write enabled.

Note 2: It is valid only when both INT Timer 1 Control Enable bit (I10) and Timer 1 count start synchronous circuit selection bit (W51) are "1".

Note 3: It is valid only when INT Timer 1 control enable bit (I10) is "1".

Note 4: Unused bits while setting the port.

#### 4.2 Timer Control Register W6

Table 4.2 shows the bit configuration for register W6.

Writing to register W6 can be achieved by TW6A instruction after setting values to register A.

The contents of register W6 can be transfered to register A by TAW6 instruction.

Timer control register W6		at reset: 00002		at RAM back-up: State retained	R/W TAW6/TW6A			
W63	P11/CNTR1 pin function selection bit	0	P11 (I/O) / CNTR	(input)				
VV03		1	P11 (input) /CNTF	11 (input) /CNTR1 (I/O)				
W62	CNTR1 pin output auto-control circuit		Output auto-control circuit not selected					
selection bit	selection bit	1	Output auto-contr	Dutput auto-control circuit selected				
W61	Timer 2 INT input cycle count circuit selec-		INT pin input period count circuit not selected					
VV61	tion bit	1	INT pin input period count circuit selected					
W60 CNTR	CNTR1 pip input count edge selection bit	0	Falling edge					
	CINTRT pir input count edge selection bit	1	Rising edge					

Table 4.2 Bit Configuration for Register W6

Note 1: "R" represents read enabled. "W" represents write enabled.

Note 2: Unused bits while setting the port.



## 4.3 Serial Interface Control Register J1

Table 4.3 shows the bit configuration for Serial interface control register J1. Writing to register J1 can be achieved by TJ1A instruction after setting values to register A. The contents of register J1 can be transferd to register A by TAJ1 instruction.

	Table 4.3	Bit Configuration	for Serial Interface	Control Register J1
--	-----------	-------------------	----------------------	---------------------

Serial interface control register J1		at reset: 00002		t: 00002	at RAM back-up: state retained	R/W TAJ1/TJ1A	
	Serial interface synchronous clock selec- tion bits	J13	J12		Synchronous Clock		
J13 Ser tion		0	0	Instruction	clock (INSTCK) divided by 8		
		0	1	Instruction	clock (INSTCK) divided by 4		
		1	0	Instruction clock (INSTCK) divided by 2			
		1	1	External clock (Scк input)			
	Serial interface port function selection bits	<b>J1</b> 1	<b>J1</b> 0		Port Function		
<b>J1</b> 1		0	0	P00, P01, P02 selected / SIN, SOUT, SCK not selected			
		0	1	P00, SOUT, SCK selected / SIN, P01, P02 not selected			
<b>J1</b> 0		1	0	SIN, P01, SCK selected / P00, SOUT, P02 not selected			
		1	1	SIN, SOUT, SCK selected / P00, P01, P02 not selected			

Note 1: "R" represents read enabled, and "W" represents write enabled.

Note 2: Unused bits while setting the port.

## 4.4 Pull-Up Control Register PU0

Table 4.4 shows the bit configuration for Pull-up register PU0. Writing to PU0 can be achieved by TPU0A instruction after setting values to register A. The contents of register PU0 can be transferred to register A by TAPU0 instruction.

Table 4.4	<b>Bit Configuration</b>	for Pull-Up	<b>Register PU0</b>
	Dit Configuration		Register i OU

Pull-up control register PU0		at reset: 00002		at RAM back-up: state retained	R/W TAPU0/TPU0A	
	Port P03	0	Pull-up transistor	Off		
1 003	pull-up transistor control bit	1	Pull-up transistor	On		
PU02 Port P02 pull-up transistor control bit	0	Pull-up transistor Off				
	pull-up transistor control bit	1	Pull-up transistor	On		
Pure Port P01		0	Pull-up transistor Off			
PU01	pull-up transistor control bit	1	Pull-up transistor	On		
PU00	Port P00 pull-up transistor control bit	0	Pull-up transistor	Off		
		1	Pull-up transistor	On		



#### 4.5 Pull-Up Control Register PU1

Table 4.5 shows the bit configuration for Pull-up control register PU1.

Writing to register PU1 can be accomplished by TPU1A instruction after setting values to registere A. The contents of register PU1 can be transferred to register A by TAPU1 instruction.

Table 4.5	Bit Configuration for	Pull-Up Control	<b>Register PU1</b>

Pull-up contorl register PU1		at reset: 00002		at RAM back-up: state retained	R/W TAPU1/TPU1A			
PI 112	Port P13	0	Pull-up transistor	Pull-up transistor Off				
pull-up transistor control bit	1	Pull-up transistor	Pull-up transistor On					
PU12 Port P12 pull-up transistor control bit	0	Pull-up tansistor Off						
	pull-up transistor control bit	1	Pull-up transistor	On				
	Port P11	0	Pull-up transistor Off					
poli	pull-up transistor control bit	1	Pull-up transistor	On				
PU10 F	Port P10 pull-up transistor control bit	0	Pull-up transistor	Off				
		1	Pull-up transistor	On				

Note 1: "R" represents read enabled, and "W" represents write enabled.

## 4.6 Pull-Up Control Register PU2

Table 4.6 shows the bit configuration for Pull-up control register PU2.

Writing to register PU2 can be accomplished by TPU2A instruction after setting values to register A.

The contents of register PU2 can be transfered to register A by TAPU2 instruction.

Table 4.6	<b>Bit Configuration</b>	for Pull-Lin	Control	Register PLI2
1able 4.0	Dit Conngulation		CONTINUE	Register FUZ

	Pull-up control register PU2	at reset: 00002		at RAM back-up: state retained	R/W TAPU2/TPU2A		
PI 122	Port D <sub>3</sub>	0	Pull-up transistor	Off			
pull-up transistor control bit	1	Pull-up transistor	ull-up transistor On				
PU22 Port D2 pull-up transistor control bit	0	Pull-up transistor Off					
	pull-up transistor control bit	1	Pull-up transistor	On			
PUI2: Port P21		0	Pull-up transistor	Off			
FUZI	pull-up transistor control bit	1	pull-up transistor	On			
PU20	Port P20 pull-up transistor control bit	0	Pull-up transistor	Off			
		1	Pull-up transistor	On			



## 4.7 Port Output Structure Control Register FR0

Table 4.7 shows the bit configuration for Port output structure control register FR0. Writing to register FR0 can be performed by TFR0A instruction after settling values to register A.

Table 4.7	Bit Configuration for	or Port Output	t Structure Control	ol Register FR0

P	ort output structure control register FR0	at reset: 00002		at RAM bakc-up: state retained	W TFR0A		
ER02	EPOo Port P03	0	N-channel open-c	Irain output			
output structure selection bit	1	CMOS output	MOS output				
EDOo	FR02 Port P02 output structure selection bit	0	N-channel open-c	J-channel open-drain output			
FR02		1	CMOS output				
ED01	Port P01	0	N-channel open-drain output				
1101	output structure selection bit	1	CMOS output				
FR00 Port P00 output structure selection bit	0	N-channel open-drain output					
	output structure selection bit	1	CMOS output				

Note1: "W" represents write enabled.

#### 4.8 Port Output Structure Control Register FR1

Table 4.8 shows the bit configuration for Port output structure control register FR1. Writing to register FR1 can be performed by TFR1A instruction after setting values to register A.

#### Table 4.8 Bit Configuration for Port Output Structure Control Reigster FR1

P	ort ouptut structure control reigster FR1	at reset: 00002		at RAM back-up: state retained	W TFR1A		
ED12	FD1a Port P13	0	N-channel open-c	Irain output			
output structure selection bit	1	CMOS output	MOS output				
ED1a	FR12 Port P12 output structure selection bit	0	N-channel open-c	V-channel open-drain output			
11112		1	CMOS output				
ED11	FR11 Port P11 output structure selection bit	0	N-channel open-drain output				
		1 CMOS output					
ER10	FD10 Port P10	0	N-channel open-drain output				
output structure selection bit	1	CMOS output					

Note: "W" represents write enabled.



### 4.9 Port Output Structure Control Register FR2

Table 4.9 shows the bit configuration for Port Output structure control register FR2. Writing to register FR2 can be accomplished by TFR2A instruction after setting values to register A.

#### Table 4.9 Bit Configuration for Port Output Structure Control Register FR2

Р	ort ouput structure control register FR2	uput structure control register FR2 at a		at RAM back-up: state retained	W TFR2A	
FR23 Not used	0	This hit has no fu	his hit has no function, but read/write is enabled			
	1		his bit has no function, but read/while is enabled.			
FR22 Not used	0	This hit has no fu	his hit has no function, but road/write is anabled			
	Not used	1	This bit has no function, but read/write is enabled.			
FR21	Port P21	0	N-channel open-drain output			
11121	output structure selection bit	1	CMOS output			
FR20 Port P20 output structure selection	Port P20	0	N-channel open-drain output			
	output structure selection bit	1	CMOS output			

Note 1: "W" repserents write enabled.

Note 2: Unused bit while setting the port.

#### 4.10 Port Output Structure Control Register FR3

Table 4.10 shows the bit configuration for Port ouptut format control register FR3. Writing to register FR3 can be accomplished by TFR3A instruction after setting values to register A.

#### Table 4.10 Bit Configuration for Port Output Structure Control Register FR3

P	ort output structure control register FR3	at reset: 00002		at RAM back-up: state retained	W TFR3A		
FR32	FR33 Port D3 output structure selection bit	0	N-channel open-c	I-channel open-drain output			
1105		1	CMOS output	MOS output			
ED32	FR32 Port D2 output structure selection bit	0	V-channel open-drain output				
11132		1	CMOS output				
ED31	FR31 Port D1 output structure selection bit	0	N-channel open-drain output				
1101		1	CMOS output				
ER30	EP30 Port Do	0	N-channel open-drain output				
output structure selection bit	1	CMOS output					

Note 1: "W" represents write enabled.



#### 4.11 Port Output Structure Control Register C1

Table 4.11 shows the bit configuration for Port output structure control register C1. Writing to register C1 can be accomplished by TC1A instruction after setting values to register A.

#### Table 4.11 Bit Configuration for Port Output Structure Control Register C1

F	Port output structure control register C1		at reset: 00002	at RAM back-up: state retained	W TC1A		
C12	Port D5	0	N-channel open-c	I-channel open-drain output			
output structure selection bit	1	CMOS output	MOS output				
C12	C12 Port D4 output structure selection bit	0	N-channel open-c	I-channel open-drain output			
012		1	CMOS output				
C11	C11 Port P31 output structure selection bit	0	N-channel open-drain output				
CII		1	CMOS output				
C10	C10 Port P30 output structure selection bit	0	N-channel open-c	Irain output			
010		1	CMOS output				

Note 1: "W" represents write enabled.

#### 4.12 Key-On Wakeup Control Register K0

Table 4.12 shows the bit configuration for Key-on wakeup contorl register K0.

Writing to register K0 can be accomplished by TK0A instruction after setting values to register A.

The contents of register K0 can be transfered to register A by TAK0 instruction.

#### Table 4.12 Bit Configuration for Key-On Wakeup Control Register K0

	Key-on wakeup control register K0	at reset: 00002		at RAM back-up: state retained	R/W TAK0/TK0A			
K03	Port P03	0	Key-on wakeup n	ot used				
103	key-on wakeup control bit	1	Key-on wakeup u	ey-on wakeup used				
K02	K02 Port P02 key-on wakeup control bit	0	Key-on wakeup n	ot used				
1102		1	Key-on wakeup u	sed				
K01	K01 Port P01 key-on wakeup control bit	0	Key-on wakeup not used					
NO1		1	Key-on wakeup u	sed				
KOo	K00 Port P00 key-on wakeup control bit	0	Key-on wakeup not used					
1.00		1	Key-on wakeup u	sed				



## 4.13 Key-On Wakeup Control Register K1

Table 4.13 shows the bit configuration for Key-on wakeup control register K1. Writing to reigster K1 can be accomplished by TK1A instruction after setting values to register A. The contents of register K1 can be transfered to register A by TAK1 instruction.

Table 4.13 Bit Configuration for Key-On-Wakeup Control Reigster K1

	Key-On-Wakeup Control Register K1	Reset: 00002		RAM Backup: Hold	R/W TAK1/TK1A		
<b>K</b> 12	Port P13	0	Key-on wakeup n	key-on wakeup not used			
key-on wakeup control bit	1	Key-on wakeup u	ey-on wakeup used				
K12	K12 Port P12 key-on wakeup control bit	0	Key-on wakeup n	ot used			
N12		1	Key-on wakeup u	sed			
K11	Port P11		Key-on wakeup not used				
N11	key-on wakeup control bit	1	Key-on wakeup used				
<b>K1</b> 0	K10 ポートP10 key-on wakeup control bit	0	Key-on wakeup not used				
IX10		1	Key-on wakeup u	sed			

Note 1: "R" represents read enabled, and "W" represents write enabled.

#### 4.14 Key-On Wakeup Control Register K2

Table 4.14 shows the bit configuration for Key-on wakeup control register K2. Writing to register K2 can be accomplished by TK2A instruction after setting values to register A. The contents of register K2 can be transfered to register A by TAK2 instruction.

The contents of register K2 can be transfered to register A by TAK2 instruction

Table 4.14	Bit Configuration	for Kev-On	Wakeup	Control Register K2
				•••••••••••••••••••••••••••••••••••••••

	Key-on wakeup control register K2	at reset: 00002		at RAM back-up: state retained	R/W TAK2/TK2A			
K22	Port D <sub>3</sub>	0	Key-on wakeup n	ot used				
1123	key-on wakeup control bit	1	Key-on wakeup u	ey-on wakeup used				
K22	K22 Port D2 key-on wakeup control bit	0	Key-on wakeup not used					
1122		1	Key-on wakeup u	sed				
K21	K21 Port P21 key-on wakeup control bit	0	Key-on wakeup not used					
1121		1	Key-on wakeup used					
K20	Port P20	0	Key-on wakeup not used					
key-on wakeup control bit	1	Key-on wakeup u	sed					



## 4.15 Key-On Wakeup Control Register L1

Table 4.15 shows the bit configuration for Key-on wakeup control register L1.Writing to register L1 can be accomplished by TL1A instruction after setting values to register A.The contents of register L1 can be transfered to register A by TAL1 instruction.

Table 4.15 Bit Configuration for Key-On Wakeup Control Register L1

	Key-on wakeup control register L1	at reset: 00002		at RAM back-up: state retained	R/W TAL1/TL1A		
13	L13 Ports P10-P13 return condition selection bit	0	Return by level	teturn by level			
L13		1	Return by edge	eturn by edge			
1 1 2	L12 Ports P10-P13 valid waveform/ level selection bit	0	Falling waveform	alling waveform / "L" level			
L12		1	Rising waveform	/ "H" level			
1.11	L11 INT return condition selection bit	0	Return by level				
L ! !		1	Return by edge				
1.10	L10 INTpin key-on wakeup control bit	0	Key-on wakeup not used				
L10		1	Key-on wakeup u	sed			



#### 5. Application Example of Port

## 5.1 Key Input by Key Scanning

After setting the N-channel open-drain output for the output format of port D, it is possible to build a key-matrix with an external circuit of keys by employing the pull-up transistor of port P0.

Overview: Keys for the external component

Specification: Outputs "L" level with port D, and performs input of 16 keys with port P0.

Figure 5.1 illustrates an example of the key-matrix circuit while Figure 5.2 depicts the key scan input timing.



#### Figure 5.1 Key Matrix Circuit Example





Figure 5.2 Key Scan Input Timing



#### 6. Reference Documents

Datasheet 4509 Group Datasheet

Before using this material, please visit our website to verify that this is the most updated document avaiable.

#### 7. Our Official Website and Inquiry Contact

Renesas Technology Corporation Website <u>http://www.renesas.com/</u>

Inquiry Contact <u>http://www.renesas.com/inquiry</u> <u>csc@renesas.com</u>



# **Revision History**

## 4509 GroupInput/Output Port Application Note

Rev.	Date	Description				
		Page	Summary			
1.00	July 01, 2006	_	First Edition Issued			



#### Keep safety first in your circuit designs!

1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap. Notes regarding these materials 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technolog y Corporation or a third party. 2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials. 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com) 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein. 5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use. 6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.