**RENESAS TECHNICAL UPDATE**

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan

Renesas Electronics Corporation

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Title</td>
<td>User's Manual Hardware correction : Supported interface for SD channel 1</td>
<td>Information Category</td>
<td>Technical Notification</td>
<td></td>
</tr>
<tr>
<td>Applicable Product</td>
<td>RZ/G2L Group, RZ/G2LC Group, RZ/V2L Group, RZ/G2UL Group, RZ/A3UL Group, RZ/Five Group</td>
<td>Lot No.</td>
<td>Reference Document</td>
<td></td>
</tr>
</tbody>
</table>

This technical update describes document corrections of the following User's Manual: Hardware.

- RZ/G2L Group, RZ/G2LC Group User’s Manual: Hardware Rev.1.20 (R01UH0914EJ0120)
- RZ/V2L Group User’s Manual: Hardware Rev.1.20 (R01UH0936EJ0120)
- RZ/G2UL Group User’s Manual: Hardware Rev.1.10 (R01UH0968EJ0110)
- RZ/A3UL Group User’s Manual: Hardware Rev.1.10 (R01UH0973EJ0110)
- RZ/Five Group User’s Manual: Hardware Rev.1.10 (R01UH0986EJ0110)
1. **Section 40. SD/MMC Host Interface**, the following description is fixed.

[From]

40.1 **Overview**

40.1.1 **Features**

- SD memory/IO card interface (1-bit/4-bit SD bus)
- SD, SDHC, and SDXC SD memory card access supported
- Default, high-speed, UHS-I/SDR50, and SDR104 transfer modes supported
- SD clock (SD_CLK) frequency = SDx4/4 frequency/2^n (n = 0 to 9) (x = 0, 1)
- Error check function: CRC7 (for command/response), CRC16 (for data)
- Interrupt request: 2
- Card detect function
- Write protect supported
- MMC interface (1-/4-/8-bit MMC bus)

NOTE

Channel 1 only supports a 1- or 4-bit MMC bus.

- e-MMC device access supported
- Backward-compatible, high-speed, HS200 transfer modes supported
- High-priority interrupt (HPI) supported

[To]

40.1 **Overview**

40.1.1 **Features**

- 2 channels
- Channel 0 supports SDHI / e-MMC
- Channel 1 supports SDHI

- SD memory/IO card interface (1-bit/4-bit SD bus)
- SD, SDHC, and SDXC SD memory card access supported
- Default, high-speed, UHS-I/SDR50, and SDR104 transfer modes supported
- SD clock (SD_CLK) frequency = SDx4/4 frequency/2^n (n = 0 to 9) (x = 0, 1)
- Error check function: CRC7 (for command/response), CRC16 (for data)
- Interrupt request: 2
- Card detect function
- Write protect supported
- MMC interface (1-/4-/8-bit MMC bus)

NOTE

Channel 1 only supports a 1- or 4-bit MMC bus.

- e-MMC device access supported
- Backward-compatible, high-speed, HS200 transfer modes supported
- High-priority interrupt (HPI) supported