

# RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan  
Renesas Electronics Corporation

Product Category	System LSI		Document No.	TN-RIN-A028A/E	Rev.	1.00
Title	Revision of Documents Associated with R-IN32M4 Series User's Manual		Information Category	Technical Notification		
Applicable Product	R-IN32M4-CL2 Series (See below for details)	Lot No.	Reference Document	R-IN32M4-CL2 Series Documents (See below for details)		
		All lots				

This is to report revisions of the R-IN32M4-CL2 Series documents listed in the "Reference Documents" below.

Please use the products covered in this report in consideration with the revised contents.

The item marked with "◆" is strongly related to device specifications and constraints.

## 1. Applicable Products

Product Type	Model Marking	Product Code
R-IN32M4-CL2	R9J03G019GBG	R9J03G019GBG

## 2. Reference Documents

Doc. No. in this TU	Document Title	Renesas Document Number	Previous Edition	Revised Edition
1	R-IN32M4-CL2 User's Manual	R18UZ0033EJ****	V1.02	V2.00
2	R-IN32M4-CL2 User's Manual: Peripheral Modules	R18UZ0035EJ****	V2.00	V3.00
3	R-IN32M4-CL2 User's Manual: Board design edition	R18UZ0046EJ****	V1.00	V2.00
4	R-IN32M4-CL2 Programming Manual: Driver	R18UZ0038EJ****	V2.01	V3.00
5	R-IN32 Series User's Manual (CC-Link Remote device station)	R18UZ0056EJ****	V1.01	V1.02

3. Revision Contents

Doc. No. in this TU	Item No.	Revisions (Section Number)	Previous Edition's Page Number	Revision Type
1	1-1	1.2 Functional Overview 2.1 List of Pins 2.1.14 Trace Pins 2.5 Buffer Type of Pins and Handling of Unused Pins 6. CC-Link IE Field (Intelligent Device Station)	3, 24, 27, 47, 61, 62, 63	New function
1	1-2	1.5 Base Addresses of the System Registers Area	-	Complement
1	1-3	2.1.11 CC-Link Pins (intelligent device station)	25	Error correction
1	1-4	3. Memory Maps: Figure 3.1	50	Error correction
1	1-5	3. Memory Maps: Figure 3.1 and Figure 3.5	50, 53	Note addition
1	1-6	3. Memory Maps: Figure 3.5	53	Error correction
1	1-7	7.2 Port Configuration	65	Expression alignment
1	1-8	7.2 Port Configuration	65	Note alignment
1	1-9	8.8.4 External MCU Interface Pins ◆ (1) Synchronous mode	131	Error correction
1	1-10	8.8.4 External MCU Interface Pins ◆ (4) Synchronous SRAM type transfer mode	142	Error correction
1	1-11	8.8.4 External MCU Interface Pins Figure 8.17, Figure 8.18, Figure 8.19 and Figure 8.20	143, 144	Complement
1	1-12	8.8.5 Serial Flash ROM Interface ◆	145	Error correction
2	2-1	2.3.4 Operations for Reset	2-11	Complement
2	2-2	5.1 Selecting the Boot Mode	5-1	Expression alignment
2	2-3	8.3.4.1 MIIM Register (GMAC_MIIM)	8-9	Expression alignment
2	2-4	8.3.4.5 RX Mode Register (GMAC_RXMODE)	8-12	Error correction
2	2-5	8.3.4.6 TX Mode Register (GMAC_TXMODE)	8-14	Error correction
2	2-6	8.3.4.6 TX Mode Register (GMAC_TXMODE)	8-14	Error correction
2	2-7	8.4.1.2 Flow of Processing for Issuing the Hardware Function Call ◆	8-33	Complement
2	2-8	8.4.1.3 Buffer Allocator	8-33	Error correction
2	2-9	8.4.1.3 Buffer Allocator	8-36	Error correction
2	2-10	8.4.1.3 Buffer Allocator	8-37	Error correction
2	2-11	8.4.1.4 MAC DMA Controller	8-44	Error correction
2	2-12	8.4.1.4 MAC DMA Controller	8-45	Error correction
2	2-13	8.4.1.4 MAC DMA Controller	8-50	Error correction
2	2-14	8.4.1.4 MAC DMA Controller	8-50	Complement
2	2-15	8.4.1.5 Buffer RAM DMA Controller	8-52	Error correction

Doc. No. in this TU	Item No.	Revisions (Section Number)	Previous Edition's Page Number	Revision Type
2	2-16	8.4.1.5 Buffer RAM DMA Controller	8 -52	Error correction
2	2-17	8.4.2 Interrupts	8-56	Error correction
2	2-18	8.4.2 Interrupts	8-58	Complement
2	2-19	8.5 Notes	-	Note addition
2	2-20	9.3.1 List of Registers, (5) Timer Module Registers	9-4	Error correction
2	2-21	9.3.1 List of Registers, (6) DLR Module Registers	9-5	Error correction
2	2-22	10.7 Memory Access Timing Examples	10-20	Error correction
2	2-23	10.7 Memory Access Timing Examples	10-17 to 10-24	Expression alignment
2	2-24	12.1 Memory Map	12-3	Note addition
2	2-25	12.1 Memory Map	12-3	Error correction
2	2-26	12.2.5 Control Registers (2) HOSTIF bus control register (HIFBCC)	12-17, 12-18	Error correction
2	2-27	12.2.5 Control Registers (2) HOSTIF bus control register (HIFBCC)	12-18	Note addition
2	2-28	12.2.5 Control Registers (4) HOSTIF page ROM control register (HIFPRC)	12-20	Error correction
2	2-29	14.1.1 Overview	14-2	Expression alignment
2	2-30	14.4.6 DMA Trigger Source Registers (DTFRn, RTDTFR)	14-86	Note addition
2	2-31	14.6 Interrupt Output	14-91	Expression alignment
2	2-32	20.4.2 Master/Slave Connections	20-38, 20-39	Expression alignment
2	2-33	21.3 (6) IICBn high-level width setting register (IICBnWH)	21-14	Error correction
2	2-34	21.6.1 Single Transfer Mode (3) Example of communications in single transfer mode (slave reception)	21-42	Error correction
2	2-35	25.7 System Protect Command Register (SYSPCMD)	25-7	Complement
2	2-36	25.11.1 Noise Filter Configuration Registers (NFC0 to NFC4)	25-18	Error correction
2	2-37	25.11.2 Noise Filter Operation	25-23	Error correction
2	2-38	26. Debugging	26-1	Expression alignment
3	3-1	7. Guide to Thermal Design	22	Expression alignment
3	3-2	7.3 Notes	-	Newly added
3	3-3	15. CSIH Pins	-	Newly added
3	3-4	24. Countermeasure for Noise	-	Newly added
4	4-1	3.2.1 Memory Maps	12, 15	Note addition
4	4-2	3.2.1 Memory Maps	12	Error correction
4	4-3	3.2.1 Memory Maps	15	Error correction
4	4-4	6.4.1 Initialization of IIC Controller ♦	34	Error correction
4	4-5	6.5.5 Confirmation of Received Data (for Slave)	45	Error correction
5	5-1	3. Specified Parts and Recommended Parts	4	Complement
5	5-2	5. CC-Link Remote Device Station Pins	6, 8	Complement
5	5-3	6.1 Setting the Number of Occupied Stations	9	Complement
5	5-4	14.1 Circuit Design in General, (3) Questions and Answers Related to Switches, Connectors, and Terminal Blocks	72	Complement

**No.1-1 1.2 Functional Overview, 2. Pin Functions and 6. CC-Link IE Field [1/2]**

A feature "remote device station" was added to CC-Link IE Field and the notation of the feature "intelligent device station" alone was deleted.

V1.02			V2.00																										
Page	Description		Page	Revised Description																									
3	<b>[Table 1.1 Overview of R-IN32M4-CL2 (2/2)]</b> <table border="1"> <tr> <td>Product Item</td> <td>R-IN32M4-CL2</td> </tr> <tr> <td>CC-Link IE</td> <td>CC-Link IE Field (intelligent device station)</td> </tr> </table>		Product Item	R-IN32M4-CL2	CC-Link IE	CC-Link IE Field (intelligent device station)	3	<b>[Table 1.1 Overview of R-IN32M4-CL2 (2/2)]</b> <table border="1"> <tr> <td>Product Item</td> <td>R-IN32M4-CL2</td> </tr> <tr> <td>CC-Link IE</td> <td>CC-Link IE Field (intelligent device station <b>and remote device station</b>)</td> </tr> </table>		Product Item	R-IN32M4-CL2	CC-Link IE	CC-Link IE Field (intelligent device station <b>and remote device station</b> )																
Product Item	R-IN32M4-CL2																												
CC-Link IE	CC-Link IE Field (intelligent device station)																												
Product Item	R-IN32M4-CL2																												
CC-Link IE	CC-Link IE Field (intelligent device station <b>and remote device station</b> )																												
24	<b>[2.1 List of Pins]</b> 2.1.10 CC-Link IE Field Pins ( <b>Intelligent Device Station</b> )		24	<b>[2.1 List of Pins]</b> 2.1.10 CC-Link IE Field Pins																									
27	<b>[2.1.14 Trace Pins]</b> <p><b>Note:</b> This pin function is multiplexed with a pin function of the CC-Link IE Field. For information on the multiplexed functions of the port pins, see section 2.1.10, CC-Link IE Field Pins (<b>Intelligent Device Station</b>). The initial setting is for input and the pin is switched from input to output in 20 BUSCLK cycles after the RSTOUTZ pin has been de-asserted in response to release from the reset state.</p>		27	<b>[2.1.14 Trace Pins]</b> <p><b>Note:</b> This pin function is multiplexed with a pin function of the CC-Link IE Field. For information on the multiplexed functions of the port pins, see section 2.1.10, CC-Link IE Field Pins. The initial setting is for input and the pin is switched from input to output in 20 BUSCLK cycles after the RSTOUTZ pin has been de-asserted in response to release from the reset state.</p>																									
47	<b>[2.5 Buffer Type of Pins and Handling of Unused Pins]</b> 2.5.5 CC-Link IE Field ( <b>Intelligent Device Station</b> ) Pin		47	<b>[2.5 Buffer Type of Pins and Handling of Unused Pins]</b> 2.5.5 CC-Link IE Field Pin																									
61	<b>[6. CC-Link IE Field (Intelligent Device Station)]</b> 6. CC-Link IE Field ( <b>Intelligent Device Station</b> ) <b>[6. CC-Link IE Field (Intelligent Device Station)]</b> 6.1 CC-Link IE Field ( <b>Intelligent Device Station</b> ) Control Registers <b>[Table 6.2 Overview of the Bus Control Registers]</b> <table border="1"> <thead> <tr> <th>Register Name</th> <th>Symbol</th> <th>Address</th> </tr> </thead> <tbody> <tr> <td>CC-Link IE Field (<b>intelligent device station</b>) bus size control register</td> <td>CIEBSC</td> <td>400A 4004H</td> </tr> <tr> <td>CC-Link IE Field (<b>intelligent device station</b>) bus bridge control register</td> <td>CIESMC</td> <td>400A 4008H</td> </tr> <tr> <td>CC-Link IE Field (<b>intelligent device station</b>) clock gate register</td> <td>CIECLKGTD</td> <td>BASE + 0938H</td> </tr> </tbody> </table>		Register Name	Symbol	Address	CC-Link IE Field ( <b>intelligent device station</b> ) bus size control register	CIEBSC	400A 4004H	CC-Link IE Field ( <b>intelligent device station</b> ) bus bridge control register	CIESMC	400A 4008H	CC-Link IE Field ( <b>intelligent device station</b> ) clock gate register	CIECLKGTD	BASE + 0938H	61	<b>[6 CC-Link IE Field]</b> 6 CC-Link IE Field <b>[6 CC-Link IE Field]</b> 6.1 CC-Link IE Field Control Registers <b>[Table 6.2 Overview of the Bus Control Registers]</b> <table border="1"> <thead> <tr> <th>Register Name</th> <th>Symbol</th> <th>Address</th> </tr> </thead> <tbody> <tr> <td>CC-Link IE Field bus size control register</td> <td>CIEBSC</td> <td>400A 4004H</td> </tr> <tr> <td>CC-Link IE Field bus bridge control register</td> <td>CIESMC</td> <td>400A 4008H</td> </tr> <tr> <td>CC-Link IE Field clock gate register</td> <td>CIECLKGTD</td> <td>BASE + 0938H</td> </tr> </tbody> </table>		Register Name	Symbol	Address	CC-Link IE Field bus size control register	CIEBSC	400A 4004H	CC-Link IE Field bus bridge control register	CIESMC	400A 4008H	CC-Link IE Field clock gate register	CIECLKGTD	BASE + 0938H
Register Name	Symbol	Address																											
CC-Link IE Field ( <b>intelligent device station</b> ) bus size control register	CIEBSC	400A 4004H																											
CC-Link IE Field ( <b>intelligent device station</b> ) bus bridge control register	CIESMC	400A 4008H																											
CC-Link IE Field ( <b>intelligent device station</b> ) clock gate register	CIECLKGTD	BASE + 0938H																											
Register Name	Symbol	Address																											
CC-Link IE Field bus size control register	CIEBSC	400A 4004H																											
CC-Link IE Field bus bridge control register	CIESMC	400A 4008H																											
CC-Link IE Field clock gate register	CIECLKGTD	BASE + 0938H																											

**No.1-1 1.2 Functional Overview, 2. Pin Functions and 6. CC-Link IE Field [2/2]**

A feature "remote device station" was added to CC-Link IE Field and the notation of the feature "intelligent device station" alone was deleted.

V1.02		V2.00	
Page	Description	Page	Revised Description
62	<p><b>[6. CC-Link IE Field (Intelligent Device Station)]</b></p> <p>6.1.1 CC-Link IE Field (Intelligent Device Station) Bus Size Control Register (CIEBSC)</p> <p>The CIEBSC register is for setting the data bus width for access to the CC-Link IE Field (intelligent device station). When using the CC-Link IE Field (intelligent device station), set the bits of this register to 0000 FFFFH.</p>	62	<p><b>[6 CC-Link IE Field]</b></p> <p>6.1.1 CC-Link IE Field Bus Size Control Register (CIEBSC)</p> <p>The CIEBSC register is for setting the data bus width for access to the CC-Link IE Field. When using the CC-Link IE Field, set the bits of this register to 0000 FFFFH.</p>
	<p><b>[6. CC-Link IE Field (Intelligent Device Station)]</b></p> <p>6.1.2 CC-Link IE Field (Intelligent Device Station) Bus Bridge Control Register (CIESMC)</p> <p>The CIESMC register is used for access control. When using the CC-Link IE Field (intelligent device station), be sure to set the bits of this register to 0000 0050H.</p>		<p><b>[6 CC-Link IE Field]</b></p> <p>6.1.2 CC-Link IE Field Bus Bridge Control Register (CIESMC)</p> <p>The CIESMC register is used for access control. When using the CC-Link IE Field, be sure to set the bits of this register to 0000 0050H.</p>
63	<p><b>[6. CC-Link IE Field (Intelligent Device Station)]</b></p> <p>6.1.3 CC-Link IE Field (Intelligent Device Station) Clock Gate Register (CIECLKGTD)</p>	63	<p><b>[6 CC-Link IE Field]</b></p> <p>6.1.3 CC-Link IE Field Clock Gate Register (CIECLKGTD)</p>

**No.1-2 1.5 Base Addresses of the System Registers Area**

The description on the base addresses of the system registers area was added.

V1.02		V2.00	
Page	Description	Page	Revised Description
-	<p><b>[1.5 Base Addresses of the System Registers Area]</b></p> <p>N/A</p>	6	<p><b>[1.5 Base Addresses of the System Registers Area]</b></p> <p>The addresses of registers given in the subsequent sections are relative to the base addresses. In access to the registers via the external MCU interface, the base address is D_0000H. In access by the internal CPU or DMA controller, the base address is 4001_0000H.</p> <ul style="list-style-type: none"> <li>In access by the CPU or DMA controller BASE = 4001_0000H</li> <li>In access via the external microcontroller interface BASE = D_0000H</li> </ul>


**No.1-3 2.1.11 CC-Link Pins (Intelligent Device Station)**

Functional description for the CC-Link (intelligent device station) pins were modified.

V1.02							V2.00						
Page	Description						Page	Revised Description					
25	<b>[2.1.11 CC-Link Pins (Intelligent Device Station)]</b>						26	<b>[2.1.11 CC-Link Pins (Intelligent Device Station)]</b>					
	Function Name	Pin Name	I/O	Description	Active	Level during Reset		Function Name	Pin Name	I/O	Description	Active	Level during Reset
	CCM_LINKERRZ	P20	O	Link error LED control output	Low	Hi-Z (high)		CCM_LINKERRZ	P20	O	Link error LED control output	Low	Hi-Z (high)
	CCM_ERRZ	P21	O	Error LED control output				CCM_ERRZ	P21	O	Not used		
	CCM_RUNZ	P26	O	RUN LED control output				CCM_RUNZ	P26	O	RUN LED control output		
	CCM_MDIN0- CCM_MDIN3	P62-P65	I	Transfer rate and mode setting switch input	-			CCM_MDIN0- CCM_MDIN3	P62-P65	I	Transfer rate setting input	-	
	CCM_SNIN0- CCM_SNIN7	P70-P77	I	Station no. setting switch input				CCM_SNIN0- CCM_SNIN7	P70-P77	I	Station no. setting switch input		
	CCM_LNKRUNZ	P32	O	Link Run LED control output	Low			CCM_LNKRUNZ	P32	O	Link Run LED control output	Low	
	CCM_RDLEDZ	P33	O	Receive data LED control output				CCM_RDLEDZ	P33	O	Receive data LED control output		
	CCM_SDLEDZ	RP00	O	Transmit data LED control output				CCM_SDLEDZ	RP00	O	Transmit data LED control output		
	CCM_IRLZ	P43	O	Interrupt output port				CCM_IRLZ	P43	O	Interrupt signal output from communications circuit		
	CCM_WDTENZ	P12	I	Watchdog timer error input				CCM_WDTENZ	P12	I	Watchdog timer error input		
	CCM_MSTZ	P66	O	Operation check LED				CCM_MSTZ	P66	O	Not used		
	CCM_SMSTZ	RP01	O	Standby master LED control output				CCM_SMSTZ	RP01	O	Not used		
	CCM_RD	P54	I	Communications circuit data reception pin	-			CCM_RD	P54	I	Communications circuit data reception pin	-	
	CCM_SD	P56	O	Communications circuit data transmission pin				CCM_SD	P56	O	Communications circuit data transmission pin		
	CCM_SDGCZ	P57	O	Communications circuit transmit data & gate control pin	Low			CCM_SDGCZ	P57	O	Communications circuit transmit data & gate control pin	Low	
	CCM_STMON3	EXTP7	O	Status output	-			CCM_STMON3	EXTP7	O	Status output	-	
	CCM_CLK80M	-	I	CC-Link clock input (80 MHz)		-		CCM_CLK80M	-	I	CC-Link clock input (80 MHz)		-

**No.1-4 3. Memory Maps**

Locations of instruction RAM area and instruction RAM mirror area were corrected.




**No.1-5 3. Memory Maps**

**Note regarding instruction RAM mirror area was added.**

V1.02		V2.00																										
Page	Description	Page	Revised Description																									
50	<p><b>[Figure 3.1 Entire Memory Map]</b></p> <p>N/A</p>	51	<p><b>[Figure 3.1 Entire Memory Map]</b></p> <p><b>Note:</b> The addresses of the instruction RAM mirror area (768 Kbytes) where access actually occurs will change according to the selected boot mode. For details, see section 5.3, Memory MAP in Each Boot Mode, in the R-IN32M4-CL2 User's Manual: Peripheral Modules.</p>																									
53	<p><b>[Figure 3.5 External MCU Interface Space]</b></p> <p><b>Note.</b> The upper 52 Kbytes of the AHB peripheral registers area covers the range from the GPIO area to the synchronous burst memory controller control registers. For details, see Figure 3.1 Entire Memory Map.</p>	54	<p><b>[Figure 3.5 External MCU Interface Space]</b></p> <p>Notes 1. The upper 52 Kbytes of the AHB peripheral registers area covers the range from the GPIO area to the synchronous burst memory controller control registers. For details, see Figure 3.1, Entire Memory Map.</p> <p>2. The addresses of the instruction RAM mirror area (768 Kbytes) where access actually occurs will change according to the selected boot mode, as shown in the table below. For details, see section 5.3, Memory Map in Each Boot Mode, and section 4, Bus Architecture, in the R-IN32M4-CL2 User's Manual: Peripheral Modules.</p> <table border="1"> <thead> <tr> <th>BOOT1</th> <th>BOOT0</th> <th>Boot Mode</th> <th>Access Destination Area</th> <th>Remarks</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>External memory boot</td> <td>---</td> <td>External MCU interface is disabled</td> </tr> <tr> <td>0</td> <td>1</td> <td>External serial flash ROM boot</td> <td>Reserved</td> <td>Access disabled</td> </tr> <tr> <td>1</td> <td>0</td> <td>External MCU boot</td> <td>Instruction RAM area</td> <td>---</td> </tr> <tr> <td>1</td> <td>1</td> <td>Instruction RAM boot</td> <td>Instruction RAM area</td> <td>Enabled only for debugging</td> </tr> </tbody> </table>	BOOT1	BOOT0	Boot Mode	Access Destination Area	Remarks	0	0	External memory boot	---	External MCU interface is disabled	0	1	External serial flash ROM boot	Reserved	Access disabled	1	0	External MCU boot	Instruction RAM area	---	1	1	Instruction RAM boot	Instruction RAM area	Enabled only for debugging
BOOT1	BOOT0	Boot Mode	Access Destination Area	Remarks																								
0	0	External memory boot	---	External MCU interface is disabled																								
0	1	External serial flash ROM boot	Reserved	Access disabled																								
1	0	External MCU boot	Instruction RAM area	---																								
1	1	Instruction RAM boot	Instruction RAM area	Enabled only for debugging																								

**No.1-6 3. Memory Maps**

Locations of Instruction RAM area and instruction RAM mirror area were corrected. A note regarding instruction RAM mirror area was added.



**No.1-7 7.2 Port Configuration**

"Application and Operation" for the port function control registers and the port function control expansion registers was modified.

V1.02			V2.00		
Page	Description		Page	Revised Description	
65	<b>[7.2 Port Configuration]</b>		66	<b>[7.2 Port Configuration]</b>	
	Register Name	Application and Operation		Register Name	Application and Operation
		Read Write			Read Write
	Port function control registers (PFCn, RPFCEm, EXTPFCp)	If more than two pin functions are multiplexed on port pins, the corresponding register is used to read which functions are selected.		Port function control registers (PFCn, RPFCEm, EXTPFCp)	Used to read which function is selected for the multiplexed pin.
		If more than two pin functions are multiplexed on port pins, the corresponding register is used to select which functions are to be used.			
	Port function control expansion registers (PFCEn, RPFCEm, EXTPFCEp)	If more than three pin functions are multiplexed on port pins, the corresponding register is used to read which functions are selected.			
		If more than three pin functions are multiplexed on port pins, the corresponding register is used to select which functions are to be used in combination with the PFCn register.			

**No.1-8 7.2 Port Configuration**

Maximum value for HWAITZ valid data output delay time (tDKHWTV) was modified.

V1.02		V2.00	
Page	Description	Page	Revised Description
65	<p><b>[7.2 Port Configuration]</b></p> <p><b>Cautions</b> 1. If a port pin having multiple multiplexed functions which include an external interrupt input is set to control mode by using the PMCn or RPMCM register, and the multiplexed function is an input, the external interrupt input is also multiplexed.</p> <p>2. Operation is not guaranteed if the setting has been made not to allocate a multiplexed pin. For example, if multiplexed functions 2 and 4 are not allocated in the same way as the P14 pin, operation does not proceed correctly even if the bits of the PFC and PFCE registers for the given function are set to 1.</p> <p>For the allocation of multiplexed pins, see section 7.4, List of Selectable Multiplexed Functions.</p>	66	<p><b>[7.2 Port Configuration]</b></p> <p><b>Caution:</b> Operation is not guaranteed if an unsupported function is allocated to the multiplexed pin. For example, if multiplexed function 2 is allocated to the P00 pin, which does not support multiplexed function 2, operation does not proceed correctly. For the allocation of multiplexed pins, see section 7.4, List of Selectable Multiplexed Functions.</p>

**No.1-9 8.8.4 External MCU Interface Pins, (1) Synchronous mode**

Maximum value for HWAITZ valid data output delay time (tDKHWTV) was modified.

V1.02		V2.00																									
Page	Description	Page	Revised Description																								
131	<p><b>[(1) Synchronous mode]</b></p> <table border="1"> <thead> <tr> <th>No.</th> <th>Parameter</th> <th>Symbol</th> <th>MIN</th> <th>MAX</th> <th>Unit</th> </tr> </thead> <tbody> <tr> <td>13</td> <td>HWAITZ valid data output delay time (for HBUSCLK↑)</td> <td>tDKHWTV</td> <td>2.0</td> <td>10.0</td> <td>ns</td> </tr> </tbody> </table>	No.	Parameter	Symbol	MIN	MAX	Unit	13	HWAITZ valid data output delay time (for HBUSCLK↑)	tDKHWTV	2.0	10.0	ns	133	<p><b>[(1) Synchronous mode]</b></p> <table border="1"> <thead> <tr> <th>No.</th> <th>Parameter</th> <th>Symbol</th> <th>MIN</th> <th>MAX</th> <th>Unit</th> </tr> </thead> <tbody> <tr> <td>13</td> <td>HWAITZ valid data output delay time (for HBUSCLK↑)</td> <td>tDKHWTV</td> <td>2.0</td> <td>11.0</td> <td>ns</td> </tr> </tbody> </table>	No.	Parameter	Symbol	MIN	MAX	Unit	13	HWAITZ valid data output delay time (for HBUSCLK↑)	tDKHWTV	2.0	11.0	ns
No.	Parameter	Symbol	MIN	MAX	Unit																						
13	HWAITZ valid data output delay time (for HBUSCLK↑)	tDKHWTV	2.0	10.0	ns																						
No.	Parameter	Symbol	MIN	MAX	Unit																						
13	HWAITZ valid data output delay time (for HBUSCLK↑)	tDKHWTV	2.0	11.0	ns																						

**No.1-10 8.8.4 External MCU Interface Pins, (4) Synchronous SRAM type transfer mode**

Maximum values for HWAITZ output delay time (tDKPHWT and tDKNHWT) were modified.

V1.02		V2.00																																					
Page	Description	Page	Revised Description																																				
142	<p><b>[(4) Synchronous SRAM type transfer mode]</b></p> <table border="1"> <thead> <tr> <th>No.</th> <th>Parameter</th> <th>Symbol</th> <th>MIN</th> <th>MAX</th> <th>Unit</th> </tr> </thead> <tbody> <tr> <td>28</td> <td>HWAITZ output delay time (for HBUSCLK↑)</td> <td>tDKPHWT</td> <td>2.0</td> <td>10.0</td> <td>ns</td> </tr> <tr> <td>29</td> <td>HWAITZ output delay time (for HBUSCLK↓)</td> <td>tDKNHWT</td> <td>2.0</td> <td>10.0</td> <td>ns</td> </tr> </tbody> </table>	No.	Parameter	Symbol	MIN	MAX	Unit	28	HWAITZ output delay time (for HBUSCLK↑)	tDKPHWT	2.0	10.0	ns	29	HWAITZ output delay time (for HBUSCLK↓)	tDKNHWT	2.0	10.0	ns	144	<p><b>[(4) Synchronous SRAM type transfer mode]</b></p> <table border="1"> <thead> <tr> <th>No.</th> <th>Parameter</th> <th>Symbol</th> <th>MIN</th> <th>MAX</th> <th>Unit</th> </tr> </thead> <tbody> <tr> <td>28</td> <td>HWAITZ output delay time (for HBUSCLK↑)</td> <td>tDKPHWT</td> <td>2.0</td> <td>11.0</td> <td>ns</td> </tr> <tr> <td>29</td> <td>HWAITZ output delay time (for HBUSCLK↓)</td> <td>tDKNHWT</td> <td>2.0</td> <td>11.0</td> <td>ns</td> </tr> </tbody> </table>	No.	Parameter	Symbol	MIN	MAX	Unit	28	HWAITZ output delay time (for HBUSCLK↑)	tDKPHWT	2.0	11.0	ns	29	HWAITZ output delay time (for HBUSCLK↓)	tDKNHWT	2.0	11.0	ns
No.	Parameter	Symbol	MIN	MAX	Unit																																		
28	HWAITZ output delay time (for HBUSCLK↑)	tDKPHWT	2.0	10.0	ns																																		
29	HWAITZ output delay time (for HBUSCLK↓)	tDKNHWT	2.0	10.0	ns																																		
No.	Parameter	Symbol	MIN	MAX	Unit																																		
28	HWAITZ output delay time (for HBUSCLK↑)	tDKPHWT	2.0	11.0	ns																																		
29	HWAITZ output delay time (for HBUSCLK↓)	tDKNHWT	2.0	11.0	ns																																		

**No.1-11 8.8.4 External MCU Interface Pins, (4) Synchronous SRAM type transfer mode**

Timing waves were partially modified and remarks were added.

V1.02		V2.00	
Page	Description	Page	Revised Description
—	N/A	145	<b>[Figure 8.17 External MCU Interface Write Timing (MEMCSEL = H, ADMUXMODE = L)]</b> A timing wave was added.
—	N/A	146	<b>[Figure 8.18 External MCU Interface Read Timing (MEMCSEL = H, ADMUXMODE = L)]</b> A timing wave was added.
143	<b>[Figure 8.17 External MCU Interface Write Timing (MEMCSEL = H, ADMUXMODE = H)]</b>	147	<b>[Figure 8.19 External MCU Interface Write Timing (MEMCSEL = H, ADMUXMODE = H)]</b> The specification which applies when ADMUXMODE = L was removed from the given timing wave. A remark was added stating that the source address depends on data bus width.
144	<b>[Figure 8.18 External MCU Interface Read Timing (MEMCSEL = H, ADMUXMODE = H)]</b>	148	<b>[Figure 8.20 External MCU Interface Read Timing (MEMCSEL = H, ADMUXMODE = H)]</b> The specification which applies when ADMUXMODE = L was removed from the given timing wave. A remark was added stating that the source address depends on data bus width.

**No.1-12 8.8.5 Serial Flash ROM Interface**

Specifications of  $t_{DSMCCK}$  and  $t_{DSMCKCS}$  were modified.

V1.02		V2.00																																					
Page	Description	Page	Revised Description																																				
145	<b>[8.8.5 Serial Flash ROM Interface]</b>	149	<b>[8.8.5 Serial Flash ROM Interface]</b>																																				
	<table border="1"> <thead> <tr> <th>Parameter</th> <th>Symbol</th> <th>Conditions</th> <th>MIN</th> <th>MAX</th> <th>Unit</th> </tr> </thead> <tbody> <tr> <td>Delay time between SMCSZ falling and SMSCK rising</td> <td><math>t_{DSMCCK}</math></td> <td><math>C_L = 15\text{ pF}</math> Freq = 50 MHz</td> <td>7.5<sup>Note</sup></td> <td>-</td> <td>ns</td> </tr> <tr> <td>Hold time from SMSCK rising to SMCSZ rising</td> <td><math>t_{DSMCKCS}</math></td> <td><math>C_L = 15\text{ pF}</math> Freq = 50 MHz</td> <td>11.5<sup>Note</sup></td> <td>-</td> <td>ns</td> </tr> </tbody> </table>	Parameter	Symbol	Conditions	MIN	MAX	Unit	Delay time between SMCSZ falling and SMSCK rising	$t_{DSMCCK}$	$C_L = 15\text{ pF}$ Freq = 50 MHz	7.5 <sup>Note</sup>	-	ns	Hold time from SMSCK rising to SMCSZ rising	$t_{DSMCKCS}$	$C_L = 15\text{ pF}$ Freq = 50 MHz	11.5 <sup>Note</sup>	-	ns		<table border="1"> <thead> <tr> <th>Parameter</th> <th>Symbol</th> <th>Conditions</th> <th>MIN</th> <th>MAX</th> <th>Unit</th> </tr> </thead> <tbody> <tr> <td>Delay time between SMCSZ falling and SMSCK rising</td> <td><math>t_{DSMCCK}</math></td> <td><math>C_L = 15\text{ pF}</math> Freq = 50 MHz</td> <td>6.0<sup>Note</sup></td> <td>-</td> <td>ns</td> </tr> <tr> <td>Hold time from SMSCK rising to SMCSZ rising</td> <td><math>t_{DSMCKCS}</math></td> <td><math>C_L = 15\text{ pF}</math> Freq = 50 MHz</td> <td>9.0<sup>Note</sup></td> <td>-</td> <td>ns</td> </tr> </tbody> </table>	Parameter	Symbol	Conditions	MIN	MAX	Unit	Delay time between SMCSZ falling and SMSCK rising	$t_{DSMCCK}$	$C_L = 15\text{ pF}$ Freq = 50 MHz	6.0 <sup>Note</sup>	-	ns	Hold time from SMSCK rising to SMCSZ rising	$t_{DSMCKCS}$	$C_L = 15\text{ pF}$ Freq = 50 MHz	9.0 <sup>Note</sup>	-	ns
Parameter	Symbol	Conditions	MIN	MAX	Unit																																		
Delay time between SMCSZ falling and SMSCK rising	$t_{DSMCCK}$	$C_L = 15\text{ pF}$ Freq = 50 MHz	7.5 <sup>Note</sup>	-	ns																																		
Hold time from SMSCK rising to SMCSZ rising	$t_{DSMCKCS}$	$C_L = 15\text{ pF}$ Freq = 50 MHz	11.5 <sup>Note</sup>	-	ns																																		
Parameter	Symbol	Conditions	MIN	MAX	Unit																																		
Delay time between SMCSZ falling and SMSCK rising	$t_{DSMCCK}$	$C_L = 15\text{ pF}$ Freq = 50 MHz	6.0 <sup>Note</sup>	-	ns																																		
Hold time from SMSCK rising to SMCSZ rising	$t_{DSMCKCS}$	$C_L = 15\text{ pF}$ Freq = 50 MHz	9.0 <sup>Note</sup>	-	ns																																		

**No.2-1 2.3.4 Operations for Reset**

Timing charts were modified.

V2.00		V3.00	
Page	Description	Page	Revised Description
2-11	<p><b>[Figure 2.3 Timing of Reset at Power On]</b></p> <p>Reset sequence standby</p> <p>SRAM initialization/ Waiting for PLL to lock in</p> <p>Switching to PLL output</p> <p>Synchronous reset</p> <p>Release peripheral modules from the reset state</p> <p>Release CPU &amp; HOST-I/F from the reset state</p>	2-11	<p><b>[Figure 2.3 Timing of Reset at Power On]</b></p> <p>Wait for stabilization of external oscillator</p> <p>Reset period Secure at least 1µs</p> <p>Release from the reset state</p> <p>4096 + 825 cycles @ OSC25M</p> <p>16 cycles @ OSC25M</p> <p>16 cycles @ OSC25M</p> <p>200 cycles @ OSC25M</p> <p>Stop the clock and switch to PLL operation</p> <p>Release internal peripheral modules from the reset state</p> <p>Release peripheral modules from the reset state</p> <p>Release CPU &amp; HOST-I/F from the reset state</p> <p>Switching to the PLL clock</p> <p>Clock output continued/ reset state</p> <p>Release peripheral modules from the reset state</p> <p>Release CPU &amp; HOST-I/F from the reset state</p>
	<p><b>[Figure 2.4 Timing of Reset at System Reset]</b></p> <p>Clock output continued/ Reset state</p> <p>Release peripheral modules from the reset state</p> <p>Release CPU &amp; HOST-I/F from the reset state</p>	<p><b>[Figure 2.4 Timing of Reset at System Reset]</b></p> <p>16 cycles @ OSC25M</p> <p>16 cycles @ OSC25M</p> <p>200 cycles @ OSC25M</p> <p>Clock output continued/ reset state</p> <p>Release peripheral modules from the reset state</p> <p>Release CPU &amp; HOST-I/F from the reset state</p> <p>The system reset (controlled by the SYSRESET register) is automatically released following a reset of internal peripheral modules.</p>	

**No.2-2 5.1 Selecting the Boot Mode**

Signal name corrected (STCSZ0 → CSZ0)

V2.00		V3.00																																									
Page	Description	Page	Revised Description																																								
5-1	<p><b>[Table 5.1 Selecting the Boot Mode]</b></p> <table border="1"> <thead> <tr> <th>BOOT1</th> <th>BOOT0</th> <th>Boot Mode</th> <th>Boot Area</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>External memory boot</td> <td>Memory connected to the <b>STCSZ0</b> pin of the external bus interface</td> </tr> <tr> <td>0</td> <td>1</td> <td>External serial flash ROM boot</td> <td>Serial flash ROM</td> </tr> <tr> <td>1</td> <td>0</td> <td>External MCU boot</td> <td>Instruction RAM</td> </tr> <tr> <td>1</td> <td>1</td> <td>Instruction RAM boot (debugger used ONLY)</td> <td>Instruction RAM</td> </tr> </tbody> </table> <p><b>[(1) External memory boot mode]</b></p> <p>The CPU is booted from the external memory connected to the <b>STCSZ0</b> pin of the external bus interface.</p>	BOOT1	BOOT0	Boot Mode	Boot Area	0	0	External memory boot	Memory connected to the <b>STCSZ0</b> pin of the external bus interface	0	1	External serial flash ROM boot	Serial flash ROM	1	0	External MCU boot	Instruction RAM	1	1	Instruction RAM boot (debugger used ONLY)	Instruction RAM	5-1	<p><b>[Table 5.1 Selecting the Boot Mode]</b></p> <table border="1"> <thead> <tr> <th>BOOT1</th> <th>BOOT0</th> <th>Boot Mode</th> <th>Boot Area</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>External memory boot</td> <td>Memory connected to the <b>CSZ0</b> pin of the external bus interface</td> </tr> <tr> <td>0</td> <td>1</td> <td>External serial flash ROM boot</td> <td>Serial flash ROM</td> </tr> <tr> <td>1</td> <td>0</td> <td>External MCU boot</td> <td>Instruction RAM</td> </tr> <tr> <td>1</td> <td>1</td> <td>Instruction RAM boot (debugger used ONLY)</td> <td>Instruction RAM</td> </tr> </tbody> </table> <p><b>[(1) External memory boot mode]</b></p> <p>The CPU is booted from the external memory connected to the <b>CSZ0</b> pin of the external bus interface.</p>	BOOT1	BOOT0	Boot Mode	Boot Area	0	0	External memory boot	Memory connected to the <b>CSZ0</b> pin of the external bus interface	0	1	External serial flash ROM boot	Serial flash ROM	1	0	External MCU boot	Instruction RAM	1	1	Instruction RAM boot (debugger used ONLY)	Instruction RAM
BOOT1	BOOT0	Boot Mode	Boot Area																																								
0	0	External memory boot	Memory connected to the <b>STCSZ0</b> pin of the external bus interface																																								
0	1	External serial flash ROM boot	Serial flash ROM																																								
1	0	External MCU boot	Instruction RAM																																								
1	1	Instruction RAM boot (debugger used ONLY)	Instruction RAM																																								
BOOT1	BOOT0	Boot Mode	Boot Area																																								
0	0	External memory boot	Memory connected to the <b>CSZ0</b> pin of the external bus interface																																								
0	1	External serial flash ROM boot	Serial flash ROM																																								
1	0	External MCU boot	Instruction RAM																																								
1	1	Instruction RAM boot (debugger used ONLY)	Instruction RAM																																								

**No.2-3 8.3.4.1 MIIM Register (GMAC\_MIIM)**

Caution was modified.

V2.00		V3.00	
Page	Description	Page	Revised Description
8-9	<p><b>[8.3.4.1 MIIM Register (GMAC_MIIM)]</b></p> <p><b>Caution:</b> The setting of this register is <b>effective for the management interface selected by the MAC select register (MACSEL)</b>. In other cases, writing to this register has no effect and the value read is undefined.</p>	8-9	<p><b>[8.3.4.1 MIIM Register (GMAC_MIIM)]</b></p> <p><b>Caution:</b> The setting of this register is <b>only effective when the general-purpose Ethernet port is selected by the MAC select register (MACSEL)</b>. In other cases, writing to this register has no effect and the value read is undefined.</p>

**No.2-4 8.3.4.5 RX Mode Register**

**(GMAC\_RXMODE) Description of the SFRXFIFO bit**

V2.00			V3.00				
Page	Description		Page	Revised Description			
8-12	<b>[8.3.4.5 RX Mode Register (GMAC_RXMODE)]</b>		8-12	<b>[8.3.4.5 RX Mode Register (GMAC_RXMODE)]</b>			
	Bit Position	Bit Name	Description		Bit Position	Bit Name	Description
	29	SFRXFIFO	Store & Forward For RX FIFO 1: Store & Forward mode The reception DMA controller does not start to operate until data up to the end of the frame is written in RX FIFO. 0: Cut through mode		29	SFRXFIFO	Store & Forward For RX FIFO 1: Store & Forward mode The reception DMA controller starts to operate after data up to the end of the frame is written to the RX FIFO buffer. 0: Cut through mode The reception DMA controller starts to operate after the number of words set in the RRTTH2-0 bits is written to the RX FIFO buffer.

**No.2-5 8.3.4.6 TX Mode Register (GMAC\_TXMODE)**



Description of the SF bit was modified and Caution 2 was added.

V2.00			V3.00				
Page	Description		Page	Revised Description			
8-14	<b>[8.3.4.6 TX Mode Register (GMAC_TXMODE)]</b>		8-14	<b>[8.3.4.6 TX Mode Register (GMAC_TXMODE)]</b>			
	Bit Position	Bit Name	Description		Bit Position	Bit Name	Description
	29	SF	Store & Forward 1: Transmission starts after the end of a frame is written to the TX FIFO buffer. If you are using a TCP/IP accelerator, this must be selected. 0: Transmission starts after words of data specified in the FSTTH1-0 bits are written to the TX FIFO buffer.		29	SF	Store & Forward 1: Transmission starts after the end of a frame is written to the TX FIFO buffer. If you are using a TCP/IP accelerator, this must be selected. 0: Setting prohibited. <small>Note 2</small>
<p><b>Caution:</b> LPTXEN must be set to 1 since the frame size may exceed the maximum size of 1518 bytes while management tag insertion of the Ethernet switch is enabled (the SWTAGEN bit in the ETHSWMTC register is 1).</p>			<p><b>Cautions 1.</b> LPTXEN must be set to 1 since the frame size may exceed the maximum size of 1518 bytes while management tag insertion of the Ethernet switch is enabled (the SWTAGEN bit in the ETHSWMTC register is 1). <b>2.</b> Setting the SF bit to 0 is prohibited. Always start operation after setting this bit to 1. For details, see section 8.5.1, Transmitting Data in Cut-Through Mode.</p>				



**No.2-7 8.4.1.2 Flow of Processing for Issuing the Hardware Function Call**

**Figure 8.3 Flow of Processing for Issuing the Hardware Function, modified**

V2.00		V3.00	
Page	Description	Page	Revised Description
8-33	<p><b>[8.4.1.2 Flow of Processing for Issuing the Hardware Function Call]</b></p>  <p>Figure 8.3 Flow of Processing for Issuing the Hardware Function</p>	8-33	<p><b>[8.4.1.2 Flow of Processing for Issuing the Hardware Function Call]</b></p>  <p>Figure 8.3 Flow of Processing for Issuing the Hardware Function</p> <p><b>Note:</b> This processing is required only when the hardware real-time OS is used.</p>

**No.2-8 8.4.1.3 Buffer Allocator**

The description on an generation of an exception,

V2.00		V3.00	
Page	Description	Page	Revised Description
8-33	<p><b>[(1) Functional Overview]</b></p> <p>To use the buffer RAM, secure the required area (hereafter "buffer") beforehand, and then issue the hardware function calls provided for the buffer allocator. Writing to an area which has not been secured by the CPU has no effect, but access to such area by the hardware function DMAC leads to the generation of an exception.</p>	8-34	<p><b>[(1) Functional Overview]</b></p> <p>To use the buffer RAM, secure the required area (hereafter "buffer") beforehand, and then issue the hardware function calls provided for the buffer allocator. When writing to an area which has not been secured, access by the CPU or MAC DMA controller generates an interrupt, whereas access to such area by the buffer RAM DMA controller generates an interrupt or returns an exception to the return value register R0 depending on the type of hardware function calls.</p>

**No.2-9 8.4.1.3 Buffer Allocator**

Return value registers, modified

V2.00		V3.00																									
Page	Description	Page	Revised Description																								
8-36	<p><b>[(2) Buffer Control Operation, (e) List of hardware function calls Table 8.3 HWFNC_LongBuffer_Get]</b></p> <table border="1"> <tr> <td>R1[31:0]</td> <td>First logical address of the buffer</td> <td>[31:27] 5'b00001</td> </tr> <tr> <td></td> <td></td> <td>[26] 1</td> </tr> <tr> <td></td> <td></td> <td>[25:18] LLID</td> </tr> <tr> <td></td> <td></td> <td>[17: 0] 0</td> </tr> </table>	R1[31:0]	First logical address of the buffer	[31:27] 5'b00001			[26] 1			[25:18] LLID			[17: 0] 0	8-37	<p><b>[(2) Buffer Control Operation, (e) List of hardware function calls Table 8.3 HWFNC_LongBuffer_Get]</b></p> <table border="1"> <tr> <td>R1[31:0]</td> <td>First logical address of the buffer</td> <td>[31:27] 5'b00001</td> </tr> <tr> <td></td> <td></td> <td>[26:24] 3'b100</td> </tr> <tr> <td></td> <td></td> <td>[23:18] LLID</td> </tr> <tr> <td></td> <td></td> <td>[17: 0] 0</td> </tr> </table>	R1[31:0]	First logical address of the buffer	[31:27] 5'b00001			[26:24] 3'b100			[23:18] LLID			[17: 0] 0
R1[31:0]	First logical address of the buffer	[31:27] 5'b00001																									
		[26] 1																									
		[25:18] LLID																									
		[17: 0] 0																									
R1[31:0]	First logical address of the buffer	[31:27] 5'b00001																									
		[26:24] 3'b100																									
		[23:18] LLID																									
		[17: 0] 0																									

**No.2-10 8.4.1.3 Buffer Allocator**

**Return value registers, modified**

V2.00			V3.00								
Page	Description		Page	Revised Description							
8-37	<b>[(2) Buffer Control Operation, (e) List of hardware function calls Table 8.4 HWFNC_ShortBuffer_Get]</b>  <table border="1"> <tr> <td>R1[31:0]</td> <td>First logical address of the buffer</td> <td>[31:27] 5'b00001 [26] 0 [25:18] SBID [18:0] 0</td> </tr> </table>		R1[31:0]	First logical address of the buffer	[31:27] 5'b00001 [26] 0 [25:18] SBID [18:0] 0	8-38	<b>[(2) Buffer Control Operation, (e) List of hardware function calls Table 8.4 HWFNC_ShortBuffer_Get]</b>  <table border="1"> <tr> <td>R1[31:0]</td> <td>First logical address of the buffer</td> <td>[31:27] 5'b00001 [26:25] 2'b00 [24:18] SBID [17:0] 0</td> </tr> </table>		R1[31:0]	First logical address of the buffer	[31:27] 5'b00001 [26:25] 2'b00 [24:18] SBID [17:0] 0
R1[31:0]	First logical address of the buffer	[31:27] 5'b00001 [26] 0 [25:18] SBID [18:0] 0									
R1[31:0]	First logical address of the buffer	[31:27] 5'b00001 [26:25] 2'b00 [24:18] SBID [17:0] 0									

**No.2-11 8.4.1.4 MAC DMA Controller**

**Example modified**

V2.00		V3.00	
Page	Description	Page	Revised Description
8-44	<b>[(2) DMA for the Reception MAC, (b) Usage]</b> · Procedure for reading and releasing buffers [Example of reading and releasing a buffer] (1) Read the BUFID register (2) Shift the bits [27:16] read from BUFID 16 bits to the right to obtain the number of received words. (3) The bits [15:0] read from the BUFID are bits [26:11] of the address where the acquired buffer starts. The individual bits of the address where the acquired buffer starts are configured as follows. [31:27]: 00001b [26:19]: Equivalent to the bits [15:8] in the BUFID ([26] of the start address is always 1; [25:19] are LLID[6:0]) [18:11]: Equivalent to the bits [7:0] in the BUFID (always 0) [10:0]: Always 0 (4) After using the buffer, specify the start address as an argument and issue the buffer release function call to release the buffer.	8-45	<b>[(2) DMA for the Reception MAC, (b) Usage]</b> · Procedure for reading and releasing buffers [Example of reading and releasing a buffer] (1) Read the BUFID register (2) Shift the bits [27:16] read from BUFID 16 bits to the right to obtain the number of received words. (3) The bits [15:0] read from the BUFID are bits [26:11] of the address where the acquired buffer starts. The individual bits of the address where the acquired buffer starts are configured as follows. [31:27]: 00001b [26:18]: Equivalent to the bits [15:7] in the BUFID [17:11]: Equivalent to the bits [6:0] in the BUFID [10:0]: Always 0 (4) After using the buffer, specify the start address as an argument and issue the buffer release function call to release the buffer.

**No.2-12 8.4.1.4 MAC DMA Controller**

**The description modified**

V2.00		V3.00	
Page	Description	Page	Revised Description
8-45	<p><b>[(2) DMA for the Reception MAC, (c) List of hardware function calls]</b></p> <p>If an argument of a hardware function call is invalid, an invalid system call error code is returned in the return value register, R0.                      Access to an access-prohibited area (an area other than the buffer RAM, etc.) while the hardware function call is running leads to the return of an exception code in the return value register R0.</p>	8-46	<p><b>[(2) DMA for the Reception MAC, (c) List of hardware function calls]</b></p> <p>If an argument of a hardware function call is invalid, an invalid system call error code is returned in the return value register, R0.                      If an error occurs while the hardware function call is running, an interrupt is generated.</p>

**No.2-13 8.4.1.4 MAC DMA Controller**

**The description modified**

V2.00		V3.00	
Page	Description	Page	Revised Description
8-50	<p><b>[(3) DMA for the Transmission MAC, (d) List of hardware function calls]</b></p> <p>If an argument of a hardware function call is invalid, an invalid system call error code is returned in the return value register, R0.</p>	8-51	<p><b>[(3) DMA for the Transmission MAC, (d) List of hardware function calls]</b></p> <p>If an argument of a hardware function call is invalid, an invalid system call error code is returned in the return value register, R0.                      If an error occurs while the hardware function call is running, an interrupt is generated.</p>

**No.2-14 8.4.1.4 MAC DMA Controller**

The description on the return value register R0,

V2.00				V3.00															
Page	Description			Page	Revised Description														
8-50	<b>[(3) DMA for the Transmission MAC, (d) List of hardware function calls Table 8.12 HWFNC_MACDMA_TX_Errstat]</b> Return value registers <table border="1"> <tr> <td>R0[1:0]</td> <td>Result</td> <td>[0]: Memory Access Violation [1]: Memory Access Timeout</td> </tr> <tr> <td>R0[28:2]</td> <td>Unused</td> <td>All 0s</td> </tr> </table>			R0[1:0]	Result	[0]: Memory Access Violation [1]: Memory Access Timeout	R0[28:2]	Unused	All 0s	8-52	<b>[(3) DMA for the Transmission MAC, (d) List of hardware function calls Table 8.12 HWFNC_MACDMA_TX_Errstat]</b> Return value registers <table border="1"> <tr> <td>R0[1:0]</td> <td>Result</td> <td>                     [0]: Memory Access Violation                      • Access to the buffer that is not acquired                      • The number of transfer bytes is not correct                      • The start address of the descriptor is not on a 64-bit boundary.                      [1]: Memory Access Timeout                      • The start address of a transmission descriptor turns to be an end value (FFFF FFFFh)                      • Releasing the buffer automatically is failed                 </td> </tr> <tr> <td>R0[28:2]</td> <td>Unused</td> <td>All 0s</td> </tr> </table>			R0[1:0]	Result	[0]: Memory Access Violation • Access to the buffer that is not acquired • The number of transfer bytes is not correct • The start address of the descriptor is not on a 64-bit boundary. [1]: Memory Access Timeout • The start address of a transmission descriptor turns to be an end value (FFFF FFFFh) • Releasing the buffer automatically is failed	R0[28:2]	Unused	All 0s
R0[1:0]	Result	[0]: Memory Access Violation [1]: Memory Access Timeout																	
R0[28:2]	Unused	All 0s																	
R0[1:0]	Result	[0]: Memory Access Violation • Access to the buffer that is not acquired • The number of transfer bytes is not correct • The start address of the descriptor is not on a 64-bit boundary. [1]: Memory Access Timeout • The start address of a transmission descriptor turns to be an end value (FFFF FFFFh) • Releasing the buffer automatically is failed																	
R0[28:2]	Unused	All 0s																	

**No.2-15 8.4.1.5 Buffer RAM DMA Controller**

The description modified

V2.00		V3.00	
Page	Description	Page	Revised Description
8-52	<b>[(2) DMA Transfer, (d) List of hardware function calls]</b>  If an argument of a hardware function call is invalid, an invalid system call error code is returned in the return value register, R0. Access to an access-prohibited area (an area other than the buffer RAM, etc.) while the hardware function call is running leads to the return of an exception code in the return value register R0.	8-54	<b>[(2) DMA Transfer, (d) List of hardware function calls]</b>  If an argument of a hardware function call is invalid, an invalid system call error code is returned in the return value register, R0. Access to an access-prohibited area (an area other than the buffer RAM, etc.) while the hardware function call is running leads HWFNC_Direct_Memory_Transfer and HWFNC_Direct_Memory_Replace to return an exception to the return value register R0, whereas it leads HWFNC_INTBUFF_DMA_Start and HWFNC_INTBUFF_DMA_Start (Descriptor) to generate an interrupt.

**No.2-16 8.4.1.5 Buffer RAM DMA Controller** The description on argument registers, modified

V2.00			V3.00														
Page	Description		Page	Revised Description													
8-52	<b>[(2) DMA Transfer, (d) List of hardware function calls Table 8.13 HWFNC_Direct_Memory_Transfer]</b> Argument registers <table border="1"> <tr> <td>R4[31:0]</td> <td>Address where the destination area for transfer starts</td> <td>Specifies the address where the destination area for transfer starts.</td> </tr> <tr> <td>R5[31:0]</td> <td>Address where the source area for transfer starts</td> <td>Specifies the address where the source address for transfer starts.</td> </tr> </table>		R4[31:0]	Address where the destination area for transfer starts	Specifies the address where the destination area for transfer starts.	R5[31:0]	Address where the source area for transfer starts	Specifies the address where the source address for transfer starts.	8-54	<b>[(2) DMA Transfer, (d) List of hardware function calls Table 8.13 HWFNC_Direct_Memory_Transfer]</b> Argument registers <table border="1"> <tr> <td>R4[31:0]</td> <td>Address where the source area for transfer starts</td> <td>Specifies the address where the source area for transfer starts.</td> </tr> <tr> <td>R5[31:0]</td> <td>Address where the destination area for transfer starts</td> <td>Specifies the address where the destination area for transfer starts.</td> </tr> </table>		R4[31:0]	Address where the source area for transfer starts	Specifies the address where the source area for transfer starts.	R5[31:0]	Address where the destination area for transfer starts	Specifies the address where the destination area for transfer starts.
R4[31:0]	Address where the destination area for transfer starts	Specifies the address where the destination area for transfer starts.															
R5[31:0]	Address where the source area for transfer starts	Specifies the address where the source address for transfer starts.															
R4[31:0]	Address where the source area for transfer starts	Specifies the address where the source area for transfer starts.															
R5[31:0]	Address where the destination area for transfer starts	Specifies the address where the destination area for transfer starts.															

**No.2-17 8.4.2 Interrupts**

The condition to generate an MACDMA transmission error interrupt, that is related to operations for transmission, modified

V2.00			V3.00														
Page	Description		Page	Revised Description													
8-56	<b>[Table 8.17 Interrupts Related to Operations for Transmission]</b> <table border="1"> <thead> <tr> <th>Interrupt Name</th> <th>Symbol</th> <th>Conditions for Asserting and De-asserting Interrupts</th> </tr> </thead> <tbody> <tr> <td>MACDMA transmission error interrupt</td> <td>INTETHXDERR</td> <td>                     This interrupt is generated when the address field of a descriptor is outside the range of the buffer, the number of bytes for transfer is invalid, or a descriptor is not set to start on a 64-bit boundary.                       Modify the settings of the transmission descriptor for retransmission.                       Since this interrupt is generated as a pulse, de-asserting the interrupt source is not required.                 </td> </tr> </tbody> </table>		Interrupt Name	Symbol	Conditions for Asserting and De-asserting Interrupts	MACDMA transmission error interrupt	INTETHXDERR	This interrupt is generated when the address field of a descriptor is outside the range of the buffer, the number of bytes for transfer is invalid, or a descriptor is not set to start on a 64-bit boundary.  Modify the settings of the transmission descriptor for retransmission.  Since this interrupt is generated as a pulse, de-asserting the interrupt source is not required.	8-58	<b>[Table 8.17 Interrupts Related to Operations for Transmission]</b> <table border="1"> <thead> <tr> <th>Interrupt Name</th> <th>Symbol</th> <th>Conditions for Asserting and De-asserting Interrupts</th> </tr> </thead> <tbody> <tr> <td>MACDMA transmission error interrupt</td> <td>INTETHXDERR</td> <td>                     This interrupt is generated, when an error occurs while the transmission MAC DMA is operating. As there are several error sources, HWFNC_MACDMA_TX_Errstat is used to obtain the error source.                       Modify the settings of the transmission descriptor for retransmission.                       Since this interrupt is generated as a pulse, de-asserting the interrupt source is not required.                 </td> </tr> </tbody> </table>		Interrupt Name	Symbol	Conditions for Asserting and De-asserting Interrupts	MACDMA transmission error interrupt	INTETHXDERR	This interrupt is generated, when an error occurs while the transmission MAC DMA is operating. As there are several error sources, HWFNC_MACDMA_TX_Errstat is used to obtain the error source.  Modify the settings of the transmission descriptor for retransmission.  Since this interrupt is generated as a pulse, de-asserting the interrupt source is not required.
Interrupt Name	Symbol	Conditions for Asserting and De-asserting Interrupts															
MACDMA transmission error interrupt	INTETHXDERR	This interrupt is generated when the address field of a descriptor is outside the range of the buffer, the number of bytes for transfer is invalid, or a descriptor is not set to start on a 64-bit boundary.  Modify the settings of the transmission descriptor for retransmission.  Since this interrupt is generated as a pulse, de-asserting the interrupt source is not required.															
Interrupt Name	Symbol	Conditions for Asserting and De-asserting Interrupts															
MACDMA transmission error interrupt	INTETHXDERR	This interrupt is generated, when an error occurs while the transmission MAC DMA is operating. As there are several error sources, HWFNC_MACDMA_TX_Errstat is used to obtain the error source.  Modify the settings of the transmission descriptor for retransmission.  Since this interrupt is generated as a pulse, de-asserting the interrupt source is not required.															

**No.2-18 8.4.2 Interrupts**

The buffer RAM area access error was added to interrupts related to other operations.

V2.00			V3.00		
Page	Description		Page	Revised Description	
8-58	[Table 8.19 Interrupts Related to Other Operations]		8-60	[Table 8.19 Interrupts Related to Other Operations]	
	Interrupt Name	Symbol	Conditions for Asserting and De-asserting Interrupts		
	N/A				
				Interrupt Name	Symbol
				Buffer RAM area access error	INTBRAMERR
					Conditions for Asserting and De-asserting Interrupts
					This interrupt is generated, if the buffer that is not acquired by the CPU is accessed. Since this interrupt is generated as a pulse, de-asserting the interrupt source is not required.

**No.2-19 8.5 Notes**

Notes regarding transmission in cut-through mode and transmission and reception of jumbo frames were added.

V2.00		V3.00	
Page	Description	Page	Revised Description
-	[8.5.5 Transmitting Data in Cut-Through Mode]	8-87	[8.5.5 Transmitting Data in Cut-Through Mode]
	N/A		Setting the SF bit (b29) of the TX Mode register (GMAC_TXMODE) to 0 may lead to generation of an unexpected TX FIFO underflow interrupt. To avoid this, always set this bit to 1 (Store & Forward mode).
	[8.5.6 Jumbo Frames]		[8.5.6 Jumbo Frames]
	N/A		This product does not support transmission and reception of frames exceeding 1,518 bytes, i.e. jumbo frames.

**No.2-20 9.3.1 List of Registers, (5) Timer Module**

**Registers Address of the interrupt status/ACK register,**

V2.00			V3.00			
Page	Description		Page	Revised Description		
9-4	<b>[(5) Timer Module Registers]</b>		9-4	<b>[(5) Timer Module Registers]</b>		
	Register Name	Symbol	Address	Register Name	Symbol	Address
	• Configuration and Setting			• Configuration and Setting		
	Timer module configuration register	TSM_CONFIG	4007 C004H	Timer module configuration register	TSM_CONFIG	4007 C004H
	Interrupt status/ACK register	TSM_IRQ_STAT_ACK	4007 0008H	Interrupt status/ACK register	TSM_IRQ_STAT_ACK	4007 C008H
	• Transmit Timestamp (n = 0, 1)			• Transmit Timestamp (n = 0, 1)		
	Port timestamp control/status register n	PORTn_CTRL	4007 C020H + 0008H*n	Port timestamp control/status register n	PORTn_CTRL	4007 C020H + 0008H*n
	Port timestamp register n	PORTn_TIME	4007 0024H + 0008H*n	Port timestamp register n	PORTn_TIME	4007 C024H + 0008H*n
	• Timer Settings			• Timer Settings		
	Timer control register	ATIME_CTRL	4007 C120H	Timer control register	ATIME_CTRL	4007 C120H
	Timer nanosecond register	ATIME	4007 C124H	Timer nanosecond register	ATIME	4007 C124H
	Timer offset correction register	ATIME_OFFSET	4007 C128H	Timer offset correction register	ATIME_OFFSET	4007 C128H
	Timer periodic event generation register	ATIME_EVT_PERIOD	4007 C12CH	Timer periodic event generation register	ATIME_EVT_PERIOD	4007 C12CH
	Timer drift correction register	ATIME_CORR	4007 C130H	Timer drift correction register	ATIME_CORR	4007 C130H
	Timer increment register	ATIME_INC	4007 C134H	Timer increment register	ATIME_INC	4007 C134H
	Timer second register	ATIME_SEC	4007 C138H	Timer second register	ATIME_SEC	4007 C138H
	Timer offset correction count register	ATIME_OFFS_CORR	4007 C13CH	Timer offset correction count register	ATIME_OFFS_CORR	4007 C13CH

**No.2-21 9.3.1 List of Registers, (6) DLR Module**

**Registers Address of the interrupt status/ACK register,**

V2.00			V3.00			
Page	Description		Page	Revised Description		
9-5	[(6) DLR Module Registers]		9-5	[(6) DLR Module Registers]		
	Register Name	Symbol	Address	Register Name	Symbol	Address
	• Configuration and Setting			• Configuration and Setting		
	DLR control register	DLR_CONTROL	4007 E000H	DLR control register	DLR_CONTROL	4007 E000H
	DLR status register	DLR_STATUS	4007 E004H	DLR status register	DLR_STATUS	4007 E004H
	DLR Ethernet type register	DLR_ETH_TYP	4007 E008H	DLR Ethernet type register	DLR_ETH_TYP	4007 E008H
	DLR interrupt control register	DLR_IRQ_CTRL	4007 E00CH	DLR interrupt control register	DLR_IRQ_CTRL	4007 E00CH
	DLR interrupt status/ACK register	DLR_IRQ_STAT_ACK	4007 E010H	DLR interrupt status/ACK register	DLR_IRQ_STAT_ACK	4007 E010H
	DLR local MAC address low register	LOC_MAClo	4007 E014H	DLR local MAC address low register	LOC_MAClo	4007 E014H
	DLR local MAC address high register	LOC_MACHi	4007 0018H	DLR local MAC address high register	LOC_MACHi	4007 E018H
	• Beacon Frame Parameters			• Beacon Frame Parameters		
	DLR supervisor MAC address low register	SUPR_MAClo	4007 E020H	DLR supervisor MAC address low register	SUPR_MAClo	4007 E020H
	DLR supervisor MAC address high register	SUPR_MACHi	4007 E024H	DLR supervisor MAC address high register	SUPR_MACHi	4007 E024H
	DLR ring status/VLAN register	STATE_VLAN	4007 E028H	DLR ring status/VLAN register	STATE_VLAN	4007 E028H
	DLR beacon timeout timer register	BEC_TMOUT	4007 E02CH	DLR beacon timeout timer register	BEC_TMOUT	4007 E02CH
	DLR beacon interval register	BEC_INTRVL	4007 E030H	DLR beacon interval register	BEC_INTRVL	4007 E030H
	DLR supervisor IP address register	SUPR_IPADR	4007 E034H	DLR supervisor IP address register	SUPR_IPADR	4007 E034H
	DLR sub type/protocol version register	ETH_STYP_VER	4007 E038H	DLR sub type/protocol version register	ETH_STYP_VER	4007 E038H
	DLR beacon invalid timeout timer register	INV_TMOUT	4007 E03CH	DLR beacon invalid timeout timer register	INV_TMOUT	4007 E03CH
	DLR sequence ID register	SEQ_ID	4007 E040H	DLR sequence ID register	SEQ_ID	4007 E040H
	• DLR statistics counters			• DLR statistics counters		
	DLR MAC statistics counters	Refer to section エラー! 参照元が見つかりません。	Refer to section エラー! 参照元が見つかりません。	DLR MAC statistics counters	See section エラー! 参照元が見つかりません。	See section エラー! 参照元が見つかりません。

**No.2-22 10.7 Memory Access Timing Examples**

The number of address setup waits in the SRAM write cycles was corrected.

V2.00		V3.00	
Page	Description	Page	Revised Description
10-20	<p><b>[Figure 10.11 SRAM Write Cycles (with No Wait)]</b></p> <p>BSC: SBS3-SBS0 = 1111B (32 bits), SMCn: WWn3-WWn0 = 0000B/0001B (1 wait cycle)                      DWn3-DWn0 = 0000B (no wait), ACn3-ACn0 = 0000B/0001B (no wait)</p>	10-20	<p><b>[Figure 10.11 SRAM Write Cycles (with No Wait)]</b></p> <p>BSC: SBS3-SBS0 = 1111B (32 bits), SMCn: WWn3-WWn0 = 0000B/0001B (1 wait cycle)                      DWn3-DWn0 = 0000B (no wait), ACn3-ACn0 = 0000B/0001B (1 wait cycle)</p>


**No.2-23 10.7 Memory Access Timing Examples**

Signal name corrected (STCSZn → CSZn)

V2.00		V3.00	
Page	Description	Page	Revised Description
10-17 to 10-24	<p><b>[10.7 Memory Access Timing Examples]</b></p> <p>Signal name corrected "STCSZn" was used.</p> <p>Figure 10.8 SRAM Read Cycles                      Figure 10.9 SRAM Read Cycles (with Wait Settings)                      Figure 10.10 SRAM Read Cycles (External Wait Insertion)                      Figure 10.11 SRAM Write Cycles (with No Wait)                      Figure 10.12 SRAM Write Cycles (with Wait States)                      Figure 10.13 SRAM Write Cycles (External Wait Insertion)                      Figure 10.14 Page ROM Read Cycles (Single Transfer)                      Figure 10.15 Page ROM Read Cycles (Four Burst Transfer)</p>	10-17 to 10-24	<p><b>[10.7 Memory Access Timing Examples]</b></p> <p>Signal name "CSZn" was used.</p> <p>Figure 10.8 SRAM Read Cycles                      Figure 10.9 SRAM Read Cycles (with Wait Settings)                      Figure 10.10 SRAM Read Cycles (External Wait Insertion)                      Figure 10.11 SRAM Write Cycles (with No Wait)                      Figure 10.12 SRAM Write Cycles (with Wait States)                      Figure 10.13 SRAM Write Cycles (External Wait Insertion)                      Figure 10.14 Page ROM Read Cycles (Single Transfer)                      Figure 10.15 Page ROM Read Cycles (Four Burst Transfer)</p>

**No.2-24 12.1 Memory Map**

"Instruction RAM area" was corrected to "Instruction RAM mirror area".



**No.2-25 12.1 Memory Map**

**Note regarding the instruction RAM mirror area was**

V2.00		V3.00																										
Page	Description	Page	Revised Description																									
12-3	<p><b>[Figure 12.1 External MCU Interface Space]</b></p> <p>Notes 1. The CC-Link IE Field Network area is only accessible in the mode for connection to synchronous SRAM supporting MCUs.</p> <p>2. The upper 52 Kbytes of the AHB peripheral registers area covers the range from the GPIO area to the synchronous burst memory controller control registers. For details, see figure 3.1, Memory Map, in the R-IN32M4-CL2 User's Manual.</p>	12-4	<p><b>[Figure 12.1 External MCU Interface Space]</b></p> <p>Notes 1. The CC-Link IE Field Network area is only accessible in the mode for connection to synchronous SRAM supporting MCUs.</p> <p>2. The upper 52 Kbytes of the AHB peripheral registers area covers the range from the GPIO area to the synchronous burst memory controller control registers. For details, see figure 3.1, Entire Memory Map, in the R-IN32M4-CL2 User's Manual.</p> <p>3. The addresses of the instruction RAM mirror area (768 Kbytes) where access actually occurs will change according to the selected boot mode, as shown in the table below. For details, see section 5.3, Memory MAP in Each Boot Mode, and section 4, Bus Architecture.</p> <table border="1"> <thead> <tr> <th>BOOT1</th> <th>BOOT0</th> <th>Boot Mode</th> <th>Access Destination Area</th> <th>Remarks</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>External memory boot</td> <td>—</td> <td>External MCU interface is disabled</td> </tr> <tr> <td>0</td> <td>1</td> <td>External serial flash ROM boot</td> <td>Reserved</td> <td>Access disabled</td> </tr> <tr> <td>1</td> <td>0</td> <td>External MCU boot</td> <td>Instruction RAM area</td> <td>—</td> </tr> <tr> <td>1</td> <td>1</td> <td>Instruction RAM boot</td> <td>Instruction RAM area</td> <td>Enabled only for debugging</td> </tr> </tbody> </table>	BOOT1	BOOT0	Boot Mode	Access Destination Area	Remarks	0	0	External memory boot	—	External MCU interface is disabled	0	1	External serial flash ROM boot	Reserved	Access disabled	1	0	External MCU boot	Instruction RAM area	—	1	1	Instruction RAM boot	Instruction RAM area	Enabled only for debugging
BOOT1	BOOT0	Boot Mode	Access Destination Area	Remarks																								
0	0	External memory boot	—	External MCU interface is disabled																								
0	1	External serial flash ROM boot	Reserved	Access disabled																								
1	0	External MCU boot	Instruction RAM area	—																								
1	1	Instruction RAM boot	Instruction RAM area	Enabled only for debugging																								

**No.2-26 12.2.5 Control Registers, (2) HOSTIF Bus Control Register (HIFBCC)**

The instruction RAM area was modified to the instruction RAM mirror area.

V2.00				V3.00																															
Page	Description			Page	Revised Description																														
12-17	<b>[(2) HOSTIF bus control register (HIFBCC)]</b> <table border="1"> <thead> <tr> <th>Bit Position</th> <th>Bit Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>RBUFON1</td> <td>Enables or disables advance reading of the instruction RAM area. 0: Advance reading is disabled. 1: Advance reading is enabled.</td> </tr> </tbody> </table>			Bit Position	Bit Name	Description	1	RBUFON1	Enables or disables advance reading of the instruction RAM area. 0: Advance reading is disabled. 1: Advance reading is enabled.	12-18	<b>[(2) HOSTIF bus control register (HIFBCC)]</b> <table border="1"> <thead> <tr> <th>Bit Position</th> <th>Bit Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>RBUFON1</td> <td>Enables or disables advance reading of the <b>instruction RAM mirror area</b>. 0: Advance reading is disabled. 1: Advance reading is enabled.</td> </tr> </tbody> </table>			Bit Position	Bit Name	Description	1	RBUFON1	Enables or disables advance reading of the <b>instruction RAM mirror area</b> . 0: Advance reading is disabled. 1: Advance reading is enabled.																
Bit Position	Bit Name	Description																																	
1	RBUFON1	Enables or disables advance reading of the instruction RAM area. 0: Advance reading is disabled. 1: Advance reading is enabled.																																	
Bit Position	Bit Name	Description																																	
1	RBUFON1	Enables or disables advance reading of the <b>instruction RAM mirror area</b> . 0: Advance reading is disabled. 1: Advance reading is enabled.																																	
12-18	<b>[Table 12.8 Address Range for which Advance Reading and Page ROM Reading are Selectable]</b> <table border="1"> <thead> <tr> <th rowspan="2">Target Macro</th> <th colspan="2">Address Range</th> <th colspan="2">Related Enable Bits</th> </tr> <tr> <th>MPU Space</th> <th>Internal AHB Space</th> <th>Advance Reading</th> <th>Page ROM</th> </tr> </thead> <tbody> <tr> <td>Instruction RAM</td> <td>0B FFFFH to 00 0000H</td> <td>000B FFFFH to 0000 0000H</td> <td>HIFBCC. RBUFON1</td> <td>HIFPRC. PAGEON1</td> </tr> </tbody> </table>			Target Macro	Address Range		Related Enable Bits		MPU Space	Internal AHB Space	Advance Reading	Page ROM	Instruction RAM	0B FFFFH to 00 0000H	000B FFFFH to 0000 0000H	HIFBCC. RBUFON1	HIFPRC. PAGEON1	12-19	<b>[Table 12.8 Address Range for which Advance Reading and Page ROM Reading are Selectable]</b> <table border="1"> <thead> <tr> <th rowspan="2">Target Macro</th> <th colspan="2">Address Range</th> <th colspan="2">Related Enable Bits</th> </tr> <tr> <th>MPU Space</th> <th>Internal AHB Space</th> <th>Advance Reading</th> <th>Page ROM</th> </tr> </thead> <tbody> <tr> <td><b>Instruction RAM mirror area</b></td> <td>0B FFFFH to 00 0000H</td> <td>000B FFFFH to 0000 0000H</td> <td>HIFBCC. RBUFON1</td> <td>HIFPRC. PAGEON1</td> </tr> </tbody> </table>			Target Macro	Address Range		Related Enable Bits		MPU Space	Internal AHB Space	Advance Reading	Page ROM	<b>Instruction RAM mirror area</b>	0B FFFFH to 00 0000H	000B FFFFH to 0000 0000H	HIFBCC. RBUFON1	HIFPRC. PAGEON1
Target Macro	Address Range		Related Enable Bits																																
	MPU Space	Internal AHB Space	Advance Reading	Page ROM																															
Instruction RAM	0B FFFFH to 00 0000H	000B FFFFH to 0000 0000H	HIFBCC. RBUFON1	HIFPRC. PAGEON1																															
Target Macro	Address Range		Related Enable Bits																																
	MPU Space	Internal AHB Space	Advance Reading	Page ROM																															
<b>Instruction RAM mirror area</b>	0B FFFFH to 00 0000H	000B FFFFH to 0000 0000H	HIFBCC. RBUFON1	HIFPRC. PAGEON1																															

**No.2-27 12.2.5 Control Registers, (2) HOSTIF bus control register (HIFBCC)**

Caution regarding access to the instruction RAM mirror area while advance reading is enabled was added.

V2.00		V3.00	
Page	Description	Page	Revised Description
12-18	<b>[(2) HOSTIF bus control register (HIFBCC)]</b> <p>Note: Some areas cannot be read in advance depending on the target macro even if advance reading is enabled.</p>	12-19	<b>[(2) HOSTIF bus control register (HIFBCC)]</b> <p>Cautions 1. Some areas cannot be read in advance depending on the target macro even if advance reading is enabled. 2. If the last 16-byte area of the instruction RAM mirror area is read while advance reading is enabled, this will lead to assertion of the HERROUTZ pin.</p>

**No.2-28 12.2.5 Control Registers, (4) HOSTIF page ROM control register (HIFPRC)**

The instruction RAM area was modified to the instruction RAM mirror area.

V2.00			V3.00		
Page	Description		Page	Revised Description	
12-20	[(4) HOSTIF page ROM control register (HIFPRC)]		12-21	[(4) HOSTIF page ROM control register (HIFPRC)]	
	Bit Position	Bit Name	Description		
	1	PAGEON1	Page ROM reading of the instruction RAM area is set up. 0: SRAM reading 1: Page ROM reading	1	PAGEON1
			Page ROM reading of the <b>the instruction RAM mirror area</b> is set up. 0: SRAM reading 1: Page ROM reading		

**No.2-29 14.1.1 Overview**

Description of skipping was modified.

V2.00		V3.00	
Page	Description	Page	Revised Description
14-2	<p>[14.1.1 Overview]</p> <ul style="list-style-type: none"> <li>Skipping A continuous access size and <b>separation access size</b> can be set respectively for the area for access in DMA transfer. After access to a set size for continuous access, the set <b>separation access size</b> can be skipped before access to the next address.</li> </ul>	14-2	<p>[14.1.1 Overview]</p> <ul style="list-style-type: none"> <li>Skipping A continuous access size and <b>skip space size</b> can be set respectively for the area for access in DMA transfer. After access to a set size for continuous access, the set <b>skip space size</b> can be skipped before access to the next address.</li> </ul>

**No.2-30 14.4.6 DMA Trigger Source Registers (DTFRn, RTDTFR)**

**Note regarding external DMA transfer request inputs that are selected as DMA transfer trigger sources was added.**

V2.00		V3.00																	
Page	Description	Page	Revised Description																
14-86	<p><b>[14.4.6 DMA Trigger Source Registers (DTFRn, RTDTFR)]</b></p> <table border="1"> <thead> <tr> <th>IFCn6-IFCn0</th> <th>Selection of a DMA Trigger Source</th> </tr> </thead> <tbody> <tr> <td>01H</td> <td>DMAREQZ0 pin (DMA transfer request) input (Only the setting of the DTFR0 register is effective).</td> </tr> <tr> <td>02H</td> <td>DMAREQZ1 pin (DMA transfer request) input (Only the setting of the DTFR1 register is effective).</td> </tr> <tr> <td>03H</td> <td>RTDMAREQZ pin (DMA transfer request) input (Only the setting of the RTDTFR register is effective).</td> </tr> </tbody> </table> <p><b>[14.4.6 DMA Trigger Source Registers (DTFRn, RTDTFR)]</b></p> <p>N/A</p>	IFCn6-IFCn0	Selection of a DMA Trigger Source	01H	DMAREQZ0 pin (DMA transfer request) input (Only the setting of the DTFR0 register is effective).	02H	DMAREQZ1 pin (DMA transfer request) input (Only the setting of the DTFR1 register is effective).	03H	RTDMAREQZ pin (DMA transfer request) input (Only the setting of the RTDTFR register is effective).	14-87	<p><b>[14.4.6 DMA Trigger Source Registers (DTFRn, RTDTFR)]</b></p> <table border="1"> <thead> <tr> <th>IFCn6-IFCn0</th> <th>Selection of a DMA Trigger Source</th> </tr> </thead> <tbody> <tr> <td>01H</td> <td>DMAREQZ0 pin (DMA transfer request) input <b>Note</b></td> </tr> <tr> <td>02H</td> <td>DMAREQZ1 pin (DMA transfer request) input <b>Note</b></td> </tr> <tr> <td>03H</td> <td>RTDMAREQZ pin (DMA transfer request) input <b>Note</b></td> </tr> </tbody> </table> <p><b>[14.4.6 DMA Trigger Source Registers (DTFRn, RTDTFR)]</b></p> <p><b>Note:</b> External DMA transfer request inputs on the DMAREQZ0, DMAREQZ1, and RTDMAREQZ pins can be individually set as DMA transfer trigger requests for the corresponding registers listed below.</p> <p>DMAREQZ0 pin: DTFR0 register</p> <p>DMAREQZ1 pin: DTFR1 register</p> <p>RTDMAREQZ pin: RTDTFR register</p>	IFCn6-IFCn0	Selection of a DMA Trigger Source	01H	DMAREQZ0 pin (DMA transfer request) input <b>Note</b>	02H	DMAREQZ1 pin (DMA transfer request) input <b>Note</b>	03H	RTDMAREQZ pin (DMA transfer request) input <b>Note</b>
IFCn6-IFCn0	Selection of a DMA Trigger Source																		
01H	DMAREQZ0 pin (DMA transfer request) input (Only the setting of the DTFR0 register is effective).																		
02H	DMAREQZ1 pin (DMA transfer request) input (Only the setting of the DTFR1 register is effective).																		
03H	RTDMAREQZ pin (DMA transfer request) input (Only the setting of the RTDTFR register is effective).																		
IFCn6-IFCn0	Selection of a DMA Trigger Source																		
01H	DMAREQZ0 pin (DMA transfer request) input <b>Note</b>																		
02H	DMAREQZ1 pin (DMA transfer request) input <b>Note</b>																		
03H	RTDMAREQZ pin (DMA transfer request) input <b>Note</b>																		



**No.2-31 14.6 Interrupt Output**

Settings related to interrupt putout waveform of the general DMA controller and the DMA controller for real-time ports were deleted.

V2.00					V3.00				
Page	Description				Page	Revised Description			
14-91	<b>[Table 14.9 General DMA Controller Interrupt Output]</b>				14-92	<b>[Table 14.9 General DMA Controller Interrupt Output]</b>			
	Interrupt Signal	Interrupt Source	Interrupt Detection Mask	Switch between Pulse Output and Interrupt Output	Interrupt Output Mask	Interrupt Signal	Interrupt Source	Interrupt Detection Mask	Interrupt Output Mask
	INTDMA <sub>n</sub>	The DMA transaction is completed.	CHCFG <sub>n</sub> register DEM = 1	DCTRL register LVINT = 0: Pulse output LVINT = 1: Level output	CHSTAT <sub>n</sub> . INTM = 1	INTDMA <sub>n</sub>	The DMA transaction is completed.	CHCFG <sub>n</sub> register DEM = 1	CHSTAT <sub>n</sub> . INTM = 1
		An invalid descriptor is read in link mode.	DIM in the header = 1					An invalid descriptor is read in link mode.	
	INTDMEERR	An error response is returned in response to a transfer request issued by the master interface.	-(Not available)		-(Not available)	INTDMEERR	An error response is returned in response to a transfer request issued by the master interface.	-(Not available)	-(Not available)
	<b>[Table 14.10 Interrupt Output of DMA Controller for Real-Time Ports]</b>					<b>[Table 14.10 Interrupt Output of DMA Controller for Real-Time Ports]</b>			
	Interrupt Signal	Interrupt Source	Interrupt Detection Mask	Switch between Pulse Output and Interrupt Output	Interrupt Output Mask	Interrupt Signal	Interrupt Source	Interrupt Detection Mask	Interrupt Output Mask
	INTRTDMA	The DMA transaction is completed.	RTCHCFG register DEM = 1	RTDCTRL register LVINT = 0: Pulse output LVINT = 1: Level output	RTCHSTAT. INTM = 1	INTRTDMA	The DMA transaction is completed.	RTCHCFG register DEM = 1	RTCHSTAT. INTM = 1
		An invalid descriptor is read in link mode.	DIM in the header = 1					An invalid descriptor is read in link mode.	
	INTRTDMEERR	An error response is returned in response to a transfer request issued by the master interface.	-(Not available)		-(Not available)	INTRTDMEERR	An error response is returned in response to a transfer request issued by the master interface.	-(Not available)	-(Not available)



**No.2-32 20.4.2 Master/Slave Connections [1/2]**

Diagram of connections between one master and one slave was modified. CSIH pin names were changed and the CSIHnTSSI pin was deleted.

V2.00		V3.00	
Page	Description	Page	Revised Description
20-38	<p>[(1) One master and one slave]</p>  <p>Figure 20.4 Direct Master/Slave Connection</p>	20-38	<p>[(1) One master and one slave]</p>  <p>Figure 20.4 Direct Master/Slave Connection</p>

**No.2-32 20.4.2 Master/Slave Connections [2/2]**

Diagram of connections between one master and two slaves was modified. CSIH pin names were changed and the CSIHnTSSI pin was deleted.

V2.00		V3.00	
Page	Description	Page	Revised Description
20-38	<p><b>[(2) One master and two slaves]</b></p> <p>The following figure illustrates the connections between an R-IN32M4 as a master and two slaves. In this example, an R-IN32M4 can be configured to supply one chip select (CS) signal to each slave. This signal is connected to the slave select input <b>CSIHnTSSI</b> of the slave.</p>  <p>Figure 20.5 Connection between One Master and Two Slaves</p> <p>The default chip select level is active low. In other words, when the slave select input signal (<b>CSIHnTSSI</b>) of a slave is at the low level, that slave is selected as a CSIH slave (and enabled). However, to use a chip select signal (CS) for another device, programming that sets the chip select signal output level to active high is possible. If a slave is not selected, it will neither receive nor transmit data. In addition, its output <b>CSIHnTSO</b> is set to input mode in order to avoid interference with the output of another slave that was selected.</p>	20-38, 39	<p><b>[(2) One master and two slaves]</b></p> <p>The following figure illustrates the connections between an R-IN32M4 as a master and two slaves. In this example, an R-IN32M4 can be configured to supply one chip select (CS) signal to each slave. This signal is connected to the slave select input <b>SSI</b> of the slave.</p>  <p>Figure 20.5 Connection between One Master and Two Slaves</p> <p>The default chip select level is active low. In other words, when the slave select input signal (<b>SSI</b>) of a slave is at the low level, that slave is selected as a CSIH slave (and enabled). However, to use a chip select signal (CS) for another device, programming that sets the chip select signal output level to active high is possible. If a slave is not selected, it will neither receive nor transmit data. In addition, its output <b>MISO</b> is set to input mode in order to avoid interference with the output of another slave that was selected.</p>
20-39	<p><b>[(3) CSIHnTSO output control]</b></p> <p>The CSIH can output <b>CSIHnTSO</b> when all of the following conditions are satisfied:</p> <ul style="list-style-type: none"> <li>· The CSIH is enabled (CSIHnCTL0.CSIHnPWR = 1).</li> <li>· The CSIH is operated in transmit-only or transmit/receive mode (CSIHnCTL0.CSIHnTXE = 1).</li> </ul> <p>By using this function, signal congestions on the external <b>CSIHnTSO</b> signal line can be avoided.</p>	20-39	<p><b>[(3) CSISOn output control]</b></p> <p>The CSIH can output <b>CSISOn</b> when all of the following conditions are satisfied:</p> <ul style="list-style-type: none"> <li>· The CSIH is enabled (CSIHnCTL0.CSIHnPWR = 1).</li> <li>· The CSIH is operated in transmit-only or transmit/receive mode (CSIHnCTL0.CSIHnTXE = 1).</li> </ul> <p>By using this function, signal congestions on the external <b>CSISOn</b> signal line can be avoided.</p>

**No.2-33 21.3 (6) IICBn high-level width setting register (IICBnWH)**

**Generation timing of  $t_{SU:STA}$  modified;  $t_{HD:DAT}$  added in the timing chart**

V2.00				V3.00				
Page	Description			Page	Revised Description			
21-14	<b>[Table 21.4 Conditions for Generating Serial Output Timing]</b>			21-14	<b>[Table 21.4 Conditions for Generating Serial Output Timing]</b>			
	Symbol	Description	Standard Mode	Fast Mode	Symbol	Description	Standard Mode	Fast Mode
	$t_{HD:STA}$	Start condition hold time	IICB0WH / PCLK	IICB0WH / PCLK	$t_{HD:STA}$	Start condition hold time	IICB0WH / PCLK	IICB0WH / PCLK
	$t_{LOW}$	SCL low-level width period	IICB0WL / PCLK	IICB0WL / PCLK	$t_{LOW}$	SCL low-level width period	IICB0WL / PCLK	IICB0WL / PCLK
	$t_{HIGH}$	SCL high-level width period	IICB0WH / PCLK	IICB0WH / PCLK	$t_{HIGH}$	SCL high-level width period	IICB0WH / PCLK	IICB0WH / PCLK
	$t_{SU:STA}$	Start condition setup time	IICB0WL / PCLK	IICB0WL / PCLK	$t_{SU:STA}$	Start condition setup time	IICB0WL / PCLK	IICB0WL / PCLK
	$t_{SU:STO}$	Stop condition setup time	IICB0WH / PCLK	IICB0WH / PCLK	$t_{SU:STO}$	Stop condition setup time	IICB0WH / PCLK	IICB0WH / PCLK
	$t_{BUF}$	Bus free time (interval between stop condition and start condition)	IICB0WL / PCLK	IICB0WL / PCLK	$t_{BUF}$	Bus free time (interval between stop condition and start condition)	IICB0WL / PCLK	IICB0WL / PCLK
	$t_{HD:DAT}$	Data hold time	IICB0WL[9:2] / PCLK	IICB0WL[9:2] / PCLK	$t_{HD:DAT}$	Data hold time	IICB0WL[9:2] / PCLK	IICB0WL[9:2] / PCLK

**No.2-34 21.6.1 Single Transfer Mode, (3) Example of communications in single transfer mode (slave reception)**

**Unnecessary bit was deleted from <5> Data reception completion processing.**

V2.00		V3.00	
Page	Description	Page	Revised Description
21-42	<p><b>[&lt;5&gt; Data reception completion processing]</b></p> <p>&lt;5&gt; Data reception completion processing</p> <ul style="list-style-type: none"> <li>Set the IICBnCTL0.IICBnSLWT bit to 1 and the IICBnCTL0.IICBnSLAC bit to 0.</li> <li>Next, exit the wait state by setting the IICBnTRG.IICBnWRET bit (to 1). The end of the data is notified to the transmitting device without outputting ACK.</li> </ul>	21-42	<p><b>[&lt;5&gt; Data reception completion processing]</b></p> <p>&lt;5&gt; Data reception completion processing</p> <ul style="list-style-type: none"> <li>Set the IICBnCTL0.IICBnSLAC bit to 0.</li> <li>Next, exit the wait state by setting the IICBnTRG.IICBnWRET bit (to 1). The end of the data is notified to the transmitting device without outputting ACK.</li> </ul>

**No.2-35 25.7 System Protect Command Register (SYSPCMD) Supplementary information was added to**

V2.00		V3.00	
Page	Description	Page	Revised Description
25-7	<p><b>[25.7 System Protect Command Register (SYSPCMD)]</b></p> <p><b>Cautions</b></p> <ol style="list-style-type: none"> <li>1. The registers cannot be written in steps &lt;1&gt;, &lt;2&gt;, and &lt;3&gt;.</li> <li>2. Be sure to clear this bit to 0 after the completion of writing to an applicable register.</li> </ol>	25-7	<p><b>[25.7 System Protect Command Register (SYSPCMD)]</b></p> <p><b>Cautions</b></p> <ol style="list-style-type: none"> <li>1. The registers cannot be written in steps &lt;1&gt;, &lt;2&gt;, and &lt;3&gt;.</li> <li>2. Be sure to clear this bit to 0 (setting for protection) after the completion of writing to an applicable register.</li> </ol>

**No.2-36 25.11.1 Noise Filter Configuration Registers (NFC0 to NFC4)**

Errors in the cautions were corrected (NFC0-NFC3 → NFC0-NFC4).

V2.00		V3.00	
Page	Description	Page	Revised Description
25-18	<p><b>[25.11.1 Noise Filter Configuration Registers (NFC0 to NFC4)]</b></p> <p>These registers are used to set a noise elimination level of the input signals shown in 0.</p> <p><b>Cautions</b></p> <ol style="list-style-type: none"> <li>1. When the input pulse width = NFC0-NFC3 setting value to (NFC0-NFC3 setting value – 1), whether to detect the signal as a valid signal or eliminate it as noise is undefined.</li> <li>2. Interrupt input signals (INTPZ0 to INTPZ28 and NMIZ) and LED output signals of the gigabit Ethernet PHY are transferred through the edge specification circuit, but alternative functions other than interrupts are not transferred through the edge specification circuit. Effective edges of timer array unit input pins are specified by the timer array unit edge specification register. No edge specification function is provided for the RXD0 and RXD1 input signals.</li> <li>3. When NFC0 to NFC3 registers are modified, an unintended interrupt may be generated in each register. Modify these registers in the Disable IRQ state, and then clear the corresponding interrupt pending bit.</li> </ol>	25-18	<p><b>[25.11.1 Noise Filter Configuration Registers (NFC0 to NFC4)]</b></p> <p>These registers are used to set a noise elimination level of the input signals shown in Table 25.1.</p> <p><b>Cautions</b></p> <ol style="list-style-type: none"> <li>1. When the input pulse width = NFC0-NFC4 setting value to (NFC0-NFC4 setting value – 1), whether to detect the signal as a valid signal or eliminate it as noise is undefined.</li> <li>2. Interrupt input signals (INTPZ0 to INTPZ28 and NMIZ) and LED output signals of the gigabit Ethernet PHY are transferred through the edge specification circuit, but alternative functions other than interrupts are not transferred through the edge specification circuit. Effective edges of timer array unit input pins are specified by the timer array unit edge specification register. No edge specification function is provided for the RXD0 and RXD1 input signals.</li> <li>3. When NFC0 to NFC4 registers are modified, an unintended interrupt may be generated in each register. Modify these registers in the Disable IRQ state, and then clear the corresponding interrupt pending bit.</li> </ol>

**No.2-37 25.11.2 Noise Filter Operation**

Errors in the description and Figure 25.2 were corrected (NFC0 to NFC3 → NFC0 to NFC4).

V2.00		V3.00	
Page	Description	Page	Revised Description
25-23	<p><b>[25.11.2 Noise Filter Operation]</b></p> <p>Input signals listed in Table 25.1 are sampled with the clock of the same frequency as the internal bus clock HCLK, and their noise is eliminated as specified by the noise filter configuration registers (NFC0 to NFC3). Because this sampling clock does not stop in standby mode, external interrupts NMI and INTPZ0 to INTPZ28 can be de-asserted from standby mode. In addition, for external interrupts INTPZ0 to INTPZ28, rising edges, falling edges, both edges, or low active level can be selected as effective triggers.</p> <p>Figure 25.2 Operation of Digital Noise Filter for Interrupt Signals (Edge Trigger)</p>	25-23	<p><b>[25.11.2 Noise Filter Operation]</b></p> <p>Input signals listed in Table 25.1 are sampled with the clock of the same frequency as the internal bus clock HCLK, and their noise is eliminated as specified by the noise filter configuration registers (NFC0 to NFC4). Because this sampling clock does not stop in standby mode, external interrupts NMI and INTPZ0 to INTPZ28 can be de-asserted from standby mode. In addition, for external interrupts INTPZ0 to INTPZ28, rising edges, falling edges, both edges, or low active level can be selected as effective triggers.</p> <p>Figure 25.2 Operation of Digital Noise Filter for Interrupt Signals (Edge Trigger)</p>

**No.2-38 26. Debugging**

The recommended in-circuit emulator (ICE), modified

V2.00		V3.00	
Page	Description	Page	Revised Description
26-1	<p><b>[26. Debugging]</b></p> <p>The recommended in-circuit emulators (ICE) to be connected to an R-IN32M4 are: I-jet (without trace feature) and JTAGjet (with trace feature) from IAR Systems, and adviceLUNA from Yokogawa Digital Computer Corporation.</p>	26-1	<p><b>[26. Debugging]</b></p> <p>The recommended in-circuit emulators (ICE) to be connected to an R-IN32M4 are: I-jet (without trace feature) and JTAGjet (with trace feature) from IAR Systems, and adviceLUNA II from DTS INSIGHT Corporation.</p>

**No.3-1 7. Guide to Thermal Design**

Chapter title and section structure were modified.

V1.00		V2.00	
Page	Description	Page	Revised Description
22	<p><b>[7. Guide to Design]</b></p> <p>This section describes the thermal characteristics of the R-IN32M4-CL2, and includes notes that require attention in the design of the board on which the device is mounted in terms of the dissipation of heat and the prevention of abnormal heating. Since the R-IN32M3-EC incorporates an Ethernet PHY module, large-capacity memory, and a regulator, it requires greater consideration of heat than most devices. Design the board and casing in consideration of heat dissipation.</p>	22	<p><b>[7. Thermal Design]</b></p> <p>This section describes the thermal characteristics of the R-IN32M4-CL2, and includes notes that require attention in the design of the board on which the device is mounted in terms of the dissipation of heat and the prevention of abnormal heating. Since the R-IN32M4-CL2 incorporates a Gigabit Ethernet PHY module and large-capacity memory, it requires greater consideration of heat than most devices. Design the board and casing in consideration of heat dissipation.</p>



**No.3-2 7.3 Notes**

Complementary note was added.

V1.00		V2.00	
Page	Description	Page	Revised Description
-	N/A	30	<p><b>[7.3 Notes] Newly added</b></p> <p><b>7.3.1 Handling of Unused Pins</b>                      If an unused pin is clamped to the GND or a power supply on the board, the corresponding pin must have the input attribute as a fixed setting. If it is set as an output, and the level at the point to which it is clamped is opposite that of the pin, a large steady-state current will continuously flow through the output buffer.</p> <p>On the other hand, if an unused pin is open-circuit on the board, the corresponding pin can have either the output attribute or the input attribute as a fixed setting, accompanied by enabling of the pull-up or pull-down resistor. Setting a pin as an input without enabling a pull-up or pull-down resistor may lead to the pin being in a floating state and the flow of a through-type current.</p> <p>Since the above factors lead to unnecessary heating, be sure to check the settings made by the software in these cases.</p>

**No.3-3 15. CSIH Pins**

Connection examples were added.

V1.00		V2.00	
Page	Description	Page	Revised Description
-	N/A	54	<p><b>[15. CSIH Pins]</b> Newly added</p> <p>15. CSIH Pins</p> <p>Examples of connections of the R-IN32M4-CL2 with a CSI master and slave are given below.</p> <p>15.1 One Master and One Slave</p> <p>The following figure illustrates the connections between one master and one slave.</p>  <p>Figure 15.1 Direct Master/Slave Connection</p> <p><b>Remark: n = 0, 1</b></p> <p>15.2 One Master and Two Slaves</p> <p>The following figure illustrates the connections between an R-IN32M4-CL2 as a master and two slaves. In this example, the R-IN32M4-CL2 supplies one chip select (CS) signal to each of the slaves. This signal is connected to the slave select input (SSI) of the slave.</p>  <p>Figure 15.2 Connection between One Master and Two Slaves</p> <p><b>Remark: n = 0, 1</b></p>

**No.3-4 24. Countermeasure for Noise**

**Description on stopping clock output as a countermeasure for noise was added.**

V1.00		V2.00	
Page	Description	Page	Revised Description
-	N/A	68	<p><b>[24. Countermeasure for Noise]</b> Newly added</p> <p>24.1 Stopping Clock Output                      If the BUSCLK pin is not in use, output on the pin from the R-IN32M4-CL2 can be stopped. See section 2.2.2, Clock Control Registers (CLKGTD0, CLKGTD1) in the R-IN32M4-CL2 User's Manual: Peripheral Modules regarding control of the GCBCLK bit in the CLKGTD1 register, which enables or disables output from the BUSCLK pin.</p>


**No.4-1 3.2.1 Memory Maps**

Note was added.

V2.01		V3.00																										
Page	Description	Page	Revised Description																									
12	[Figure 3.2 Entire Memory Map]  N/A	12	[Figure 3.2 Entire Memory Map]  <b>Note:</b> The addresses of the instruction RAM mirror area (768 Kbytes) where access actually occurs will change according to the selected boot mode. For details, see section 5.3, Memory MAP in Each Boot Mode, in the R-IN32M4-CL2 User's Manual: Peripheral Modules.																									
15	[Figure 3.6 External MCU Interface Space]  N/A	15	[Figure 3.6 External MCU Interface Space]  <b>Note:</b> The addresses of the instruction RAM mirror area (768 Kbytes) where access actually occurs will change according to the selected boot mode, as shown in the table below. For details, see section 5.3, Memory MAP in Each Boot Mode, and section 4, Bus Architecture, in the R-IN32M4-CL2 User's Manual: Peripheral Modules.  <table border="1"> <thead> <tr> <th>BOOT1</th> <th>BOOT0</th> <th>Boot Mode</th> <th>Access Destination Area</th> <th>Remarks</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>External memory boot</td> <td>—</td> <td>External MCU interface is disabled</td> </tr> <tr> <td>0</td> <td>1</td> <td>External serial flash ROM boot</td> <td>Reserved</td> <td>Access disabled</td> </tr> <tr> <td>1</td> <td>0</td> <td>External MCU boot</td> <td>Instruction RAM area</td> <td>—</td> </tr> <tr> <td>1</td> <td>1</td> <td>Instruction RAM boot</td> <td>Instruction RAM area</td> <td>Enabled only for debugging</td> </tr> </tbody> </table>	BOOT1	BOOT0	Boot Mode	Access Destination Area	Remarks	0	0	External memory boot	—	External MCU interface is disabled	0	1	External serial flash ROM boot	Reserved	Access disabled	1	0	External MCU boot	Instruction RAM area	—	1	1	Instruction RAM boot	Instruction RAM area	Enabled only for debugging
BOOT1	BOOT0	Boot Mode	Access Destination Area	Remarks																								
0	0	External memory boot	—	External MCU interface is disabled																								
0	1	External serial flash ROM boot	Reserved	Access disabled																								
1	0	External MCU boot	Instruction RAM area	—																								
1	1	Instruction RAM boot	Instruction RAM area	Enabled only for debugging																								


No.4-2 3.2.1 Memory Maps

Memory areas were corrected.



**No.4-3 3.2.1 Memory Maps**

Memory areas were corrected.



**No.4-4 6.4.1 Initialization of IIC Controller**

Timing setting values were modified and supplementary information was added.

V2.01		V3.00	
Page	Description	Page	Revised Description
34	<p><b>[(4) Function]</b></p> <p>This function initializes IIC of the selected channel. ER_PARAM is returned if the selected channel is not 0 or 1.</p> <ul style="list-style-type: none"> <li>• IIC clock setting                             <ul style="list-style-type: none"> <li>&gt; Fast mode : 400kHz</li> </ul> </li> <li>• IIC timing setting                             <ul style="list-style-type: none"> <li>&gt; Stop and start interval : 130 × 10 (ns)</li> <li>SCL low-level width : 130 × 10 (ns)</li> <li>SCL high-level width : 116 × 10 (ns)</li> <li>&gt; Setup cycles                                     <ul style="list-style-type: none"> <li>Start condition : 116 × 10 (ns)</li> <li>Stop condition : 116 × 10 (ns)</li> </ul> </li> <li>&gt; Hold cycles                                     <ul style="list-style-type: none"> <li>Start condition : 116 × 10 (ns)</li> <li>Data : 32 × 10 (ns)</li> </ul> </li> </ul> </li> </ul> <p><b>Remark:</b> The IIC clock setting "400kHz" is based on the assumption that both the rise and fall times of SDAn and SCLn are 20 ns. Change the register settings appropriately according to your usage environment. For details, see R-IN32M4-CL2 User's Manual: Peripheral Modules.</p>	34	<p><b>[(4) Function]</b></p> <p>This function initializes IIC of the selected channel. ER_PARAM is returned if the selected channel is not 0 or 1.</p> <ul style="list-style-type: none"> <li>• IIC clock setting                             <ul style="list-style-type: none"> <li>&gt; Fast mode : 400kHz</li> </ul> </li> <li>• IIC timing setting                             <ul style="list-style-type: none"> <li>&gt; Stop and start interval : 130 × Number of PCLK cycles (ns)</li> <li>SCL low-level width : 130 × Number of PCLK cycles (ns)</li> <li>SCL high-level width : 116 × Number of PCLK cycles (ns)</li> <li>&gt; Setup cycles                                     <ul style="list-style-type: none"> <li>Start condition : 116 × Number of PCLK cycles (ns)</li> <li>Stop condition : 116 × Number of PCLK cycles (ns)</li> </ul> </li> <li>&gt; Hold cycles                                     <ul style="list-style-type: none"> <li>Start condition : 116 × Number of PCLK cycles (ns)</li> <li>Data : 32 × Number of PCLK cycles (ns)</li> </ul> </li> </ul> </li> </ul> <p><b>Remarks 1.</b> The IIC clock setting "400kHz" is based on the assumption that both the rise and fall times of SDAn and SCLn are 20 ns. Change the register settings appropriately according to your usage environment. For details, see R-IN32M4-CL2 User's Manual: Peripheral Modules.</p> <p><b>2.</b> The number of PCLK cycles = 10 ns.</p>

**No.4-5 6.5.5 Confirmation of Received Data (for Slave) Description modified**

V2.01		V3.00	
Page	Description	Page	Revised Description
45	<p><b>[(4) Function]</b></p> <p>When the CSI controller is in master mode, ER_ NOTYET (no received data) is always returned because received data is not stored. ER_PARAM is returned if the channel selection argument is not 0 or 1. If the CSI controller is not in Tx mode, ER_INVALID (mode error) is returned.</p>	45	<p><b>[(4) Function]</b></p> <p>When the CSI controller is in master mode, ER_ NOTYET (no received data) is always returned because received data is not stored. ER_PARAM is returned if the channel selection argument is not 0 or 1. If the CSI controller is not in Rx mode, ER_INVALID (mode error) is returned.</p>

**No.5-1 3. Specified Parts and Recommended Parts**

**One zener diode, added**

V1.01			V1.02		
Page	Description		Page	Revised Description	
4	<b>[Table 3.1 Recommended Parts]</b>		4	<b>[Table 3.1 Recommended Parts]</b>	
	Product Name	Model Name <sup>Note1</sup>	Manufacturer		
	Filter	MCT7050-A401	Sinka Japan Co.,Ltd.		
	RS485 transceiver	SN75ALS181NS	Texas Instruments Japan, Inc.		
	Zener diode	RD6.2Z	Renesas Electronics.		
		STZU6.2NT146	ROHM Co., Ltd.		

**No.5-2 5. CC-Link Remote Device Station Pins**

The function of the IOTENSU pin, Low fixed, was

V1.01				V1.02																			
Page	Description			Page	Revised Description																		
6	<b>[Table 5.1 Correspondence between CC-Link Remote Device Station Pins and R-IN32M3 Series Pins]</b> <table border="1"> <thead> <tr> <th>CC-Link Pin Name</th> <th>R-IN32M3 Pin Name</th> <th>Shared Port</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>IOTENSU</td> <td>CCS_IOTENSU</td> <td>P22</td> <td>Initial setting pin</td> </tr> </tbody> </table>			CC-Link Pin Name	R-IN32M3 Pin Name	Shared Port	Description	IOTENSU	CCS_IOTENSU	P22	Initial setting pin	6	<b>[Table 5.1 Correspondence between CC-Link Remote Device Station Pins and R-IN32M3 Series Pins]</b> <table border="1"> <thead> <tr> <th>CC-Link Pin Name</th> <th>R-IN32M3 Pin Name</th> <th>Shared Port</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>IOTENSU</td> <td>CCS_IOTENSU</td> <td>P22</td> <td>Initial setting pin (Low fixed)</td> </tr> </tbody> </table>			CC-Link Pin Name	R-IN32M3 Pin Name	Shared Port	Description	IOTENSU	CCS_IOTENSU	P22	Initial setting pin (Low fixed)
CC-Link Pin Name	R-IN32M3 Pin Name	Shared Port	Description																				
IOTENSU	CCS_IOTENSU	P22	Initial setting pin																				
CC-Link Pin Name	R-IN32M3 Pin Name	Shared Port	Description																				
IOTENSU	CCS_IOTENSU	P22	Initial setting pin (Low fixed)																				
8	<b>[Table 5.2 Correspondence between CC-Link Remote Device Station Pins and R-IN32M4-CL2 Pins]</b> <table border="1"> <thead> <tr> <th>CC-Link Pin Name</th> <th>R-IN32M4-CL2 Pin Name</th> <th>Shared Port</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>IOTENSU</td> <td>CCS_IOTENSU</td> <td>P22</td> <td>Initial setting pin</td> </tr> </tbody> </table>			CC-Link Pin Name	R-IN32M4-CL2 Pin Name	Shared Port	Description	IOTENSU	CCS_IOTENSU	P22	Initial setting pin	8	<b>[Table 5.2 Correspondence between CC-Link Remote Device Station Pins and R-IN32M4-CL2 Pins]</b> <table border="1"> <thead> <tr> <th>CC-Link Pin Name</th> <th>R-IN32M4-CL2 Pin Name</th> <th>Shared Port</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>IOTENSU</td> <td>CCS_IOTENSU</td> <td>P22</td> <td>Initial setting pin (Low fixed)</td> </tr> </tbody> </table>			CC-Link Pin Name	R-IN32M4-CL2 Pin Name	Shared Port	Description	IOTENSU	CCS_IOTENSU	P22	Initial setting pin (Low fixed)
CC-Link Pin Name	R-IN32M4-CL2 Pin Name	Shared Port	Description																				
IOTENSU	CCS_IOTENSU	P22	Initial setting pin																				
CC-Link Pin Name	R-IN32M4-CL2 Pin Name	Shared Port	Description																				
IOTENSU	CCS_IOTENSU	P22	Initial setting pin (Low fixed)																				

**No.5-3 6.1 Setting the Number of Occupied Stations**

Caution on the IOTENSU pin, modified

V1.01		V1.02	
Page	Description	Page	Revised Description
9	<b>[6.1 Setting the Number of Occupied Stations]</b> <b>Caution</b> When the IOTENSU terminal is set to "H," the number of I/O points is fixed at 32, regardless of the Number of Occupied Stations setting.	9	<b>[6.1 Setting the Number of Occupied Stations]</b> <b>Caution:</b> Fix the IOTENSU pin to the low level. Setting the pin to the high level is prohibited.

**No.5-4 14.1 Circuit Design in General, (3) Questions and Answers Related to Switches, Connectors, and Terminal Blocks**

Answer updated and items added

V1.01			V1.02		
Page	Description		Page	Revised Description	
72	<b>[14.1 Circuit Design in General, (3) Questions and Answers Related to Switches, Connectors, and Terminal Blocks]</b>		72	<b>[14.1 Circuit Design in General, (3) Questions and Answers Related to Switches, Connectors, and Terminal Blocks]</b>	
	Question	Answer		Question	Answer
	2	Regarding the setting of the station number We are planning to fix the station number instead of using a rotary switch. Does this specification pose any problems?		2	Regarding the setting of the station number We are planning to fix the station number instead of using a rotary switch. Does this specification pose any problems?
	3	We want to install a communication connector (RS485) on the bottom surface of the station. Does this pose any problems? (We will make it possible to insert and remove the connector.)		3	Could the station number be set by software?
	4	There is no specification for the external form. Can we decide the following as we like? [1] The shape, layout, color, and size of the LEDs [2] The type of connectors (we are considering the use of Conbicon connectors made by Phoenix.) [3] The size and type of rotary and dip switches (we are considering the use of S-3011A switches made by Copal.)		4	We want to install a communication connector (RS485) on the bottom surface of the station. Does this pose any problems? (We will make it possible to insert and remove the connector.)
		Station number setting is mandatory. This is because if the customer cannot set the station number freely, it may not be possible to configure a system. It is, however, all right to use dip switches or software processing instead of a rotary switch.		5	There is no specification for the external form. Can we decide the following as we like? [1] The shape, layout, color, and size of the LEDs [2] The type of connectors (we are considering the use of Conbicon connectors made by Phoenix.) [3] The size and type of rotary and dip switches (we are considering the use of S-3011A switches made by Copal.)
		It is all right to layout the connector as you like.			There is no register to set the station number directly. Station number is set by pin setting of "station number setting switch input terminal (CCS_STATION_NO_0-CCS_STATION_NO_7)". When no switch is mounted, it is possible to set the station number by connecting the pins of "station number setting switch input terminal" to any general-purpose ports and setting the station number from the general-purpose port by software. After setting the station number, the reset of CC-Link block should be released.
		There is no specification for parts except the specified parts. [1] Any design can be used for the LEDs. [2] Use 2-piece connectors. If 2-piece connectors cannot be used, please specify in your manual that this product cannot be replaced in the link operation status (without shutting down the entire link). (Online connection and disconnection are not possible.) [3] Any design can be used for the switches.			It is all right to layout the connector as you like.
					There is no specification for parts except the specified parts. [1] Any design can be used for the LEDs. [2] Use 2-piece connectors. If 2-piece connectors cannot be used, please specify in your manual that this product cannot be replaced in the link operation status (without shutting down the entire link). (Online connection and disconnection are not possible.) [3] Any design can be used for the switches.