RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-R8C-A058B/E	Rev.	2.00
Title	Caution on using wait mode and stop mode		Information Category	Technical Notification		
Applicable Product	R8C/54E, R8C/54F, R8C/54G, R8C/54H, R8C/56E, R8C/56F, R8C/56G, R8C/56H	Lot No.	Reference Document	Latest user's Manual c products	of applica	ble

This caution below applies to wait mode and stop mode in the above mentioned Applicable Products.

1. Description

The interrupt request flag may not be set to "1", when two or more interrupt requests are generated simultaneously under the condition that there are two or more peripheral functions and their operations in wait mode/stop mode are enabled ^{Note 1}. In this case, the interrupt request flag isn't set to "1" even though another same interrupt source is generated.

Note 1. The peripheral functions, the interrupt request flag (the IR bit in the corresponding interrupt control register) of which is set to "1" (interrupt requested) in wait mode/stop mode.

2. Conditions

This caution shall be applied when all the following conditions are met.


- (1) In Wait mode/Stop mode
- (2) There are two or more peripheral functions and their operations in wait mode/stop mode are enabled.
- (3) An interrupt source A, which is used to exit wait mode/stop mode, is generated and then an enabled peripheral function interrupt source B is generated just when the CPU is started by interrupt source A.

3. Countermeasure

Execute the following countermeasure in your software.

• Disable the interrupt (setting the I flag in the Flag register to "0") before entering wait mode/stop mode. After exiting wait mode/stop mode, compare the interrupt request flag of the peripheral function, the operation of which is enabled, with the interrupt request bit corresponding to the peripheral function. If the peripheral function interrupt flag is set to "1" and the IR bit in the corresponding interrupt control register is set to "0" (no interrupt requested), set the IR bit in the interrupt control register to "1". And then, enable the interrupts (set the I flag to "1"). In this way, the interrupts which have been generated can be processed properly.





- Use the MOV instruction when setting the IR bit in the interrupt control register to "1" as a measure for this caution (caution on using wait mode and stop mode).
- When an "interrupt-judging function" is called as a measure for this caution (caution on using wait mode and stop mode), the stack area are consumed.



3.2 Description of judgement bit

Interrupt Source	Interrupt flag of the peripheral functions	Interrupt request bit
Timer RJ_1	LINIF bit in the LINIR_1 register Note 2	IR bit in the TRJIC_1 register
INT4	INT4S bit in the INTSTS register Note 2	IR bit in the INT4IC register
Timer RC_0	Each bit in the TRCSR_0 register Note 4	IR bit in the TRCIC_0 register
 Timer RD0_0	Each bit in the TRDSR0_0 register Note 4	IR bit in the TRD0IC_0 register
Timer RD1_0	Each bit in the TRDSR1_0 register Note 4	IR bit in the TRD1IC_0 register
UART2 transmit	U2TIF bit in the U2IR register Note 2	IR bit in the U2TIC register
UART2 receive	U2RIF bit in the U2IR register Note 2	IR bit in the U2RIC register
Key input	KIIS bit in the KIS register Note 2	IR bit in the KUPIC register
Synchronous serial communication	Each bit in the SISR_0 register Note 4	IR bit in the SSUIC_0/
unit/ I ² C bus interface (SSU0/ IIC0)		IICIC_0 register
Timer RF/ Compare 0/	Each bit in the TRFSR register Note 4	IR bit in the TRFIC register
Compare 1/Capture Note1		
UART0_0 transmit	U0TIF bit in the U0IR_0 register Note 2	IR bit in the U0TIC_0 register
UART0_0 receive	U0RIF bit in the U0IR_0 register Note 2	IR bit in the U0RIC_0 register
UART0_1 transmit	U0TIF bit in the U0IR_1 register Note 2	IR bit in the U0TIC_1 register
UART0_1 receive	U0RIF bit in the U0IR_1 register Note 2	IR bit in the U0RIC_1 register
INT2	INT2S bit in the INTSTS register Note 2	IR bit in the INT2IC register
Timer RJ_0	LINIF bit in the LINIR_0 register Note 2	IR bit in the TRJIC_0 register
Timer RB2_0	TRBIF bit in the TRBIR_0 register	IR bit in the TRB2IC_0 register
INT1	INT1S bit in the INTSTS register Note 2	IR bit in the INT1IC register
INT3	INT3S bit in the INTSTS register Note 2	IR bit in the INT3IC register
INTO	INT0S bit in the INTSTS register Note 2	IR bit in the INT0IC register
UART2 bus collision detection	U2BCNIF bit in the U2IR register Note 2	IR bit in the U2BCNIC register
Timer RG Note 1	Each bit in the TRGSR register Note 4	IR bit in the TRGIC register
CAN_0 error	WKUP bit in the CANISR_0 register Note 4	IR bit in the CANERIC_0 register
Voltage monitor 1 Note 3	VW1C2 bit in the VW1C register	IR bit in the VCMP1IC register
Voltage monitor 2 Note 3	VW2C2 bit in the VW2C register	IR bit in the VCMP2IC register
Synchronous serial communication	Each bit in the SISR_1 register Note 4	IR bit in the SSUIC_1/
unit/ I ² C bus interface (SSU1/ IIC1)		IICIC_1 register
Timer RC_1 Note 1	Each bit in the TRCSR_1 register Note 4	IR bit in the TRCIC_1 register

Note:

1. Provided only in R8C/56E, R8C/56F, R8C/56G and R8C/56H products.

2. Refer to "3.3 Register and flag used in a judgement" for the details on the applicable registers and bits.

3. The interrupt source is enabled only when the maskable interrupt is selected.

4. The bits of status register that the corresponding interrupt enable bits are set to 1.



3.3 Register and flag used in a judgement

The red words (registers and flags) are not described in Hardware manual. In the case of not applicable, the setting of these registers and flags is unnecessary.

(1) UART0 Interrupt Flag and Enable Register (U0IR)

Address: 00088h (U0IR_0), 00098h (U0IR_1)											
	Bit	b7	b6	b5	b4	b3	b2	b1	b0		
	Symbol	U0TIF	UORIF	-	-	U0TIE	UORIE	-	-		
Afte	r Reset	0	0	0	0	0	0	0	0		
Bit	Symb	ol	E	Bit Name			Functio	n	R/W		
b0-b1	-	No	thing is assigr	ed. The write	e value must	be 0. The re	ad value is 0		-		
b2	UORI	E UA	RT0 receive in	nterrupt enab	ole bit		interrupt disa interrupt ena		R/W		
b3	UOTII	E UA	RT0 transmit	interrupt ena	ble bit		interrupt dis interrupt ena		R/W		
b4-b5	-	No	thing is assigr	ed. The write	e value must	be 0. The re-	ad value is 0		-		
b6	UORI	F UA	RT0 receive in	nterrupt requ	est flag	• When the 0 from 1.	IR bit of the Witten to the	se flag becom	es R/W		
b7	UOTII	F UA	RT0 transmit	interrupt requ	uest flag	-	for setting to interrupt req	1] Juest of these	R/W		

(2) Timer RJ/ LIN Interrupt Request Register (LINIR)

	Bit	b7	b6	b5	b4	b3	b2	b1	b0	
	Symbol	-	-	-	-	-	-	-	TRJIF	
Afte	r Reset	Х	Х	Х	Х	Х	Х	Х	0	
Bit	Symbo	bl	E	Bit Name			Functio	n	R/W	
b0	LINIF	т	imer RJ/ LIN int	terrupt reque	st flag	When the 0 from 1. When 0 is reading it [Condition]	s written to th as 1. for setting to interrupt req	se flag become is bit after	es R/W	
b1-b7	- Nothing is assigned. The write value must be 0. The read value is 0.									

(3) UART2 Interrupt Status Register (U2IR)

Address: 000D8h (U2IR)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	U2TIF	U2RIF	-	U2BCNIF	-	-	-	-
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0-b3	-	Reserved	Set to 0.	R/W
b4	U2BCNIF	Bus collision detection interrupt request flag	0: No interrupt requested Note 1 1: Interrupt requested	R/W
b5	-	Reserved	Set to 0.	R/W
b6	U2RIF	Receive interrupt request flag	0: No interrupt requested Note 1	R/W
b7	U2TIF	Transmit interrupt request flag	1: Interrupt requested	R/W

Note 1. The flag is set to 0 only when 0 is written after reading 1.

[Conditions for setting to 0]

• When the IR bit of these flag becomes 0 from 1.

• When 0 is written to this bit after reading it as 1.

[Condition for setting to 1]

• When the interrupt request of these flag occurs.



Address: 0			* · · · · · · · · · · · · · · · · · · ·						
0	Bit	b7		b5	b4	b3	b2	b1	b0
	Symbol Reset	- 0	- 0	- 0	<u>INT4S</u> 0	INT3S	INT2S 0	INT1S 0	INT0 0
Allei	Reset	0	0	0	0	0	0	0	0
Bit	Symbol		Bit Na	ame			Function		F
b0	INT0S		INT0 interrupt re	quest flag	[Conditi	ons for setting	g to 0]		F
b1	INT1S		INT1 interrupt re	quest flag	• When the IR bit of these flag becomes 0 from 1.				
b2	INT2S		INT2 interrupt re	quest flag				r reading it as	
b3	INT3S		INT3 interrupt re	· •		on for setting			F
b4	INT4S		INT4 interrupt re	quest flag			equest of th	iese flag occu	
b5-b7	-		Reserved		Set to 0				F
ey Input Inte Address: 0			gister (KIS)						
	Bit	b7	b6	b5	b4	b3	b2	b1	b0
S	Symbol	KIIS	6 -	-	-	-	-	-	-
After	Reset	0	0	0	0	0	0	0	0
Bit	Symbol		Bit Na	ame			Function		F
b0-b6	-		Reserved		Set to 0				
b7	b7 KIIS Key input interrupt request fla				 [Conditions for setting to 0] When the IR bit of these flag becomes 0 from 1. When 0 is written to this bit after reading it as 1. [Condition for setting to 1] When the interrupt request of these flag occurs. 				
/oltage Monit		it Con	ntrol Register (VW		[Conditi	on for setting	to 1]	-	
/oltage Monit Address: 0	tor 1 Circui 00039h (VV	V1C)	ntrol Register (VM	/1C)	[Conditi • When	on for setting the interrupt r	to 1] request of th	ese flag occu	rs.
Address: 0	tor 1 Circui 00039h (VV Bit	W1C) b7	ntrol Register (VM	/1C) b5	[Conditi • When	on for setting the interrupt r b3	to 1] request of th b2	b1	rs.
Address: 0	tor 1 Circui 00039h (VV Bit Symbol	V1C)	ntrol Register (VM	/1C)	[Conditi • When	on for setting the interrupt r	to 1] request of th	ese flag occu	rs.
Address: 0 S After	tor 1 Circui 00039h (VV Bit Symbol Reset	V1C) b7 VW10 1	ntrol Register (VW b6 C7 - 0	/1C) 	[Conditi • When b4 VW1F0	on for setting the interrupt r b3 VW1C3	to 1] request of th b2 VW1C2 0	b1 VW1C1 1	rs. b0 VW10 0
Address: 0	tor 1 Circui 00039h (VV Bit Symbol	V1C) b7 VW10 1	ntrol Register (VW b6 C7 - 0	/1C) 	[Conditi • When b4 VW1F0	b3 VW1C3	to 1] equest of th b2 VW1C2 0 Functio	b1 VW1C1 1	<u>b0</u> VW10 0
Address: 0 S After	tor 1 Circui 00039h (VV Bit Symbol Reset	V1C) b7 VW10 1	ntrol Register (VW b6 C7 - 0	/1C) b5 VW1F1 0 Bit Name	b4 VW1F0 0	b3 VW1C3 1 0: Disabled	to 1] equest of th b2 VW1C2 0 Functio	b1 VW1C1 1	rs. b0 VW10
Address: 0 S After Bit	tor 1 Circui 00039h (VV Bit Symbol Reset Symbol	V1C) b7 VW10 1	htrol Register (VM b6 C7 - 0	/1C) b5 VW1F1 0 Bit Name 1 interrupt ena	[Conditi • When b4 VW1F0 0	on for setting the interrupt r b3 VW1C3 1 0: Disabled 1: Enabled 0: Digital fil (digital fil 1: Digital fil	to 1] request of th b2 VW1C2 0 Functio	b1 VW1C1 1 mode nabled) mode	b0 VW10 0 F
Address: 0 S After Bit b0	tor 1 Circui 00039h (VV Bit Symbol Reset Symbol VW1C0	V1C) b7 VW1(1 I	htrol Register (VW <u>b6</u> C7 <u>-</u> 0 Voltage monitor	/1C) b5 VW1F1 0 Bit Name 1 interrupt ena 1 digital filter m	[Conditi • When b4 VW1F0 0	on for setting the interrupt r b3 VW1C3 1 0: Disabled 1: Enabled 0: Digital fil (digital fil (digital fil (digital fil 0: Not dete 1: Detected	to 1] equest of the b2 VW1C2 0 Function ter enabled ter circuit er ter disabled ter circuit dis cted I by passing	b1 VW1C1 1 mode nabled) mode	rs. b0 VW10 F F F
Address: 0 S After Bit b0 b1	tor 1 Circui 00039h (VV Bit Symbol Reset VW1C0 VW1C1	V1C) b7 VW10 1 1 0	htrol Register (VW b6 C7 - 0 Voltage monitor Voltage monitor select bit	/1C) b5 VW1F1 0 Bit Name 1 interrupt ena 1 digital filter m detection flag	[Conditi • When b4 VW1F0 0 ble bit hode	on for setting the interrupt r b3 VW1C3 1 0: Disabled 1: Enabled 0: Digital fil (digital fil 1: Digital fil (digital fil 0: Not dete 1: Detected 0: VCC < V	to 1] equest of the b2 VW1C2 0 Function ter enabled ter circuit er ter disabled ter circuit dis cted I by passing det1 det1 or volta	b1 VW1C1 1 mode nabled) mode sabled)	rs. b0 VW10 0 F F 1 F
Address: 0 S After Bit b0 b1 b1 b2	tor 1 Circui 00039h (VV Bit Symbol Reset VW1C0 VW1C1	V1C) b7 VW10 1 1 1 2 3	htrol Register (VW b6 C7 - 0 Voltage monitor Voltage monitor select bit Voltage change Voltage detectio	/1C) b5 VW1F1 0 Bit Name 1 interrupt ena 1 digital filter m detection flag n 1 signal mon	[Conditi • When b4 VW1F0 0 ble bit hode	on for setting the interrupt r b3 VW1C3 1 0: Disabled 1: Enabled 0: Digital fil (digital fil 1: Digital fil (digital fil 0: Not deter 1: Detected 0: VCC < V 1: VCC ≥ V circuit dis 00B: fLOCC 01B: fLOCC	to 1] equest of the b2 VW1C2 0 Function ter enabled ter circuit er ter disabled ter circuit dis cted I by passing det1 det1 or volta sabled D divided by D divided by	b1 VW1C1 1 on mode habled) mode sabled) through Vdet age detection	rs. b0 VW10 0 F F 1 1
Address: 0 S After Bit b0 b1 b1 b2 b3	tor 1 Circui 00039h (VV Bit Symbol Reset Symbol VW1C0 VW1C1 VW1C2 VW1C2	V1C) b7 VW1(1)	htrol Register (VM b6 C7 - 0 Voltage monitor Voltage monitor select bit Voltage change	/1C) b5 VW1F1 0 Bit Name 1 interrupt ena 1 digital filter m detection flag n 1 signal mon	[Conditi • When b4 VW1F0 0 ble bit hode	b3 VW1C3 1 0: Disabled 1: Enabled 0: Digital fill (digital fill 1: Detected 0: VCC < V 1: VCC ≥ V circuit dis 00B: fLOCC 10B: fLOCC	to 1] equest of the b2 VW1C2 0 Function ter enabled ter circuit er ter disabled ter circuit dis cited I by passing det1 det1 or volta sabled D divided by	b1 VW1C1 1 mode habled) mode sabled) through Vdet age detection 1 2 4	b0 VW10 0 F 1 F 1
Address: 0 S After Bit b0 b1 b2 b3 b4	tor 1 Circui 00039h (VV Bit Symbol Reset Symbol VW1C0 VW1C1 VW1C2 VW1C3 VW1C3	V1C) b7 VW1(1)	htrol Register (VW b6 C7 - 0 Voltage monitor Voltage monitor select bit Voltage change Voltage detectio	/1C) b5 VW1F1 0 Bit Name 1 interrupt ena 1 digital filter m detection flag n 1 signal mon	[Conditi • When b4 VW1F0 0 ble bit hode	b3 VW1C3 1 0: Disabled 1: Enabled 0: Digital filt (digital filt (digital filt (digital filt 0: Not deter 1: Detected 0: VCC < V 1: VCC ≥ V circuit dis 00B: fLOCC 10B: fLOCC	to 1] equest of the b2 VW1C2 0 Function ter enabled ter circuit er ter disabled ter circuit dis cted I by passing det1 det1 or volta sabled D divided by D divided by	b1 VW1C1 1 mode habled) mode sabled) through Vdet age detection 1 2 4	rs. b0 VW10 0 F F 1 F



(7) Voltage Monitor 2 Circuit Control Register (VW2C)

	Bit	b7		b6	b5	b4	b3	b2	b1	b0
	Symbol	VW20	27	-	VW2F1	VW2F0	VW2C3	VW2C2	VW2C1	VW20
Afte	r Reset	1		0	0	0	1	0	1	0
Bit	Symt	bol			Bit Name		Function			
b0 VW2C0			Voltage	e monitor	2 interrupt er	able bit	0: Disabled 1: Enabled	l		F
b1 VW2C1 Voltage mor select bit					2 digital filter	mode	(digital fil 1: Digital fil	ter enabled r Iter circuit en ter disabled i Iter circuit dis	abled) mode	F
b2	VW2	C2	Voltage	Itage change detection flag 0: Not detected 1: Detected by passing through Vdet2				2 F		
b3	VW2	C3	Voltage	e detectio	on 2 signal mo	nitor flag	0: VCC < Vdet2 1: VCC ≥ Vdet2 or voltage detection 2 circuit disabled			
b4	VW2	-	o		1			O divided by O divided by		F
b5	VW2		Sampli	ng clock	select bits		10B: fLOCO divided by 4 11B: fLOCO divided by 8			
b6	-		Reserv	ved			Set to 0.			F
b7 VW2C7 Voltage monitor 2 interrupt generation condition select bit				eneration	0: VCC reaches Vdet2 or above 1: VCC reaches Vdet2 or below			F		

(8) SI Status Register (SISR)

SSU Function:

Address: 000EAh (SISR_0), 000FAh (SISR_1)

	Bit	b7	7	b6	b5	b4	b3	b2	b1	b0		
	Symbol	TDF	RE	TEND	RDRF	NACKF	STOP	ORER_AL	AAS	CE_ADZ		
Afte	er Reset	0		0	0	0	0	0	0	0		
Bit	Symt	loc		Bit Na	me			Function		R/W		
b0	CE_A	CE_ADZ Conflict er			ag 0: No conflict error 1: Conflict error					R/W		
b1	AAS	S	Res	erved		Set to 0.				R/W		
b2	ORER					0: No ov 1: Overr	errun error un error			R/W		
b3	STO	P	Res	erved		Set to 0.				R/W		
b4	NAC	KF	Res	erved		Set to 0.	Set to 0.					
b5	RDR	۲F	Rec	eive data reg	ister full flag		0: No data in the SIRDR register 1: Data present in the SIRDR register					
b6	TEN	D	Trar	nsmit end flag	I	data is 1: The T	 0: The TDRE bit is 0 when the last bit of transmit data is transmitted 1: The TDRE bit is 1 when the last bit of transmit data is transmitted 					
b7	TDRE Transmit data empty flag			npty flag	SISDF 1: Data i	0: Data is not transferred from registers SITDR to SISDR 1: Data is transferred from registers SITDR to SISDR						



I ² C	bus Fund	ction:										
	Address:	000EAh (S	SISR_	0), 000	FAh (SISR	_1)						
		Bit	b7		b6	b5	b4	b3	b2	b1	b0	
		Symbol	TDF	RE	TEND	RDRF	NACKF	STOP	ORER_AL	AAS C	E_ADZ	
	Afte	er Reset	0		0	0	0	0	0	0	0	
	Bit	Symbo	ol		Bit Nan	ne		F	unction		R/W	
	b0	CE_AD)7		ral call add	ress	-	et to 1 whe	n a general cal	l address is	R/W	
_			-	recog	nition flag		detected. This flag is set to 1 when the first frame immediately					
	b1	AAS		Slave address recognition flag			after the star the SIMR2 re address dete	t condition egister in sl ection, gene	matches bits S ave receive mo eral call addres	VA0 to SVA6 in ode (slave s detection).	R/W	
	b2	ORER_	AL	error f	lag	ag/overrun	 arbitration is when: The interna match at the transmit moder of the SDA p in master the structure of the st	lost in mas of SDA signate rising edgo ode in is held hi ransmit/rec chronous se oun error ha of the next s set to 1.	gh at start cone eive mode erial mode, this s occurred. Thi data is receive	flag is set to 1 level do not signal in master dition detection bit indicates is flag is set to ed while the	R/W	
	b3	STOF	0	Stop of flag	condition d	etection	This flag is set to 1 when a stop condition is detected after the frame is transferred.					
	b4	NACK	F	No ac flag	knowledge	detection	This flag is set to 1 when no ACKnowledge is detected from the receive device after transmission.					
	b5	RDRF	-	Recei flag	ve data reç	gister full	This flag is set to 1 when receive data is transferred from registers SISDR to SIRDR.					
	b6	TEND)	Trans	mit end fla	g	In I ² C bus interface mode, this flag is set to 1 at the rising edge of the 9th clock cycle of the SCL signal while the TDRE bit is 1. In clock synchronous mode, this flag is set to 1 when the last bit of the transmit frame is transmitted.					
	b7	TDRE		Trans	mit data er	npty flag	 This flag is set to 1 when: Data is transferred from registers SITDR to SISDR and the SITDR register becomes empty. The TRS bit in the SICR1 register is set to 1 (transmit mode) A start condition is generated (including retransmission) Slave receive mode is changed to slave transmit mode 					

(9) Timer RB2 Interrupt Request Register (TRBIR)

Address: 00137h (TRBIR_0)										
	Bit	b7	7	b6	b5	b4	b3	b2	b1	b0
	Symbol TRE		BIE	TRBIF	-	-	-	-	-	-
Afte	After Reset 0			0	0	0	0	0	0	0
Bit	Syml	loc		Bit	Name			Function		R/W
b0-b5	-		Noth	ing is assign	ed. The write	e value m	ust be 0. The re	-		
b6	TRB	TRBIF Timer RB2 interru			upt request fl	ad	0: No interrupt 1: Interrupt req	•		R/W
b7	b7 TRBIE		Timer RB2 interrupt enable bit			t i	0: Interrupt disa 1: Interrupt ena	R/W		



(10)	Timer RC S	Status Regi	ster (TRC	CSR)							
	Address:	00145h (Tl	RCSR_0)	, 00165h (TR	CSR_1)						
		Bit	b7	b6	b5	b4	b3	b2	b1	b0	
	5	Symbol	OVF	-	-	-	IMFD	IMFC	IMFB	IMFA	
	After	Reset	0	1	1	1	0	0	0	0	
	Bit	Symbo	bl	Bit Name)		Fur	nction		R/W	
	b0	IMFA	-	out capture/ co atch A flag	ompare	[Conditions for setting to 0] • When 0 is written to this bit after reading it as 1. • Set to 0 by the DTC acknowledge when the DTC is					
	b1	IMFB		out capture/ co atch B flag	ompare	activated by a [Condition for s • Input Capture	etting to 1] Function			R/W	
	b2	IMFC	-	out capture/ co atch C flag	ompare	When the valuto to the TRCGR pin.	A register at	the input ed	ge of the TRC		
	b3 IMFD			out capture/ co atch D flag	ompare	PWM2 Mode When the va match. (i = A to D)				GRi _{R/W}	
	b4-b6	-	No	othing is assig	ned. The	write value must	be 1. The re	ad value is 1		-	
	b7	OVF	Tir	ner overflow f	lag	[Conditions for • When 0 is writ [Condition for s • When the TF 0000h.	tten to this bi etting to 1]		•	R/W n to	
(11)	1) Timer RD Status Register 0 (TRDSR0) Address: 00193h (TRDSR0_0)										
	,	Bit	b7	b6	b5	b4	b3	b2	b1	b0	
		Symbol	- 1	1 -	- 1	0VF	IMFD 0	IMFC 0	IMFB 0	IMFA 0	
		Cumpha		Dit Nor					U		

Bit	Symbol	Bit Name	Function	R/W
b0	IMFA	Input capture/ compare match A flag	 [Conditions for setting to 0] When 0 is written to this bit after reading it as 1. [Condition for setting to 1] 	R/W
b1	IMFB	Input capture/ compare match B flag	Input Capture Function When the value of the TRD0 is transferred to the	R/W
b2	IMFC	Input capture/ compare match C flag	TRDGRi0 register at the input edge of the TRDIOi0 pin.Functions other than Input Capture Function	R/W
b3	IMFD	Input capture/ compare match D flag	When the values of registers TRD0 and TRDGRi0 match. (i = A to D)	R/W
b4	OVF	Overflow flag	 [Conditions for setting to 0] When 0 is written to this bit after reading it as 1. [Condition for setting to 1] When the TRD0 overflows from FFFFh to 0000h. 	R/W
b5-b7	-	Nothing is assigned. The writ	te value must be 1. The read value is 1.	-



Address: 001A3h	(TRDSR1_0)							
Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	-	-	UDF	OVF	IMFD	IMFC	IMFB	IMFA	
After Reset	1	1	0	0	0	0	0	0	

Bit	Symbol	Bit Name	Function	R/W
b0	IMFA	Input capture/ compare match A flag	[Conditions for setting to 0] • When 0 is written to this bit after reading it as 1. [Condition for setting to 1]	R/W
b1	IMFB	Input capture/ compare match B flag	 Input Capture Function When the value of the TRD1 is transferred to the TRDGRi1 register at the input edge of the TRDI0i1 	R/W
b2	IMFC	Input capture/ compare match C flag	pin. • Functions other than Input Capture Function	R/W
b3	IMFD	Input capture/ compare match D flag	When the values of registers TRD1 and TRDGRi1 match. (i = A to D)	R/W
b4	OVF	Overflow flag	 [Conditions for setting to 0] When 0 is written to this bit after reading it as 1. [Condition for setting to 1] When the TRD0 overflows from FFFFh to 0000h. 	R/W
b5	UDF	Underflow flag	In complementary PWM mode [Source for setting to 0] Write 0 after reading. [Source for setting to 1] When TRD1 underflows. Enabled only in complementary PWM mode.	R/W
b6-b7	-	Nothing is assigned. The w	rite value must be 1. The read value is 1.	-

(13) Timer RF Status Register (TRFSR)

Address: 001B4h	(TRFSR)	,						
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	-	-	-	-	OVF	ICF	CMP1F	CMP0F
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	CMP0F	Compare 0 match flag	[Conditions for setting to 0]When 0 is written to this bit after reading it as 1.[Condition for setting to 1]	R/W
b1	CMP1F	Compare 1 match flag	 Output compare mode When the value of registers TRF and TRFMi match. (i = 0, 1) 	R/W
b2	ICF	Input capture flag	 [Conditions for setting to 0] When 0 is written to this bit after reading it as 1. [Condition for setting to 1] Input capture mode When the input edge of the TRFI pin is detected. 	R/W
b3	OVF	Overflow flag	 [Conditions for setting to 0] When 0 is written to this bit after reading it as 1. [Condition for setting to 1] All mode When the TRF register overflows. 	R/W
b4-b7	-	Nothing is assigned. The write v	alue must be 0. The read value is 0.	-



Timer RG S	Status Reg	ister (1	TRGSR)						
Address:	001F4h (T	RGSR	R)						
	Bit	b7	b6	b5	b4	b3	b2	b1	b0
5	Symbol	-	-	-	DIRF	OVF	UDF	IMFB	IMFA
After Reset 1 1 1					0	0	0	0	0
Bit	Symbo	ol	Bit Na	ame			Function		R/
b0	IMFA		Input-capture/ cc flag A	ompare-match	• When [Condition	on for setting	this bit after to 1]	reading it as 1	· R/
b1	IMFB		Input-capture/ co flag B	ompare-match	 Input Capture Function Input edge of TRGIOi pin. Output Compare Function, PWM mode When the values of registers TRG and TRGGRi match. (i = A, B) 				
b2	UDF		Underflow flag		• When [Condition	on for setting	o this bit after	reading it as 1 ws.	. R/
b3	OVF		Overflow flag		 [Conditions for setting to 0] When 0 is written to this bit after reading it as 1. [Condition for setting to 1] When the TRG register overflows. 			. R/	
b4	DIRF		Count direction f	lag	0: TRG	register is de register is inc	cremented		F
b5-b7	-		Nothing is assign	ned. The write	value must	be 1. The re	ad value is 1		

(15) CAN Interrupt Status Register (CANISR)

Address:	06F7Eh (CANIS	R_0)								
	Bit	b7		b6	b5	b4	b3	b2	b1		b0
\$	Symbol	WKU	IP	ERR	TFIFO	TE	RFIFO	RE	-		-
Afte	r Reset	0		0	0	0	0	0	0		0
Bit	Symb	bol			Bit Name			Functio	n		R/W
b0-b1	-		Noth	ning is assig	ned. The writ	te value mus	st be 0. The read value is 0.				-
b2	RE		Rec	eption comp	lete interrupt	flag					R
b3	RFIF	0	Rec	eive FIFO ir	iterrupt flag ^N	ote					R/W
b4	TE		Trar	smission co	mplete interr	rupt flag	-				R
b5	TFIF	0	Trar	smit FIFO i	nterrupt flag [•]	Note	0: Interrupt requested				R/W
			Bus	error, warni	ng, error pas	sive,	1: Interrupt	requested			
b6	ERF	२	bus-	off start, bu	s-off recovery	y, overrun,					R/W
			over	load, and b	us lock interri	upt flag ^{Note}					
b7	WKL	JΡ	Wak	e-up interru	pt flag ^{Note}						R/W

Note. This flag is set to 0 only when 0 is written after reading 1.



(16) Interrupt Control Register

Address: 00041H (FMRDYIC), 00042H (TRJIC_1), 00046H (INT4IC), 00047H (TRCIC_0), 00048H (TRD0IC_0), 00049H (TRD1IC_0), 0004AH (TRE2IC), 0004BH (U2TIC), 0004CH (U2RIC), 0004DH (KUPIC), 0004EH (ADIC), 0004FH (SSUIC_0/ IICIC_0), 00050H (TRFIC), 00051H (U0TIC_0), 00052H (U0RIC_0), 00053H (U0TIC_1), 00054H (U0RIC_1), 00055H (INT2IC), 00056H (TRJIC_0), 00058H (TRB2IC_0), 00059H (INT1IC), 0005AH (INT3IC), 0005DH (INT0IC), 0005EH (U2BCNIC), 0006BH (TRGIC), 0006CH (CANRXIC_0), 0006DH (CANTXIC_0), 0006EH (CANERIC_0), 00072H (VCMP1IC), 00073H (VCMP2IC), 00079H (SSUIC_1/ IICIC_1), 0007FH (TRCIC_1)

	(- ,,			_ //		/			
	Bit	b7	b6	b5	b4		b3	b2	b1	b0
\$	Symbol	-	-	-	-		IR	ILVL2	ILVL1	ILVL0
Afte	r Reset	0	0	0	0		0	0	0	0
Bit	Symbol		Bit N	lame				Function		R/W
b0	ILVL0						000Rt Lovel 0 (interrupt dischlod)			
b1	ILVL1	Interr	upt priority le	vel select bits	S	000B: Level 0 (interrupt disabled) 001B-111B: Level 1 to Level 7			R/W	
b2	ILVL2						-IIID. Lev			R/W
b3	IR	Interr	Interrupt request bit				0: No interrupt requested 1: Interrupt requested			R/W Note
b4-b7	-	Nothi	ng is assigne	d. The write	value m	ust be	0. The rea	d value is 0.		-

Note. Only 0 can be written to the IR bit. (Do not write 1 to this bit.) However, a case to use as this measure is excluded. In this case, use the MOV instruction when setting the IR bit in the interrupt control register to "1" as a measure for "caution on using wait mode and stop mode".



3.4 Example of software measures (using wait mode)

Examples of the software measures when using wait mode are shown below.

Example)

Interrupts to exit wait mode: Timer RB2 interrupt (ILVL=1), CAN wakeup interrupt (ILVL=6)

The peripheral functions the operations of which are enabled in wait mode: INT1 interrupt (ILVL=0)

	Entering wait mode	Descriptions
BCLR	1, FMR0;	CPU rewrite mode disabled
BSET	0, PRCR;	Writing to CM3 register enabled (Protection disabled)
FCLR	l;	Interrupt disabled
BSET	0, CM3;	Enter wait mode
NOP;		Insert at least four NOP instructions
NOP;		
NOP;		
NOP;		
BCLR	0, PRCR;	Writing to CM3 register disabled (Protection enabled)
JSR	CHECK_ICU;	The check function is called
FSET	l;	Interrupt enabled
NOP;		NOP instruction

	Check function	Descriptions
CHECK_ICU:		
BTST	6, TRBIR_0;	Judge the TRBIF bit
JNC	CHK_ICU001;	Branches to the label when TRBIF bit is 0
BTST	3, TRB2IC_0;	Judge the IR bit
JC	CHK_ICU001;	Branches to the label when IR bit is 1
MOV.B	#009H, TRB2IC_0;	Set the IR bit (Countermeasure)
CHK_ICU001:		
TST.B	#080H, CANISR_0;	Judge the WKUP bit
JEQ	CHK_ICU002;	Branches to the label when WKUP bit is 0
BTST	3, CANERIC_0;	Judge the IR bit
JC	CHK_ICU002;	Branches to the label when IR bit is 1
MOV.B	#00EH, CANERIC_0;	Set the IR bit (Countermeasure)
CHK_ICU002:		
BTST	1, INTSTS;	Judge the INT1S bit
JNC	CHK_ICU003;	Branches to the label when INT1S bit is 0
BTST	3, INT1IC;	Judge the IR bit
JC	CHK_ICU003;	Branches to the label when IR bit is 1
MOV.B	#008H, INT1IC;	Set the IR bit (Countermeasure)
CHK_ICU003:		
RTS;		Return to subroutine



3.5 Example of software measures (using stop mode)

Examples of the software measures when using stop mode are shown below.

Example)

Interrupts to exit wait mode: CAN wakeup interrupt (ILVL=7), INT0 interrupt (ILVL=5)

	Entering stop mode	Descriptions
BCLR	1, FMR0;	CPU rewrite mode disabled
BSET	0, PRCR;	Writing to CM1 register enabled (Protection disabled)
FCLR	l;	Interrupt disabled
BSET	0, CM1;	Enter stop mode
JMP.B	LABEL_001;	Branches to the label
LABEL_001:		
NOP;		Insert at least four NOP instructions
NOP;		
NOP;		
NOP;		
BCLR	0, PRCR;	Writing to CM1 register disabled (Protection enabled)
JSR	CHECK_ICU;	The check function is called
FSET	l;	Interrupt enabled
NOP;		NOP instruction

	Check function	Descriptions
CHECK_ICU:		
TST.B	#080H, CANISR_0;	Judge the WKUP bit
JEQ	CHK_ICU001;	Branches to the label when WKUP bit is 0
BTST	3, CANERIC_0;	Judge the IR bit
JC	CHK_ICU001;	Branches to the label when IR bit is 1
MOV.B	#00FH, CANERIC_0;	Set the IR bit (Countermeasure)
CHK_ICU001:		
BTST	0, INTSTS;	Judge the INT0S bit
JNC	CHK_ICU002;	Branches to the label when INT0S bit is 0
BTST	3, INTOIC;	Judge the IR bit
JC	CHK_ICU002;	Branches to the label when IR bit is 1
MOV.B	#00DH, INTOIC;	Set the IR bit (Countermeasure)
CHK_ICU002:		
RTS;		Return to subroutine

