Date: Mar. 24, 2017

RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan Renesas Electronics Corporation

Product Category	System LSI	Document No.	TN-RIN-A017	A/E	Rev.	1.00
Title	Notification of R-IN32M3 Series User's Peripheral Modules (Rev.9.00 to Rev.10 Revised contents: Corrections and new	v.9.00 to Rev.10.00)		Information Category Technical Notification		
	Lot No.			R-IN32M3 Serie		Manual:
Applicable Product	See following	All lots	Reference Document	Peripheral Mode R-IN32M3-EC, R-IN32M3-CL Rev. 10.00 (R18UZ0007EJ		

R-IN32M3 Series User's Manual Peripheral Modules Rev. 10.00 (R18UZ0007EJ1000) has been released on Renesas website. This technical update follows revision 9.00 and includes the entirety of revised items. For details, refer to "2. Documentation Updates" given below. Please take note that items marked with "*note" may have severe impact on the specification and limitation of corresponding devices.

1 Applicable Product

Product Type	Model Marking	Product Code
	MC-10287F1	MC-10287F1-HN4-A
R-IN32M3-EC	WC-10207F1	MC-10287F1-HN4-M1-A
K-IN32IVI3-EC	MC-10287BF1	MC-10287BF1-HN4-A
	IVIC-10207 BF 1	MC-10287BF1-HN4-M1-A
	D60510F1	UPD60510F1-HN4-A
R-IN32M3-CL	D00310F1	UPD60510F1-HN4-M1-A
K-IINOZIVIO-GL	D60510BF1	UPD60510BF1-HN4-A
	DOUGIUDEI	UPD60510BF1-HN4-M1-A

2 Documentation Updates

(1/3)

No	Applicable Item (Rev. 10.00 Section)	Applicable Page (Rev. 10.00)	Contents
1	2.1.2 Clock Configuration Diagram	2-2	Complement
2	3.4.1 Outline of Features	3-3	New function
3	3.5.1 Outline of Features	3-4	New function
4	3.6.1 Outline of Features	3-5	New function
5	7.3.4.1 MIIM Register (GMAC_MIIM)	7-9	Complement
6	7.3.4.3 TX Result Register (GMAC_TXRESULT)	7-11	Complement
7	7.3.4.5 RX Mode Register (GMAC_RXMODE) *note	7-12 to 7-13	Error correction
8	7.3.4.6 TX Mode Register (GMAC_TXMODE) *note	7-14 to 7-15	Error correction
9	7.3.4.7 Reset Register (GMAC_RESET) *note	7-16	Error correction
10	7.3.4.9 RX Flow Control Register (GMAC_FLWCTL)	7-18	Error correction
11	7.3.4.10 Pause Packet Register (GMAC_PAUSPKT)	7-19	Complement
12	7.3.4.12 RX FIFO Status Register (GMAC_RXFIFO) *note	7-21	Error correction
13	7.3.4.13 TX FIFO Status Register (GMAC_TXFIFO)	7-22	New function
14	7.3.4.14 TCPIPACC Register (GMAC_ACC)	7-23	Expression alignment
15	7.3.4.16 LPI mode control register (GMAC_LPI_MODE)	7-24	Complement
16	7.3.4.18 Receive Buffer Information Register (BUFID)	7-25	Complement
17	7.4.1 Hardware Functions	7-31	Expression alignment
18	7.4.1.1 Initial Settings *note	7-32	Error correction
19	7.4.1.3(1) Functional Overview	7-33	Complement
20	7.4.1.3(2)(e) List of hardware function calls	7-36	Complement
21	7.4.1.3(2)(e) List of hardware function calls	7-39	Expression alignment
22	7.4.1.4(2) DMA for the Reception MAC *note	7-41	Error correction
23	7.4.1.4(2)(a) Description of the Individual functions of the MAC DMA controller	7-42	Complement
24	7.4.1.4(2)(a) Description of the Individual functions of the MAC DMA controller	7-43	Error correction
25	7.4.1.4(2)(b) Usage	7-44	Error correction
26	7.4.1.4(2)(c) List of hardware function calls	7-45	Error correction
27	7.4.1.4(2)(c) List of hardware function calls	7-46	Error correction



0 (0)

Date: Mar. 24, 2017

	<u></u>		1
NI.	Angliachte Hage (Day 40 00 Casting)	Applicable	0
No	Applicable Item (Rev. 10.00 Section)	Page (Rev. 10.00)	Contents
28	7.4.1.4(2)(c) List of hardware function calls	7-47	Error correction
29	7.4.1.4(3)(d) List of hardware function calls *note	7-50	Error correction
30	7.4.1.5(2)(a) Transfer between the buffer RAM and the data RAM	7-51	Error correction
31	7.4.1.5(2)(b) Replacing data in the buffer RAM or data RAM	7-51	Complement
32	7.4.1.5(2)(c) Transfer between the buffer RAMs *note	7-51	Complement
33	7.4.1.5(2)(d) List of hardware function calls	7-52	Error correction
34	7.4.1.5(2)(d) List of hardware function calls	7-53	Complement
35	7.4.2 Interrupts *note	7-56	Error correction
36	7.4.2 Interrupts	7-58	Error correction
37	7.4.3.1 Acquiring a Transmit Buffer	7-60	Error correction
38	7.4.3.2 Creating TX Data	7-61	Complement
39	7.4.3.2(1) Tx frame control information *note	7-63	Complement
40	7.4.3.2(1) Tx frame control information *note	7-63	Error correction
41	7.4.3.2(2) Ethernet frame	7-64	Complement
42	7.4.3.2(2) Ethernet frame *note	7-65 to 7-66	Complement
43	7.4.3.3 Creating TX Descriptors	7-67	Error correction
44	7.4.3.5 Completion of Transmission	7-68	Complement
45	7.4.3.3 Completion of Transmission 7.4.4 Receiving Ethernet Frames	7-69	Error correction
		7-09	
46	7.4.4.5 Rx Data Format *note	7-70	Error correction
47	7.4.4.5 Rx Data Format		Complement
48	7.4.4.5(1) Rx frame information	7-71	Expression alignmen
49	7.4.4.5(1) Rx frame information *note	7-71 to 7-72	Complement
50	7.4.4.5(1) Rx frame information	7-72	Expression alignmen
51	7.4.4.5(2) Rx Ethernet frame	7-73	Complement
52	7.4.4.5(2) Rx Ethernet frame *note	7-74	Complement
53	7.4.4.5(2) Rx Ethernet frame *note	7-75 to 7-77	Complement
54	7.4.5 TCPIP Accelerator Function	7-78 to 7-79	Complement
55	7.5.1 Appending Padding to the MAC Header Section within the TX Frame	7-80	Complement
56	7.5.2 Erroneous Judgment about Checksum Validation at Specific Packet	7-80	Complement
	Reception *note	7.00 += 7.04	· ·
57	7.5.3 Error of Rx Frame Information at RX FIFO Overflow *note	7-80 to 7-84	Complement
58	7.5.4 Error of Rx Frame Information at Reception of the Frame more than 64	7-84 to 7-85	Complement
FO	bytes with padding *note	0.0	Complement
59	8.2 Characteristics	8-2	Complement
60	8.2 Characteristics 8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK)	8-6	Error correction
60 61	8.2 Characteristics 8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK) 10.1 Features	8-6 10-1 to 10-2	Error correction Error correction
60 61 62	8.2 Characteristics 8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK) 10.1 Features 10.2 Control Registers	8-6 10-1 to 10-2 10-3	Error correction Error correction Error correction
60 61 62 63	8.2 Characteristics 8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK) 10.1 Features 10.2 Control Registers 10.2.1 Wait Signals Selection Register (WAITZSEL)	8-6 10-1 to 10-2 10-3 10-4 to 10-5	Error correction Error correction Error correction Error correction
60 61 62	8.2 Characteristics 8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK) 10.1 Features 10.2 Control Registers 10.2.1 Wait Signals Selection Register (WAITZSEL) 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3)	8-6 10-1 to 10-2 10-3	Error correction Error correction Error correction Error correction
60 61 62 63	8.2 Characteristics 8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK) 10.1 Features 10.2 Control Registers 10.2.1 Wait Signals Selection Register (WAITZSEL) 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3) 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers	8-6 10-1 to 10-2 10-3 10-4 to 10-5	Error correction Error correction Error correction Error correction
60 61 62 63 64	8.2 Characteristics 8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK) 10.1 Features 10.2 Control Registers 10.2.1 Wait Signals Selection Register (WAITZSEL) 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3) 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3)	8-6 10-1 to 10-2 10-3 10-4 to 10-5 10-6	Error correction Error correction Error correction Error correction Error correction Expression alignmen Complement
60 61 62 63 64	8.2 Characteristics 8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK) 10.1 Features 10.2 Control Registers 10.2.1 Wait Signals Selection Register (WAITZSEL) 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3) 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3) 10.2.3 Bus Clock Division Setting Register (BCLKSEL)	8-6 10-1 to 10-2 10-3 10-4 to 10-5 10-6	Error correction Error correction Error correction Error correction Error correction
60 61 62 63 64	8.2 Characteristics 8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK) 10.1 Features 10.2 Control Registers 10.2.1 Wait Signals Selection Register (WAITZSEL) 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3) 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3) 10.2.3 Bus Clock Division Setting Register (BCLKSEL) 10.2.4 Synchronous Burst Access Memory Controller Operation Mode Setting Register (SMCMD)	8-6 10-1 to 10-2 10-3 10-4 to 10-5 10-6	Error correction Error correction Error correction Error correction Error correction Expression alignmer Complement
60 61 62 63 64 65	8.2 Characteristics 8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK) 10.1 Features 10.2 Control Registers 10.2.1 Wait Signals Selection Register (WAITZSEL) 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3) 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3) 10.2.3 Bus Clock Division Setting Register (BCLKSEL) 10.2.4 Synchronous Burst Access Memory Controller Operation Mode Setting Register (SMCMD) 10.2.5 Synchronous Burst Access Memory Controller Direct Command Register (DIRECTCMD)	8-6 10-1 to 10-2 10-3 10-4 to 10-5 10-6 10-7	Error correction Error correction Error correction Error correction Expression alignmer Complement Error correction
60 61 62 63 64 65 66 67	8.2 Characteristics 8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK) 10.1 Features 10.2 Control Registers 10.2.1 Wait Signals Selection Register (WAITZSEL) 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3) 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3) 10.2.3 Bus Clock Division Setting Register (BCLKSEL) 10.2.4 Synchronous Burst Access Memory Controller Operation Mode Setting Register (SMCMD) 10.2.5 Synchronous Burst Access Memory Controller Direct Command Register (DIRECTCMD) 10.2.6 Synchronous Burst Access Memory Controller Cycle Setting Register (SETCYCLES)	8-6 10-1 to 10-2 10-3 10-4 to 10-5 10-6 10-7 10-8 10-9	Error correction Error correction Error correction Error correction Expression alignmer Complement Error correction Error correction
60 61 62 63 64 65 66 67	8.2 Characteristics 8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK) 10.1 Features 10.2 Control Registers 10.2.1 Wait Signals Selection Register (WAITZSEL) 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3) 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3) 10.2.3 Bus Clock Division Setting Register (BCLKSEL) 10.2.4 Synchronous Burst Access Memory Controller Operation Mode Setting Register (SMCMD) 10.2.5 Synchronous Burst Access Memory Controller Direct Command Register (DIRECTCMD) 10.2.6 Synchronous Burst Access Memory Controller Cycle Setting Register (SETCYCLES)	8-6 10-1 to 10-2 10-3 10-4 to 10-5 10-6 10-7 10-8 10-9	Error correction Error correction Error correction Error correction Expression alignmer Complement Error correction Error correction Error correction Error correction
60 61 62 63 64 65 66 67 68	8.2 Characteristics 8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK) 10.1 Features 10.2 Control Registers 10.2.1 Wait Signals Selection Register (WAITZSEL) 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3) 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3) 10.2.3 Bus Clock Division Setting Register (BCLKSEL) 10.2.4 Synchronous Burst Access Memory Controller Operation Mode Setting Register (SMCMD) 10.2.5 Synchronous Burst Access Memory Controller Direct Command Register (DIRECTCMD) 10.2.6 Synchronous Burst Access Memory Controller Cycle Setting Register (SETCYCLES) 10.2.7 Synchronous Burst Access Memory Controller Cycle Setting Register (SETCYCLES)	8-6 10-1 to 10-2 10-3 10-4 to 10-5 10-6 10-7 10-8 10-9 10-10	Error correction Error correction Error correction Error correction Error correction Expression alignmer Complement Error correction Error correction Error correction Error correction Error correction
60 61 62 63 64 65 66 67 68	8.2 Characteristics 8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK) 10.1 Features 10.2 Control Registers 10.2.1 Wait Signals Selection Register (WAITZSEL) 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3) 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3) 10.2.3 Bus Clock Division Setting Register (BCLKSEL) 10.2.4 Synchronous Burst Access Memory Controller Operation Mode Setting Register (SMCMD) 10.2.5 Synchronous Burst Access Memory Controller Direct Command Register (DIRECTCMD) 10.2.6 Synchronous Burst Access Memory Controller Cycle Setting Register (SETCYCLES) 10.2.7 Synchronous Burst Access Memory Controller Mode Setting Register (SETCYCLES) 10.2.7 Synchronous Burst Access Memory Controller Mode Setting Register (SETOPMODE)	8-6 10-1 to 10-2 10-3 10-4 to 10-5 10-6 10-7 10-8 10-9 10-10 10-11 10-12	Error correction Error correction Error correction Error correction Expression alignmer Complement Error correction Error correction Error correction Error correction Error correction Complement
60 61 62 63 64 65 66 67 68 69 70	8.2 Characteristics 8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK) 10.1 Features 10.2 Control Registers 10.2.1 Wait Signals Selection Register (WAITZSEL) 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3) 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3) 10.2.3 Bus Clock Division Setting Register (BCLKSEL) 10.2.4 Synchronous Burst Access Memory Controller Operation Mode Setting Register (SMCMD) 10.2.5 Synchronous Burst Access Memory Controller Direct Command Register (DIRECTCMD) 10.2.6 Synchronous Burst Access Memory Controller Cycle Setting Register (SETCYCLES) 10.2.7 Synchronous Burst Access Memory Controller Cycle Setting Register (SETCYCLES) 10.2.7 Synchronous Burst Access Memory Controller Mode Setting Register (SETOPMODE) 10.2.8 Synchronous Burst Access Memory Controller Mode Setting Register (SETOPMODE)	8-6 10-1 to 10-2 10-3 10-4 to 10-5 10-6 10-7 10-8 10-9 10-10 10-11 10-12 10-13	Error correction Error correction Error correction Error correction Expression alignmer Complement Error correction Error correction Error correction Error correction Complement Error correction
60 61 62 63 64 65 66 67 68 69 70 71	8.2 Characteristics 8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK) 10.1 Features 10.2 Control Registers 10.2.1 Wait Signals Selection Register (WAITZSEL) 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3) 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3) 10.2.3 Bus Clock Division Setting Register (BCLKSEL) 10.2.4 Synchronous Burst Access Memory Controller Operation Mode Setting Register (SMCMD) 10.2.5 Synchronous Burst Access Memory Controller Direct Command Register (DIRECTCMD) 10.2.6 Synchronous Burst Access Memory Controller Cycle Setting Register (SETCYCLES) 10.2.7 Synchronous Burst Access Memory Controller Cycle Setting Register (SETCYCLES) 10.2.7 Synchronous Burst Access Memory Controller Mode Setting Register (SETOPMODE) 10.2.8 Synchronous Burst Access Memory Controller Refresh Setting Register (REFRESH0) 10.2.9 Synchronous Burst Access Memory Controller Refresh Setting Register (REFRESH0)	8-6 10-1 to 10-2 10-3 10-4 to 10-5 10-6 10-7 10-8 10-9 10-10 10-11 10-12 10-13 10-14	Error correction Error correction Error correction Error correction Error correction Expression alignmer Complement Error correction Error correction Error correction Error correction Error correction Error correction Error correction Error correction Error correction Error correction
60 61 62 63 64 65 66 67 68 69 70 71 72	8.2 Characteristics 8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK) 10.1 Features 10.2 Control Registers 10.2.1 Wait Signals Selection Register (WAITZSEL) 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3) 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3) 10.2.3 Bus Clock Division Setting Register (BCLKSEL) 10.2.4 Synchronous Burst Access Memory Controller Operation Mode Setting Register (SMCMD) 10.2.5 Synchronous Burst Access Memory Controller Direct Command Register (DIRECTCMD) 10.2.6 Synchronous Burst Access Memory Controller Cycle Setting Register (SETCYCLES) 10.2.7 Synchronous Burst Access Memory Controller Cycle Setting Register (SETCYCLES) 10.2.7 Synchronous Burst Access Memory Controller Mode Setting Register (SETOPMODE) 10.2.8 Synchronous Burst Access Memory Controller Mode Setting Register (SETOPMODE) 10.2.8 Synchronous Burst Access Memory Controller Refresh Setting Register (REFRESHO)	8-6 10-1 to 10-2 10-3 10-4 to 10-5 10-6 10-7 10-8 10-9 10-10 10-11 10-12 10-13 10-14 10-15	Error correction Error correction Error correction Error correction Error correction Expression alignmen Complement Error correction Error correction Error correction Complement Error correction Error correction Error correction Error correction Error correction Error correction
60 61 62 63 64 65 66 67 68 69 70 71 72 73	8.2 Characteristics 8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK) 10.1 Features 10.2 Control Registers 10.2.1 Wait Signals Selection Register (WAITZSEL) 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3) 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3) 10.2.3 Bus Clock Division Setting Register (BCLKSEL) 10.2.4 Synchronous Burst Access Memory Controller Operation Mode Setting Register (SMCMD) 10.2.5 Synchronous Burst Access Memory Controller Direct Command Register (DIRECTCMD) 10.2.6 Synchronous Burst Access Memory Controller Cycle Setting Register (SETCYCLES) 10.2.7 Synchronous Burst Access Memory Controller Cycle Setting Register (SETCYCLES) 10.2.7 Synchronous Burst Access Memory Controller Mode Setting Register (SETOPMODE) 10.2.8 Synchronous Burst Access Memory Controller Refresh Setting Register (REFRESH0) 10.2.9 Synchronous Burst Access Memory Controller CSZn Cycle Setting Registers (SRAM_CYCLESO_n) 10.2.10 Synchronous Burst Access Memory Controller CSZn Mode	8-6 10-1 to 10-2 10-3 10-4 to 10-5 10-6 10-7 10-8 10-9 10-10 10-11 10-12 10-13 10-14 10-15 10-15	Error correction Error correction Error correction Error correction Error correction Expression alignmen Complement Error correction Error correction Error correction Complement Error correction
60 61 62 63 64 65 66 67 68 69 70 71 72 73 74	8.2 Characteristics 8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK) 10.1 Features 10.2 Control Registers 10.2.1 Wait Signals Selection Register (WAITZSEL) 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3) 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3) 10.2.3 Bus Clock Division Setting Register (BCLKSEL) 10.2.4 Synchronous Burst Access Memory Controller Operation Mode Setting Register (SMCMD) 10.2.5 Synchronous Burst Access Memory Controller Direct Command Register (DIRECTCMD) 10.2.6 Synchronous Burst Access Memory Controller Cycle Setting Register (SETCYCLES) 10.2.7 Synchronous Burst Access Memory Controller Cycle Setting Register (SETCYCLES) 10.2.7 Synchronous Burst Access Memory Controller Mode Setting Register (SETOPMODE) 10.2.8 Synchronous Burst Access Memory Controller Mode Setting Register (SETOPMODE) 10.2.9 Synchronous Burst Access Memory Controller Refresh Setting Register (REFRESH0) 10.2.9 Synchronous Burst Access Memory Controller CSZn Cycle Setting Registers (SRAM_CYCLESO_n)	8-6 10-1 to 10-2 10-3 10-4 to 10-5 10-6 10-7 10-8 10-9 10-10 10-11 10-12 10-13 10-14 10-15 10-15 10-16	Error correction Error correction Error correction Error correction Error correction Expression alignmen Complement Error correction Error correction Error correction Complement Error correction
60 61 62 63 64 65 66 67 68 69 70 71 72 73 74	8.2 Characteristics 8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK) 10.1 Features 10.2 Control Registers 10.2.1 Wait Signals Selection Register (WAITZSEL) 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3) 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3) 10.2.3 Bus Clock Division Setting Register (BCLKSEL) 10.2.4 Synchronous Burst Access Memory Controller Operation Mode Setting Register (SMCMD) 10.2.5 Synchronous Burst Access Memory Controller Direct Command Register (DIRECTCMD) 10.2.6 Synchronous Burst Access Memory Controller Cycle Setting Register (SETCYCLES) 10.2.6 Synchronous Burst Access Memory Controller Cycle Setting Register (SETCYCLES) 10.2.7 Synchronous Burst Access Memory Controller Mode Setting Register (SETOPMODE) 10.2.8 Synchronous Burst Access Memory Controller Mode Setting Register (SETOPMODE) 10.2.9 Synchronous Burst Access Memory Controller Refresh Setting Register (REFRESH0) 10.2.9 Synchronous Burst Access Memory Controller CSZn Cycle Setting Registers (SRAM_CYCLESO_n) 10.2.10 Synchronous Burst Access Memory Controller CSZn Mode Registers (OPMODEO_n)	8-6 10-1 to 10-2 10-3 10-4 to 10-5 10-6 10-7 10-8 10-9 10-10 10-11 10-12 10-13 10-14 10-15 10-15 10-16 10-17	Error correction Error correction Error correction Error correction Expression alignmer Complement Error correction Error correction Error correction Error correction Complement Error correction
60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76	8.2 Characteristics 8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK) 10.1 Features 10.2 Control Registers 10.2.1 Wait Signals Selection Register (WAITZSEL) 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3) 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3) 10.2.3 Bus Clock Division Setting Register (BCLKSEL) 10.2.4 Synchronous Burst Access Memory Controller Operation Mode Setting Register (SMCMD) 10.2.5 Synchronous Burst Access Memory Controller Direct Command Register (DIRECTCMD) 10.2.6 Synchronous Burst Access Memory Controller Cycle Setting Register (SETCYCLES) 10.2.6 Synchronous Burst Access Memory Controller Cycle Setting Register (SETCYCLES) 10.2.7 Synchronous Burst Access Memory Controller Mode Setting Register (SETOPMODE) 10.2.8 Synchronous Burst Access Memory Controller Mode Setting Register (SETOPMODE) 10.2.9 Synchronous Burst Access Memory Controller Refresh Setting Register (REFRESH0) 10.2.9 Synchronous Burst Access Memory Controller CSZn Cycle Setting Registers (SRAM_CYCLESO_n) 10.2.10 Synchronous Burst Access Memory Controller CSZn Mode Registers (OPMODE0_n) 10.2.11 Register Setup Procedure 10.3.1 Bus Clock Control 10.3.2 Address Output	8-6 10-1 to 10-2 10-3 10-4 to 10-5 10-6 10-7 10-8 10-9 10-10 10-11 10-12 10-13 10-14 10-15 10-15 10-16 10-17 10-18	Error correction Error correction Error correction Error correction Error correction Expression alignmer Complement Error correction Error correction Error correction Complement Error correction
60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77,78	8.2 Characteristics 8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK) 10.1 Features 10.2 Control Registers 10.2.1 Wait Signals Selection Register (WAITZSEL) 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3) 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3) 10.2.3 Bus Clock Division Setting Register (BCLKSEL) 10.2.4 Synchronous Burst Access Memory Controller Operation Mode Setting Register (SMCMD) 10.2.5 Synchronous Burst Access Memory Controller Direct Command Register (DIRECTCMD) 10.2.6 Synchronous Burst Access Memory Controller Cycle Setting Register (SETCYCLES) 10.2.7 Synchronous Burst Access Memory Controller Cycle Setting Register (SETCYCLES) 10.2.7 Synchronous Burst Access Memory Controller Mode Setting Register (SETOPMODE) 10.2.8 Synchronous Burst Access Memory Controller Mode Setting Register (REFRESH0) 10.2.9 Synchronous Burst Access Memory Controller Refresh Setting Register (REFRESH0) 10.2.10 Synchronous Burst Access Memory Controller CSZn Cycle Setting Registers (SRAM_CYCLESO_n) 10.2.11 Register Setup Procedure 10.3.1 Bus Clock Control 10.3.2 Address Output 10.3.3 Address/Data Multiplexing Feature	8-6 10-1 to 10-2 10-3 10-4 to 10-5 10-6 10-7 10-8 10-9 10-10 10-11 10-12 10-13 10-14 10-15 10-15 10-16 10-17 10-18 10-19	Error correction Error correction Error correction Error correction Error correction Expression alignmen Complement Error correction Error correction Error correction Complement Error correction
60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79	8.2 Characteristics 8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK) 10.1 Features 10.2 Control Registers 10.2.1 Wait Signals Selection Register (WAITZSEL) 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3) 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3) 10.2.3 Bus Clock Division Setting Register (BCLKSEL) 10.2.4 Synchronous Burst Access Memory Controller Operation Mode Setting Register (SMCMD) 10.2.5 Synchronous Burst Access Memory Controller Direct Command Register (DIRECTCMD) 10.2.6 Synchronous Burst Access Memory Controller Cycle Setting Register (SETCYCLES) 10.2.6 Synchronous Burst Access Memory Controller Cycle Setting Register (SETCYCLES) 10.2.7 Synchronous Burst Access Memory Controller Mode Setting Register (SETOPMODE) 10.2.7 Synchronous Burst Access Memory Controller Mode Setting Register (SETOPMODE) 10.2.8 Synchronous Burst Access Memory Controller Refresh Setting Register (REFRESH0) 10.2.9 Synchronous Burst Access Memory Controller CSZn Cycle Setting Registers (SRAM_CYCLESO_n) 10.2.10 Synchronous Burst Access Memory Controller CSZn Mode Registers (OPMODEO_n) 10.2.11 Register Setup Procedure 10.3.1 Bus Clock Control 10.3.2 Address Output 10.3.3 Address/Data Multiplexing Feature 10.3.4 Write Enable Signal (WRZn) Cycle Extension	8-6 10-1 to 10-2 10-3 10-4 to 10-5 10-6 10-7 10-8 10-9 10-10 10-11 10-12 10-13 10-14 10-15 10-15 10-16 10-17 10-18 10-19 10-19	Error correction Error correction Error correction Error correction Error correction Expression alignmen Complement Error correction Error correction Error correction Complement Error correction Complement
60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80	8.2 Characteristics 8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK) 10.1 Features 10.2 Control Registers 10.2.1 Wait Signals Selection Register (WAITZSEL) 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3) 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3) 10.2.3 Bus Clock Division Setting Register (BCLKSEL) 10.2.4 Synchronous Burst Access Memory Controller Operation Mode Setting Register (SMCMD) 10.2.5 Synchronous Burst Access Memory Controller Direct Command Register (DIRECTCMD) 10.2.6 Synchronous Burst Access Memory Controller Cycle Setting Register (SETCYCLES) 10.2.7 Synchronous Burst Access Memory Controller Cycle Setting Register (SETCYCLES) 10.2.7 Synchronous Burst Access Memory Controller Mode Setting Register (SETOPMODE) 10.2.8 Synchronous Burst Access Memory Controller Mode Setting Register (REFRESH0) 10.2.9 Synchronous Burst Access Memory Controller Refresh Setting Register (REFRESH0) 10.2.10 Synchronous Burst Access Memory Controller CSZn Cycle Setting Registers (SRAM_CYCLESO_n) 10.2.11 Register Setup Procedure 10.3.1 Bus Clock Control 10.3.2 Address Output 10.3.3 Address/Data Multiplexing Feature	8-6 10-1 to 10-2 10-3 10-4 to 10-5 10-6 10-7 10-8 10-9 10-10 10-11 10-12 10-13 10-14 10-15 10-15 10-16 10-17 10-18 10-19 10-19 10-20	Error correction Error correction Error correction Error correction Error correction Expression alignmen Complement Error correction Error correction Error correction Complement Error correction
60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81	8.2 Characteristics 8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK) 10.1 Features 10.2 Control Registers 10.2.1 Wait Signals Selection Register (WAITZSEL) 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3) 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3) 10.2.3 Bus Clock Division Setting Register (BCLKSEL) 10.2.4 Synchronous Burst Access Memory Controller Operation Mode Setting Register (SMCMD) 10.2.5 Synchronous Burst Access Memory Controller Direct Command Register (DIRECTCMD) 10.2.6 Synchronous Burst Access Memory Controller Cycle Setting Register (SETCYCLES) 10.2.6 Synchronous Burst Access Memory Controller Cycle Setting Register (SETCYCLES) 10.2.7 Synchronous Burst Access Memory Controller Mode Setting Register (SETOPMODE) 10.2.7 Synchronous Burst Access Memory Controller Mode Setting Register (SETOPMODE) 10.2.8 Synchronous Burst Access Memory Controller Refresh Setting Register (REFRSH0) 10.2.9 Synchronous Burst Access Memory Controller CSZn Cycle Setting Registers (SRAM_CYCLESO_n) 10.2.11 Register Setup Procedure 10.3.1 Bus Clock Control 10.3.2 Address Output 10.3.3 Address/Data Multiplexing Feature 10.3.4 Write Enable Signal (WRZn) Cycle Extension 10.3.5 Controlling the Data Read Timing	8-6 10-1 to 10-2 10-3 10-4 to 10-5 10-6 10-7 10-8 10-9 10-10 10-11 10-12 10-13 10-14 10-15 10-15 10-16 10-17 10-18 10-19 10-19 10-20 10-21	Error correction Error correction Error correction Error correction Error correction Expression alignmen Complement Error correction Error correction Error correction Complement Error correction Error correction
60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82	8.2 Characteristics 8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK) 10.1 Features 10.2 Control Registers 10.2.1 Wait Signals Selection Register (WAITZSEL) 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3) 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3) 10.2.3 Bus Clock Division Setting Register (BCLKSEL) 10.2.4 Synchronous Burst Access Memory Controller Operation Mode Setting Register (SMCMD) 10.2.5 Synchronous Burst Access Memory Controller Direct Command Register (DIRECTCMD) 10.2.6 Synchronous Burst Access Memory Controller Cycle Setting Register (SETCYCLES) 10.2.6 Synchronous Burst Access Memory Controller Cycle Setting Register (SETCYCLES) 10.2.7 Synchronous Burst Access Memory Controller Mode Setting Register (SETOPMODE) 10.2.7 Synchronous Burst Access Memory Controller Mode Setting Register (SETOPMODE) 10.2.8 Synchronous Burst Access Memory Controller Refresh Setting Register (REFRESHO) 10.2.9 Synchronous Burst Access Memory Controller CSZn Cycle Setting Registers (SRAM_CYCLESO_n) 10.2.10 Synchronous Burst Access Memory Controller CSZn Mode Registers (SRAM_CYCLESO_n) 10.2.11 Register Setup Procedure 10.3.1 Bus Clock Control 10.3.2 Address Output 10.3.3 Address/Data Multiplexing Feature 10.3.4 Write Enable Signal (WRZn) Cycle Extension 10.3.5 Controlling the Data Read Timing 10.3.6 Wait Signals Control	8-6 10-1 to 10-2 10-3 10-4 to 10-5 10-6 10-7 10-8 10-9 10-10 10-11 10-12 10-13 10-14 10-15 10-15 10-16 10-17 10-18 10-19 10-19 10-20 10-21 10-22	Error correction Error correction Error correction Error correction Error correction Expression alignmen Complement Error correction Error correction Error correction Complement Error correction Complement Error correction Complement Error correction Complement
60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83	8.2 Characteristics 8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK) 10.1 Features 10.2 Control Registers 10.2.1 Wait Signals Selection Register (WAITZSEL) 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3) 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3) 10.2.3 Bus Clock Division Setting Register (BCLKSEL) 10.2.4 Synchronous Burst Access Memory Controller Operation Mode Setting Register (SMCMD) 10.2.5 Synchronous Burst Access Memory Controller Direct Command Register (DIRECTCMD) 10.2.6 Synchronous Burst Access Memory Controller Cycle Setting Register (SETCYCLES) 10.2.7 Synchronous Burst Access Memory Controller Cycle Setting Register (SETCYCLES) 10.2.7 Synchronous Burst Access Memory Controller Mode Setting Register (SETOPMODE) 10.2.8 Synchronous Burst Access Memory Controller Mode Setting Register (REFRESHO) 10.2.9 Synchronous Burst Access Memory Controller Refresh Setting Register (REFRESHO) 10.2.10 Synchronous Burst Access Memory Controller CSZn Cycle Setting Registers (SRAM_CYCLESO_n) 10.2.10 Synchronous Burst Access Memory Controller CSZn Mode Registers (OPMODE)—1 10.3.1 Bus Clock Control 10.3.2 Address Output 10.3.3 Address/Data Multiplexing Feature 10.3.4 Write Enable Signal (WRZn) Cycle Extension 10.3.5 Controlling the Data Read Timing 10.3.6 Wait Signals Control	8-6 10-1 to 10-2 10-3 10-4 to 10-5 10-6 10-7 10-8 10-9 10-10 10-11 10-12 10-13 10-14 10-15 10-15 10-16 10-17 10-18 10-19 10-19 10-20 10-21 10-22 10-23	Error correction Error correction Error correction Error correction Error correction Expression alignmen Complement Error correction Error correction Error correction Complement Error correction Complement Error correction Complement Complement Complement
60 61 62 63 64 65 66 67 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84	8.2 Characteristics 8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK) 10.1 Features 10.2 Control Registers 10.2.1 Wait Signals Selection Register (WAITZSEL) 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3) 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3) 10.2.3 Bus Clock Division Setting Register (BCLKSEL) 10.2.4 Synchronous Burst Access Memory Controller Operation Mode Setting Register (SMCMD) 10.2.5 Synchronous Burst Access Memory Controller Direct Command Register (DIRECTCMD) 10.2.6 Synchronous Burst Access Memory Controller Cycle Setting Register (SETCYCLES) 10.2.7 Synchronous Burst Access Memory Controller Cycle Setting Register (SETCYCLES) 10.2.7 Synchronous Burst Access Memory Controller Mode Setting Register (SETOPMODE) 10.2.8 Synchronous Burst Access Memory Controller Mode Setting Register (SETOPMODE) 10.2.9 Synchronous Burst Access Memory Controller Refresh Setting Register (REFRESHO) 10.2.9 Synchronous Burst Access Memory Controller CSZn Cycle Setting Register (SETOPMODE) 10.2.11 Register Setup Procedure 10.3.1 Bus Clock Control 10.3.2 Address Output 10.3.3 Address/Data Multiplexing Feature 10.3.4 Write Enable Signal (WRZn) Cycle Extension 10.3.5 Controlling the Data Read Timing 10.3.6 Wait Signals Control 10.3.6 Wait Signals Control	8-6 10-1 to 10-2 10-3 10-4 to 10-5 10-6 10-7 10-8 10-9 10-10 10-11 10-12 10-13 10-14 10-15 10-15 10-16 10-17 10-18 10-19 10-19 10-20 10-21 10-22 10-23 10-24	Error correction Error correction Error correction Error correction Error correction Expression alignmen Complement Error correction Error correction Error correction Complement Error correction Complement Error correction Complement Complement

(3/3)

Date: Mar. 24, 2017


			(3/3
No	Applicable Item (Rev. 10.00 Section)	Applicable Page (Rev. 10.00)	Contents
88	10.4.1 Asynchronous Access Timing	10-29	Complement
89	10.4.1 Asynchronous Access Timing	10-30	Complement
90	10.4.1 Asynchronous Access Timing	10-31	Complement
91	10.4.1 Asynchronous Access Timing	10-32	Complement
92	10.4.1 Asynchronous Access Timing	10-33	Complement
93	10.4.1 Asynchronous Access Timing	10-34	Complement
94	10.4.1 Asynchronous Access Timing	10-35	Complement
95	10.4.2 Synchronous Access Timing	10-36	Complement
96	10.4.2 Synchronous Access Timing	10-37	Complement
97	10.4.2 Synchronous Access Timing	10-38	Complement
98	10.4.2 Synchronous Access Timing	10-39	Complement
99	10.4.2 Synchronous Access Timing	10-40	Complement
100	10.4.2 Synchronous Access Timing	10-41	Complement
101	10.4.2 Synchronous Access Timing	10-42	Complement
102	10.4.3 Wait Timing	10-43	Complement
103	10.4.3 Wait Timing	10-44	Complement
104	12.5 Example of Configuration	12-26 to 12-34	Complement
	13.9.1 Setting Example 1		•
105	(Register Mode, Single Transfer Mode, and Hardware Trigger)	13-136	Error correction
106	13.9.1 Setting Example 1 (Register Mode, Single Transfer Mode, and Hardware Trigger)	13-137	Error correction
107	13.9.2 Setting Example 2 (Register Mode, Block Transfer Mode, and Software Trigger)	13-138	Error correction
108	13.9.2 Setting Example 2 (Register Mode, Block Transfer Mode, and Software Trigger)	13-139	Error correction
109	13.9.2 Setting Example 2 (Register Mode, Block Transfer Mode, and Software Trigger)	13-140	Error correction
110	13.9.3 Setting Example 3 (Register Mode: Continuous Execution, Block Transfer Mode, and Software Trigger)	13-142	Error correction
111	13.9.3 Setting Example 3 (Register Mode: Continuous Execution, Block Transfer Mode, and Software Trigger)	13-143	Error correction
112	13.9.4 Setting Example 4 (Link Mode, Block Transfer Mode, and Software Trigger)	13-146	Error correction
113	13.9.4 Setting Example 4 (Link Mode, Block Transfer Mode, and Software Trigger)	13-146	Error correction
114	18.9.1(2) Slave operation setting procedure during single transfer mode	18-118	Error correction
115	20.1.3 CC-Link Bus Bridge Control Register 0 (CCSMC0)	20-2	Error correction

Note: No.57 and 58 are the issues and the workarounds informed in TN-RIN-A015A/E.



No.1 2.1.2 Clock Configuration Diagram

Register symbol corrected. WDTATCKI pin added.



No.2 3.4.1 Outline of Features

Description and list of ECC error interrupts added.

	V9.00		V10.00
Page	Description	Page	Description
3-3	[3.4.1 Outline of Features] Includes a 128-bit (32 bits x 4) read buffer Latency: latency is 2 in read access in general but 1 in the case of hitting the read buffer. Latency is 1 in write access. AHB bus width: 32 bits RAM data bus width: 128 bits (without ECC circuit) Transfer size: 16- or 32-bit transfer selectable Burst transfer: single burst transfer, burst transfer of the required length, burst transfer of the fixed length (INCR4/8/16, WRAP4/8/16) Little endian fixed	3-3	[3.4.1 Outline of Features] Includes a 128-bit (32 bits x 4) read buffer Latency: latency is 2 in read access in general but 1 in the case of hitting the read buffer. Latency is 1 in write access. AHB bus width: 32 bits RAM data bus width: 128 bits (without ECC circuit) Transfer size: 16- or 32-bit transfer selectable Burst transfer: single burst transfer, burst transfer of the required length, burst transfer of the fixed length (INCR4/8/16, WRAP4/8/16) Little endian fixed Support for ECC: 1-bit error correction, 2-bit error detection Table 3.1 Interrupt from Internal Instruction RAM and Request for Peripheral Modules Internal Instruction RAM Interrupt Signal Function Connected To IRAMECCSEC Instruction RAM 1-bit ECC error correction interrupt - Interrupt controller IRAMECCDED Instruction RAM 2-bit ECC error detection interrupt - Interrupt controller

No.3 3.5.1 Outline of Features

Description and list of ECC error interrupts added.

	V9.00			V10.00	
Page	Description	Page		Description	
3-4	[3.5.1 Outline of Features] AHB latency: latency is 1 in read and write access (latency is 2 in read access following write access). Communication-bus latency: latency is 1 in read and write access. Arbitration of access when contention arises: Round robin AHB bus width: 32 bits Communication bus width: 128 bits RAM bus width: 128 bits (without ECC circuit) AHB transfer size: 8-, 16-, or 32-bit transfer selectable Communication-bus transfer size: 8-, 16-, 32-, 128-bit transfer selectable Burst transfer: single burst transfer, burst transfer of the required length, burst transfer of the fixed length (INCR4/8/16, WRAP4/8/16) Little endian fixed	3-4	access). Communication-bus latency: later Arbitration of access when cone AHB bus width: 32 bits Communication bus width: 128 RAM bus width: 128 bits (without AHB transfer size: 8-, 16-, or 3-). Communication-bus transfer size: Burst transfer: single burst transfer: length (INCR4/8/16, WRAP4/8/16). Little endian fixed	bits ut ECC circuit) i2-bit transfer selectable ze: 8-, 16-, 32-, 128-bit transfer selectab nsfer, burst transfer of the required lengt 6)	le h, burst transfer of the fixed

No.4 3.6.1 Outline of Features

Description and list of ECC error interrupts added.

	V9.00			V10.00	
Page	Description	Page	Page Description		
3-5	[3.6.1 Outline of Features] Communication-bus latency: latency is 1 in read and write access Arbitration of access when contention arises: Fixed priority (the communication bus is given priority) Communication bus width: 128 bits RAM bus width: 128 bits (without ECC circuit) Communication-bus transfer size: 8-, 16-, 32-, 128-bit transfer selectable	3–5	Arbitration of access when com Communication bus width: 128 l RAM bus width: 128 bits (without communication-bus transfer size support for ECC: 1-bit error communication-bus transfer size support for ECC: 1	ut EGC circuit) te: 8-, 16-, 32-, 128-bit transfer selectable	

No.5 7.3.4.1 MIIM Register (GMAC_MIIM)

Description of the RWDV bit of the MIIM register added.

	V9.00		V10.00
Page	Description	Page	Description
7-9	[7.3.4.1 MIIM Register (GMAC_MIIM)] [26: RWDV] Read/write operation starts by writing the following value to this bit.	7-9	[7.3.4.1 MIIM Register (GMAC_MIIM)] [26: RWDV] Read/write operation starts by writing the following value to this bit. Set other associated bits at the same time.

No.6 7.3.4.3 TX Result Register (GMAC_TXRESULT)

Description of the GMAC_TXRESULT register added.

	V9.00	V10.00	
Page	Description	Page	Description
7–10	[7.3.4.3 TX Result Register (GMAC_TXRESULT)] This register indicates the transmission frame result. The transmission frame result is updated when this register is read. The next time it is read, the updated transmission frame result can be read.	7-11	[7.3.4.3 TX Result Register (GMAC_TXRESULT)] This register indicates the transmission frame result. It is only available while GMAC_TXMODE.TRBMODE1-0 bits are 00 or 01. The transmission frame result is stored in the transmission result buffer when the Ethernet transmission complete interrupt (INTETHTXCMP) occurs. The transmission result buffer can hold 4 frames of information. Reading this register leads to the frame information being removed from the transmission result buffer. The number of frames stored in this buffer can be obtained from the GMAC_TXFIFO.TRBFR bit. If transmission starts while the transmission result buffer has 4 frames, transmission is invalid and the TX-FIFO error interrupt (INTETHTXFIFOERR) occurs. While this register is enabled, read it appropriately so that no error occurs.

No.7 7.3.4.5 RX Mode Register (GMAC RXMODE)

Description of the GMAC_RXMODE register corrected.

	V9.00		V10.00
Page	Description	Page	Description
7-11	[7.3.4.5 RX Mode Register (GMAC_RXMODE)]	7-12	[7.3.4.5 RX Mode Register (GMAC_RXMODE)]
to	This register is used to control operation for reception of frames.	to	This register is used to control operation for reception of frames. The RX FIFO treats a word as
7–12		7–13	64-bits, and the FIFO size is 4 KB.
	[15, 14: REMPTH1-0]		[15, 14: REMPTH1-0]
	When the number of data words in the FIFO buffer is below this value, the reception DMA controller		When the number of data words in the FIFO buffer is below this value, the REMP bit of the
	stops forwarding data from the RX FIFO buffer.		GMAC_RXFIFO register is set to '1'.
	[13, 12: RFULLTH1-0]		[13, 12: RFULLTH1-0]
	When the number of data words in the FIFO buffer exceeds this value, the RFULL bit in the		When the empty space in the FIFO buffer is below this value, the RFULL bit in the GMAC_RXFIFO
	GMAC_RXFIFO register becomes '1'.		register becomes '1'.
	[11 to 9: RRTTH2-0]		[11 to 9: RRTTH2-0]
	If the SFRXFIFO bit is 0 and the number of data words in the FIFO buffer exceeds this value, the		If the number of data words in the FIFO buffer exceeds this value, the RRT bit of the GMAC_RXFIFO
	reception DMA controller begins to send data to the memory from the RX FIFO buffer.		register is set to '1'.
			[Note]
			Even though Address filtering is enabled, MAC Control Frames (ex. Pause Packet) are always received
			regardless contents of MAC Address Register. MAC Control Frame is the frame that the destination
			address is 01-80-C2-00-00-01.


No.8 7.3.4.6 TX Mode Register (GMAC_TXMODE)

Description of the GMAC_TXMODE register corrected.

	V9.00	V10.00	
Page	Description	Page	Description
7-13	[7.3.4.6 TX Mode Register (GMAC_TXMODE)]	7-14	[7.3.4.6 TX Mode Register (GMAC_TXMODE)]
to	This register is used to control operation for transmission of frames.	to	This register is used to control operation for transmission of frames. The TX FIFO treats a word as
7-14		7–15	64-bits, and the FIFO size is 4 KB.
	[10, 9: TFULLTH1-0] If more words of data are in the TX FIFO buffer than the value specified by these bits, the TFULL bit in the GMAC_TXFIFO becomes 1.		[10, 9: TFULLTH1-0] If the empty space in the TX FIFO buffer is below the value specified by these bits, the TFULL bit in the GMAC_TXFIFO becomes 1.

No.9 7.3.4.7 Reset Register (GMAC_RESET)

Description of the GMAC_RESET register corrected.



No.10 7.3.4.9 RX Flow Control Register (GMAC_FLWCTL)

Description of the GMAC_FLWCTL register corrected.

	V9.00		V10.00		
Page	Description	Page	Description		
7-17	[7.3.4.9 RX Flow Control Register (GMAC_FLWCTL)]	7-18	[7.3.4.9 RX Flow Control Register (GMAC_FLWCTL)]		
	This register is used to control reception of a pause packet.		This register is used to control operation after reception of a pause packet.		
			If a pause packet is received while this function is enabled, transmission is suspended for the time		
			specified by the pause packet.		
	[31: PPRXEN]		[31: PPRXEN]		
	1: Enable reception of a pause packet.		1: Enable auto broadcast suspension in response to reception of a pause packet.		
	0: Disable reception of a pause packet.		0: Disable auto broadcast suspension in response to reception of a pause packet.		

No.11 7.3.4.10 Pause Packet Register (GMAC PAUSPKT) Description of the GMAC_PAUSPKT register modified.

	V9.00			V10.00	
Page	記載内容	Page		Description	
7–18	[7.3.4.10 Pause Packet Register (GMAC_PAUSPKT)] When 1 is written to the PPR bit, transmission of a pause packet starts. The bit is automatically set to 0 following the completion of the transmission.	7-19	[7.3.4.10 Pause Packet Regist When 1 is written to the P registers starts. The bit is aut The transmission packet form GMAC_PAUSE1 GMAC_PAUSE2 GMAC_PAUSE3 GMAC_PAUSE4 GMAC_PAUSE5	PPR bit, transmission of a promatically set to 0 following that is shown below. 31 16 Destination Source Address	

No.12 7.3.4.12 RX FIFO Status Register (GMAC_RXFIFO)

Description of the RRT bit of the GMAC_RXFIFO register corrected.

	V9.00		V10.00
Page	記載内容	Page	Description
7-20	[7.3.4.12 RX FIFO Status Register (GMAC_RXFIFO)] [29: RRT] 1: Indicate that the data in the RX FIFO buffer is below the RX FIFO Read Threshold.	7–21	[7.3.4.12 RX FIFO Status Register (GMAC_RXFIFO)] [29: RRT] 1: Indicate that the data in the RX FIFO buffer is over the RX FIFO Read Threshold.

No.13 7.3.4.13 TX FIFO Status Register (GMAC_TXFIFO) Description of the GMAC_TXFIFO register modified.

	V9.00		V10.00	
Page	記載内容	Page	Description	
7-21	[7.3.4.13 TX FIFO Status Register (GMAC_TXFIFO)]	7-22	[7.3.4.13 TX FIFO Status Register (GMAC_TXFIFO)]	
	- Bit field (31): 0 - R/W attribute (31): 0		- Bit field (31): TFULL - R/W attribute (31): R	
	[31: TFULL] TX TCPIP ACC Almost Full 1: Indicate that the data in the FIFO buffer in the transmitting side TCP/IP accelerator is over 32 words.		[31: TFULL] TX FIFO Almost Full 1: Indicate that the empty space in the TX FIFO buffer is below the threshold set by the TFULLTH1-0 bits of the GMAC_TXMODE register.	
	[30: TEMP] 1: Indicate that the number of data in the TX FIFO buffer is below the threshold set by the TEMPTH2-0 bits of the GMAC_TXMODE register.		[30: TEMP] 1: Indicate that the number of data words in the TX FIFO buffer is below the threshold set by the TEMPTH2-0 bits of the GMAC_TXMODE register.	

No.14 7.3.4.14 TCPIPACC Register (GMAC_ACC)

Description of the RTCPIPEN bit of the GMAC_ACC register modified.

V9.00		V10.00	
Page	Description	Page	Description
7–22	[7.3.4.14 TCPIPACC Register (GMAC_ACC)] [0: RTCPIPEN] RX TCPIP Disable Disable the RX TCPIP accelerator completely. Padding in the MAC header section is also disabled.	7-23	[7.3.4.14 TCPIPACC Register (GMAC_ACC)] [0: RTCPIPEN] RX TCPIP Disable Disable the RX TCPIP accelerator completely. Padding in the MAC header section is not inserted.

No.15 7.3.4.16 LPI mode control register (GMAC_LPI_MODE)

Description of the GMAC_LPI_MODE register added.

	V9.00		V10.00	
Page	Description	Page	Description	
7-23	[7.3.4.16 LPI mode control register (GMAC_LPI_MODE)] This register is used control LPI (Low Power Idle) mode.	7-24	[7.3.4.16 LPI mode control register (GMAC_LPI_MODE)] This register is used control LPI (Low Power Idle) mode. When the LPMEN bit is set to 1, an LPI request is automatically sent to the link partner in the case there is no transmission request over the time specified by the LPRDEF bit of the GMAC_LPI_TIMING register. If a transmission request is generated during the LPI state, the MAC finishes this state and waits for the time specified by the LPWTIME bit of the GMAC_LPI_TIMING register, and then transmits a frame.	

No.16 7.3.4.18 Receive Buffer Information Register (BUFID)


Description of the BUFID register added.

Method of calculating the start address of the received frame information, description modified.

	V9.00		V10.00		
Page	Description	Page	Description		
7–24	[7.3.4.18 Receive Buffer Information Register (BUFID)] This register indicates that the address information of the buffer holding received data and the number of words of data.	7–25	[7.3.4.18 Receive Buffer Information Register (BUFID)] This register indicates information of the receive buffer (whether or not data exists, the address of the buffer holding received data, and the number of words of data). If the reception MACDMAC has completed data transfer, the receive buffer information is written to this register and held up to 32 pieces of information. If the receive buffer has data, the Ethernet MACDMA reception complete interrupt (INTETHRXDMA) occurs. This interrupt stays active until the receive buffer becomes empty (i.e. the receive buffer information is read and the NOEMP bit becomes 0).		
	[28: VALID] 1: The received data is valid. 0: The received data is not valid. [27 to 16: WORD] Number of words of received data (including the received MAC information)		[28: VALID] 1: The data in the receive buffer is valid. 0: The data in the receive buffer is not valid. [27 to 16: WORD11-0] Number of words of received data (including the received MAC information). A word unit is 32 bits.		
	[15 to 0:ADDR] [Method of calculating the start address of the received frame information] 6. Offset the number of words acquired in the receive buffer address in step 2 above.		[15 to 0:ADDR15-0] [Method of calculating the start address of the received frame information] 3. Add the number of words shifted in step 2 to the receive buffer address as an offset.		

No.17 7.4.1 Hardware Functions

AHB2DMA bus bridge added.



No.18 7.4.1.1 Initial Settings

Step added to the flow of initial settings.

	V9.00		V10.00
Page	Description	Page	Description
7-31	[7.4.1.1 Initial Settings] <4> Set 0x8000 0000 in the GMAC_RESET register to initialize the gigabit Ethernet MAC.	7–32	[7.4.1.1 Initial Settings] <4> Wait until 0x8000 0000 is read from the R0 register. Afterwards, dummy-read the R1 register. <5> Set 0x8000 0000 in the GMAC_RESET register to initialize the gigabit Ethernet MAC.

No.19 7.4.1.3(1) Functional Overview

Operation when an unsecured buffer area is accessed added.

	V9.00		V10.00
Page	Description	Page	Description
7-32	[7.4.1.3(1) Functional Overview] Attempting to write to an area which has not been secured has no effect.		[7.4.1.3(1) Functional Overview] Writing to an area which has not been secured by the CPU has no effect, but access to such area by the hardware function DMAC leads to the generation of an exception.

No.20 7.4.1.3(2)(e) List of hardware function calls

Error source of a hardware function call of the buffer allocator added.

	V9.00		V10.00
Page	Description	Page	Description
7-35	[7.4.1.3(2)(e) List of hardware function calls] (No description)	7-36	[7.4.1.3(2)(e) List of hardware function calls] The table below lists the hardware function calls. If an argument of a hardware function call is invalid, an invalid system call error code is returned in the return value register, R0.

No.21 7.4.1.3(2)(e) List of hardware function calls

Description of return values of HWFNC Buffer Return modified.

V9.00		V10.00		
Page	Description	Page Description		
7-38	[7.4.1.3(2)(e) List of hardware function calls]	7-39	[7.4.1.3(2)(e) List of hardware function calls]	
	[Table 7.5 HWFNC_Buffer_Return]		[Table 7.5 HWFNC_Buffer_Return]	
	[R0[2:0]: Result]		[R0[2:0]: Result]	
	3' b00x: Success		3' b00x: Success	
	3' b010: Invalid system call		3' b010: Invalid system call	
	3' b011: A buffer is not definable at the given address.		3' b011: A buffer is not definable at the address specified by R4.	
	3' b100: The part of the buffer at the target address has already been released.		3' b100: The part of the buffer at the address specified by R5 has already been released.	
i				

No.22 7.4.1.4(2) DMA for the Reception MAC

The maximum pieces of Rx information storable in BUFID corrected.

	V9.00		V10.00
Page	Description	Page	Description
7–40	[7.4.1.4(2) DMA for the Reception MAC] The BUFID can be read by the CPU and is capable of holding up to 63 pieces of information.	7–41	[7.4.1.4 (2) DMA for the Reception MAC] The BUFID can be read by the CPU and is capable of holding up to 32 pieces of information.

No.23 7.4.1.4(2)(a) Description of the Individual functions of the MAC DMA controller

Description of the individual functions of the Rx MAC DMA controller modified.

	V9.00	V10.00			
Page	Description	Page	Description		
7-41	[7.4.1.4(2)(a) Description of the Individual functions of the MAC DMA controller] [Full release of the buffer] (2) The result of analyzing the Rx frame control word is that the received frame is neither valid nor invalid. [Judging whether a received frame is valid or invalid] Judgment of whether a received frame is valid or invalid leads to an RX_VALID or RX_ERR interrupt being issued. (omitted) A specified source can be disabled by executing HWFNC_MACDMA_RX_Control.	7-42	[7.4.1.4(2)(a) Description of the Individual functions of the MAC DMA controller] [Full release of the buffer] (2) The result of analyzing the Rx frame information is that the received frame is invalidated by HWFNC_MACDMA_RX_Control. [Judging whether a received frame is valid or invalid] Judgment of whether a received frame is valid or invalid leads to an RX_VALID (received frame normal) or RX_ERR (Ethernet reception frame error) interrupt being issued. (omitted) A specified source can be disabled by executing HWFNC_MACDMA_RX_Control. The frame which corresponds to the disabled source is discarded by full release of the buffer.		

No.24 7.4.1.4(2)(a) Description of the Individual functions of the MAC DMA controller

RX Frame Control corrected to RX Frame Information and unused bits corrected to Reserved.

	V9.00		V10.00		
Page	Description	Page	Description		
7-42	[7.4.1.4(2)(a) Description of the Individual functions of the MAC DMA controller]	7-43	[7.4.1.4(2)(a) Description of the Individual functions of the MAC DMA controller]		
	RX Frame Control 31 8 0 WAR[4:0] WARRIND WARRIND Figure 7.10 Conceptual Diagram of Judging Whether a Received Frame is Valid or Invalid		RX Frame Information 31 RXWORD[12:0] RXWORD[12:0] RXWORD[12:0] RXWORD[12:0] RXWORD[12:0] RXWORD[12:0] RXWORD[12:0] RXWORD[12:0] RXWORD[12:0] MAR[4:0] MAR[4:0] MAR[4:0] MAR[4:0] MAR[4:0] MAR[4:0] RXWORD[12:0] Figure 7.10 Conceptual Diagram of Judging Whether a Received Frame is Valid or Invalid		

No.25 7.4.1.4(2)(b) Usage

Bit name corrected.

	V9.00	V10.00		
Page	Description	Page	Description	
7-43	[7.4.1.4(2)(b) Usage] [Example of reading and releasing a buffer] (3) The bits [15:0] read from the BUFID are bits [26:11] of the address where the acquired buffer starts. The individual bits of the address where the acquired buffer starts are configured as follows. [31:27]: 00001b [26:19]: Equivalent to the bits [15:8] in the BUFID ([26] of the start address is always 1; [25:19] are LBID[6:0]) [18:11]: Equivalent to the bits [7:0] in the BUFID (always 0) [10: 0]: Always 0	7-44	[7.4.1.4(2)(b) Usage] [Example of reading and releasing a buffer] (3) The bits [15:0] read from the BUFID are bits [26:11] of the address where the acquired buffer starts. The individual bits of the address where the acquired buffer starts are configured as follows. [31:27]: 00001b [26:19]: Equivalent to the bits [15:8] in the BUFID ([26] of the start address is always 1; [25:19] are LLID[6:0]) [18:11]: Equivalent to the bits [7:0] in the BUFID (always 0) [10: 0]: Always 0	

No.26 7.4.1.4(2)(c) List of hardware function calls

Description of R7 of HWFNC_MACDMA_RX_Enable corrected.

	V9.00			V10.00			
Page	nge Description			Page	Description		
7-44	[7.4.1.4(2)(c) List of hardware function calls] [Table 7.6 HWFNC_MACDMA_RX_Enable] Argument registers			[7.4.1.4(2)(c) List of hardware function calls] [Table 7.6 HWFNC_MACDMA_RX_Enable] Argument registers			
	R4[31:0]	Unused			R4[31:0]	Unused	
	R5[31:0]	Unused			R5[31:0]	Unused	
	R6[31:0]	Unused			R6[31:0]	Unused	
	R7[6:0]	Reserved	Always 0		R7[31:0]	Reserved	Always 0
	R7[31:8]	Unused					

No.27 7.4.1.4(2)(c) List of hardware function calls

Description of R7 of HWFNC_MACDMA_RX_Disable corrected.

	V9.00				V10.00			
Page	nge Description			Page			Description	
7–45	[7.4.1.4(2)(c) List of hardware function calls] [Table 7.7 HWFNC_MACDMA_RX_Disable] Argument registers			7-46	[7.4.1.4(2)(c) List of hardware function calls] [Table 7.7 HWFNC_MACDMA_RX_Disable] Argument registers			
	R4[0]	Forced reset	O: This function is disabled while reception is in progress. I: If the reception DMAC is enabled, it is disabled even if reception is in progress (the reception DMAC is forcibly reset). Nothing is done if the reception DMAC is already disabled.		R4[0]	Forced reset	O: This function is disabled while reception is in progress. 1: If the reception DMAC is enabled, it is disabled even if reception is in progress (the reception DMAC is forcibly reset). Nothing is done if the reception DMAC is already disabled.	
	R4[31:1] R5[31:0]	Unused			R4[31:1] R5[31:0]	Unused Unused		
	R6[31:0] R7[6:0]	Unused Reserved	Always 0		R6[31:0] R7[31:0]	Unused		
	R7[31:8]	Unused						

No.28 7.4.1.4(2)(c) List of hardware function calls

Description of return values of HWFNC_MACDMA_RX_Errstat corrected.

	V9.00		V10.00		
Page	age Description		Description		
7-46	[7.4.1.4(2)(c) List of hardware function calls] [Table 7.9 HWFNC_MACDMA_RX_Errstat] [R0[3:0]: Result] [1]: Rx Info FIFO Full [2]: Rx Data Size over 4096 word (16 KB)	7–47	[7.4.1.4(2)(c) List of hardware function calls] [Table 7.9 HWFNC_MACDMA_RX_Errstat] [R0[3:0]: Result] [1]: Always 0 [2]: The Rx data size is over 4096 words (16 KB).		

No.29 7.4.1.4(3)(d) List of hardware function calls
The maximum transmission size of HWFNC_MACDMA_TX_Start corrected.

	V9.00	V10.00		
Page	Description	Page Description		
7-49	[7.4.1.4(3)(d) List of hardware function calls] [Table 7.10 HWFNC_MACDMA_TX_Start] The number of bytes to be transferred at a time is from 1 to 16383 bytes.	7–50	[7.4.1.4(3)(d) List of hardware function calls] [Table 7.10 HWFNC_MACDMA_TX_Start] The number of bytes to be transferred at a time is from 1 to 2048 bytes.	

No.30 7.4.1.5(2)(a) Transfer between the buffer RAM and the data RAM

Description of transfer between the buffer RAM and the data RAM corrected.

	V9.00	V10.00		
Page	e Description		Description	
7-50	[7.4.1.5(2)(a) Transfer between the buffer RAM and the data RAM] Calling the HWFNC_Direct_Memory_Transfer hardware function starts transfer between the buffer RAM and data RAM. After calling the function, wait for its completion and check the returned value to see if there were errors.	7–51	[7.4.1.5(2)(a) Transfer between the buffer RAM and the data RAM] Calling the HWFNC_Direct_Memory_Transfer hardware function starts transfer between the buffer RAM and data RAM. After calling the function, confirm its completion by reading bit 29 of the R0 register. At this time, DMA transfer has been completed.	

No.31 7.4.1.5(2)(b) Replacing data in the buffer RAM or data RAM

Description of data replacement in the buffer RAM or data RAM added.

V9.00		V10.00		
Page	Description	Page	Description	
7–50	[7.4.1.5(2)(b) Replacing data in the buffer RAM or data RAM] (No description)	7–51	[7.4.1.5(2)(b) Replacing data in the buffer RAM or data RAM] After calling the function, confirm its completion by reading bit 29 of the R0 register. At this time, writing of the data pattern has been completed.	

No.32 7.4.1.5(2)(c) Transfer between the buffer RAMs

Description of transfer between the buffer RAMs added.

V9.00		V10.00		
Page	Description	Page	Description	
7-50	[7.4.1.5(2)(c) Transfer between the buffer RAMs] (No description)	7–51	[7.4.1.5(2)(c) Transfer between the buffer RAMs] After calling the function, confirm its completion by reading bit 29 of the R0 register. However, DMA transfer has not been completed at this time. Check the completion of DMA transfer by means of the InterBuffer DMA transfer complete interrupt.	

No.33 7.4.1.5(2)(d) List of hardware function calls

Hardware Function Call name corrected.

	V9.00			V10.00		
Page				Page Description		
7–51			7–52	[7.4.1.5(2)(d) List of hardware function calls] Table 7.12 HWFNC_Direct_Memory_Transfer		
	Name Function	HWFNC_Direct_Memory_Transfer Transfers data from the data RAM to the buffer RAM or from the buffer RAM to the data RAM. Data cannot be transferred from the buffer RAM to the buffer RAM. For transfer from the buffer RAM to the buffer RAM, use HWFNC_INT_BUF (data transfer between the data RAMs is possible).		Name Function	HWFNC_Direct_Memory_Transfer Transfers data from the data RAM to the buffer RAM or from the buffer RAM to the data RAM. Data cannot be transferred from the buffer RAM to the buffer RAM. For transfer from the buffer RAM to the buffer RAM, use HWFNC_INTBUF_DMA_Start data transfer between the data RAMs is possible).	

No.34 7.4.1.5(2)(d) List of hardware function calls

Description of HWFNC_Direct_Memory_Replace added.

	V9.00			V10.00		
Page	Page Description			Description		
7–52	[7.4.1.5(2)(d) List of hardware function calls] Table 7.13 HWFNC_Direct_Memory_Replace		7–53		f hardware function calls] NC_Direct_Memory_Replace	
	Name	HWFNC_Direct_Memory_Replace		Name	HWFNC_Direct_Memory_Replace	
	Function	Replaces the specified memory area in the data RAM or buffer RAM with a defined data pattern. The number of words to be written must be at least four.		Function	Replaces the specified memory area in the data RAM or <u>buffer RAM with a defined</u> data pattern. The number of words to be written must be at least four. (A words unit is 32 bits)	

No.35 7.4.2 Interrupts

Description of the TX-FIFO error interrupt corrected.

	V9.00		V10.00		
Page	Description	Page	Description		
7–55	[7.4.2 Interrupts] [Table 7.16 Interrupts Related to Operations for Transmission] [INTETHTXFIFOERR] This interrupt is generated when information is further updated while the GMAC_TXID/GMAC_TXRESULT register is holding the maximum number of items of information (four). Take care, since the oldest of the retained information will have been overwritten when this error occurs. Reading the GMAC_TXID/GMAC_TXRESULT register leads to clearing of the retained information and restoring normal operation. Since this interrupt is generated as a pulse, de-asserting the interrupt source is not required.	7–56	[7.4.2 Interrupts] [Table 7.16 Interrupts Related to Operations for Transmission] [INTETHTXFIFOERR] This interrupt is generated when information is further updated while the GMAC_TXID/GMAC_TXRESULT register is holding the maximum number of items of information (four). Take care, since the oldest of the retained information will have been overwritten when this error occurs. Reading the GMAC_TXID/GMAC_TXRESULT register until the value of the GMAC_TXFIFO.TRBFR bit becomes 0 leads to clearing of the retained information and restoring normal operation.		

No.36 7.4.2 Interrupts

Description of interrupts corrected.

V9.00		V10.00	
Page	Description	Page	Description
7–56	[7.4.2 Interrupts] [Table 7.18 Interrupts Related to Other Operations] [Ethernet MII management access complete interrupt: INTETHMIICMP] [Ethernet pause packet transmission complete interrupt: INTETHPAUSECMP] (No description) (No description)	7–58	[7.4.2 Interrupts] [Table 7.18 Interrupts Related to Other Operations] [Ethernet MII management access complete interrupt: INTETHMII] [Ethernet pause packet transmission complete interrupt: INTETHPAUSE] [InterBuffer DMA transfer complete interrupt: INTBUFDMA] [InterBuffer DMA transfer error interrupt: INTBUFDMAERR]


No.37 7.4.3.1 Acquiring a Transmit Buffer

Description of return values of R0 corrected.

		V9.00			V10.00
Page		Description	Page		Description
7-58	[7.4.3.1 Acquiring a Transmit B	suffer]	7-60	[7.4.3.1 Acquiring a Transmit Bu	uffer]
	Register	Value		Register	Value
	R0	0xb and R0[29] = 1: Success		R0	2'b0x and R0[29] = 1: Success
		2'b10: Invalid system call			2'b10: Invalid system call
		2'b11: The buffer is insufficient.			2'b11: The buffer is insufficient.
	R1	Address where the secured memory block starts		R1	Address where the secured memory block starts

No.38 7.4.3.2 Creating TX Data

Allocation of Tx frame control information and Ethernet frame data shown in figure.



No.39 7.4.3.2(1) Tx frame control information

ICRC and APAD of Tx frame control information modified.

Note2 added for TCPIP ACC OFF

		V9.00			V10.00
ge		Description	Page		Description
60	[7.4.3.2(1) Tx frame contro	·	7-62, 7-63	TX frame control information Reserved TX_WORD[12:0] TX_WORD[12:0]	<u> </u>
				Figure 7.14 Tx Frame Co	ontrol Information Format
				Field Name	Description
	Field Name	Description		TX_WORD[12:0]	The number of words of the Ethernet frame for transmission. The number of valid bytes in the last word is directed by using TX_EOB[1:0].
	TX_WORD[12:0]	The number of words of the Ethernet frame for transmission. The number of valid bytes in the last word is directed by using TX_EOB[1:0].		TX_EOB[1:0]	Octet up to which the last word in this frame is valid.
	TX EOB[1:0]	Octet up to which the last word in this frame is valid.			00: 1 byte is valid.
	_ ' '	00: 1 byte is valid.			01: 2 bytes are valid.
		01: 2 bytes are valid.			10: 3 bytes are valid.
		10: 3 bytes are valid.		S 4 Noted	11: 4 bytes are valid.
		11: 4 bytes are valid.		Port 1 Note1 Port 0 Note1	Port 1 is used to enable forced forwarding of the Ethernet switch.
	Port 1 Note	Port 1 is used to enable forced forwarding of the Ethernet switch.			Port 0 is used to enable forced forwarding of the Ethernet switch.
	Port 0 Note	Port 0 is used to enable forced forwarding of the Ethernet switch.		Forced Forwarding lote1	Enables forced forwarding of the Ethernet switch
	Forced Forwarding Note	Enables forced forwarding of the Ethernet switch			When this function is enabled, a frame is output from the specified port regardless of the setting of the switch filter.
		When this function is enabled, a frame is output from the specified port regardless of the		Transmit Timestamp Note1	Enables timestamping of transmission frames when the Ethernet switch is in use.
		setting of the switch filter.		TCPIP ACC OFF 1 ote2	1: Disables the TCPIP accelerator.
	Transmit Timestamp Note	Enables timestamping of transmission frames when the Ethernet switch is in use.			0: Enables the TCPIP accelerator
	TCPIP ACC OFF	1: Disables the TCPIP accelerator.		ITAG	Indicates that this frame has a VLAN Tag.
		0: Enables the TCPIP accelerator		ICRC	Indicates that this frame already has a CRC attached to it.
	ITAG	Indicates that this frame has a VLAN Tag.			The APAD field is ignored if this bit is set. <r></r>
	ICRC	Indicates that the frame written to the FIFO buffer already has a CRC attached to it.		APAD	Indicates that the frame is automatically padded if its length is shorter than 64 octets. <r></r>
	APAD	Indicates that the frame is padded since its length is shorter than 64 octets.		Frame ID[31:0]	An optional frame identifier is designated.
	Ethernet switch	An optional frame identifier is designated. are only available when insertion of a management tag is permitted by the management TAG control register (ETHSWMTC). If insertion of a management these fields are not valid.		Ethernet switch tag is disabled 2: Disable the TC • IPv6 frames	n are only available when insertion of a management tag is permitted by the ch management TAG control register (ETHSWMTC). If insertion of a management d, these fields are not valid. CPIP accelerator if the following frames are sent; <r> without UDP or TCP packet IEEE802.2 (LLC) frames</r>

No.40 7.4.3.2(1) Tx frame control information

The formula for the transmission size of Tx frame control information corrected.

	V9.00		V10.00	
Page	Description	Page	Description	
7–60	[7.4.3.2(1) Tx frame control information]	7–63	[7.4.3.2(1) Tx frame control information] TCPIPACC Pad Size is 2 when Tx TCPIPACC is enabled (GMAC_ACC.TTCPIPEN = 1) and 0 when it is disabled.	
	TX_LENGH [14:0] = (TX frame size - 2 + 3) (bytes)		TX_LENGH [14:0] = (TX Frame Size - TCPIPACC Pad Size + 3) (bytes)	

No.41 7.4.3.2(2) Ethernet frame
The transmission Ethernet frame data format modified.

	V9.00		V10.00	
Page	Description	Page	Description	
7–60	[7.4.3.2(2) Ethernet frame] The explanation in each field of the transmission Ethernet frame is indicated below. [Type] Ethernet Type (No description) (No description)	7-64	[7.4.3.2(2) Ethernet frame] The transmission Ethernet frame data format and the description of the fields are given below. [Type / Length] Ethernet Type or Length [VLAN Tag] [VLAN Info]	

No.42 7.4.3.2(2) Ethernet frame

Patterns of the transmission Ethernet frame data format added.

	V9.00		V10.00	
Page	Description	Page	Description	
7-60	[7.4.3.2(2) Ethernet frame] (No description)	to	[7.4.3.2(2) Ethernet frame] (a) When Tx TCPIP accelerator is enabled (b) When Tx TCPIP accelerator is disabled	

No.43 7.4.3.3 Creating TX Descriptors

Restrictions on Tx descriptors deleted.

	V9.00		V10.00	
Page	Description	Page	Description	
7-62	[7.4.3.3 Creating TX Descriptors] However, the following restrictions apply to this function. ◆ When the link long buffer is specified as a descriptor by setting the release bit = 1 - Only the buffer including the address specified in the descriptor is released. - Tracking of the linked buffer up to its release does not proceed.	7–67	[7.4.3.3 Creating TX Descriptors] (Deleted)	

No.44 7.4.3.5 Completion of Transmission

Description of interrupt generation on the completion of transmission added.

	V9.00		V10.00	
Page	Description	Page	Description	
7-62	[7.4.3.5 Completion of Transmission] The transmission is completed by generating a transmission completed interrupt.	7-68	[7.4.3.5 Completion of Transmission] The Ethernet MACDMA transmission complete interrupt occurs when DMA transfer has been completed, and the Ethernet transmission complete interrupt occurs when MAC transmission has been completed.	

No.45 7.4.4 Receiving Ethernet Frames

Reference number corrected.

	V9.00		V10.00		
Page	Description	Page	Description		
7-63	 [7.4.4 Receiving Ethernet Frames] 12. Initial settings (→ 7.4.1.1) 13. Enabling the Rx MAC (→ 7.4.4.2) 14. Activating the Rx DMAC (→ 7.4.4.3) 15. Receiving a frame and acquiring the buffer (→ 7.4.4.4) 16. The reception completed interrupt occurs. 17. Acquiring the Rx buffer information (→ 7.4.4.5) 18. Checking the status of frames (→ 7.4.4.5(1)) 19. Acquiring the Ethernet frame data (→ 7.4.4.5(2)) 20. Releasing the Rx buffer 	7–69	[7.4.4 Receiving Ethernet Frames] 1. Initial settings (→ 7.4.1.1) 2. Enabling the Rx MAC (→7.4.4.1) 3. Activating the Rx DMAC (→7.4.4.2) 4. Receiving a frame and acquiring the buffer (→7.4.4.3) 5. The reception completed interrupt occurs. 6. Acquiring the Rx buffer information (→7.4.4.4) 7. Checking the status of frames (→7.4.4.5(1)) 8. Acquiring the Ethernet frame data (→ 7.4.4.5(2)) 9. Releasing the Rx buffer		


No.46 7.4.4.5 Rx Data Format

Description of alignment of the Rx data format modified.

	V9.00		V10.00	
Page	Description	Page	Description	
7–64	[7.4.4.5 Rx Data Format] Since the received frame information starts on a word boundary, the amount of padding at the end of the Ethernet frame varies with the frame size.	7–70	[7.4.4.5 Rx Data Format] Since the received frame information starts on a 64-bit boundary, the amount of padding following the Ethernet frame varies with the frame size.	

No.47 7.4.4.5 Rx Data Format

Allocation of Ethernet frame data and Rx frame information shown in figure.



No.48 7.4.4.5(1) Rx frame information

Name of the FIFOFULL field corrected to FIFOOVF.

	V9.00		V10.00
Page	Description	Page	Description
7-64 to 7-65	[7.4.4.5 Rx Data Format] (No entry)	7–71	Control Cont

No.49 7.4.4.5(1) Rx frame information

Description of the fields of Rx frame information modified.

	V9.00		V10.00
Page	Description	Page	Description
Page 7-66	[7.4.4.5(1) Rx frame information] [IPV6NG] 1: Failure in the analysis of the IPv6 expansion header [OUT_OF_LIST] 1: The protocol number outside of the expansion header list was detected in case of IPv6. [FIFOFULL] 1: The RX FIFO buffer is full.	Page 7-71 to 7-72	[7.4.4.5(1) Rx frame information] [IPV6NG] 1: The IPv6 expansion header is Routing, Hop-by-Hop, or Destination Opt, and also the header length field is invalid. [OUT_OF_LIST] 1: The protocol number not listed below was detected in the expansion header in case of IPv6. 0x06 (TCP header) 0x11 (UDP header) 0x00 (Hop-by-Hop) 0x3C (Destination Opt) 0x2C (Fragment) 0x2B (Routing) 0x3B (No next header) 0x32 (ESP header) 0x33 (AH header) [FIFOOVF] 1: The RX FIFO buffer overflows during frame reception. When this bit is set, received data may be invalid.
			[IPNG, TCPNG, IVP6NG, OUT_OF_LIST, TYPEIP, MAACL, PPPOE, VTAG] Note2 added

No.50 7.4.4.5(1) Rx frame information

Note on the number of received bytes of Rx frame information modified.

	V9.00		V10.00		
Page	Description	Page	Description		
7-66	[7.4.4.5(1) Rx frame information] Note: The FCS of an Ethernet frame (4 bytes) and padding of the MAC header to be inserted by the Gigabit Ethernet MAC (2 bytes) are also included in the number of received bytes.	7–72	[7.4.4.5(1) Rx frame information] Note1: The FCS of an Ethernet frame (4 bytes) and padding of the MAC header to be inserted by the Rx TCPIP accelerator function (2 bytes) are also included in the number of received bytes. 2: These fields are invalid if TCPIP accelerator is disabled.		

No.51 7.4.4.5(2) Rx Ethernet frame

Description of the Rx Ethernet frame format modified.

	V9.00	V10.00		
Page	Description	Page	Description	
7-68	[7.4.4.5(2) Rx Ethernet frame] (No description) (No description) [Type] Ethernet type [FCS] Frame check sequence	7–73	[7.4.4.5(2) Rx Ethernet frame] [VLAN Tag] [VLAN Info] [Type / Length] Ethernet type or length [FCS] Frame check sequence If the Rx TCPIP accelerator function is enabled and the received packet has TCP/UDP, the FCS field is overwritten by the TCP/UDP checksum. This checksum can be used to calculate the total checksum of fragmented TCP/UDP packets.	

No.52 7.4.4.5(2) Rx Ethernet frame

Caution on recovery of the destination MAC address of the frame received while the management tag is enabled added.

	V9.00		V10.00
Page	Description	Page	Description
7-68	[7.4.4.5(2) Rx Ethernet frame] (No caution)	7–74	[7.4.4.5(2) Rx Ethernet frame] Caution: If the AFILLTEREN bit of the GMAC_RXMODE register is set to 1, it is impossible to recover the destination MAC address because the MAC Add Entry field is invalid.

No.53 7.4.4.5(2) Rx Ethernet frame Patterns of the Rx Ethernet frame data format added.

	V9.00		V10.00
Page	Description	Page	Description
7-68	[7.4.4.5(2) Rx Ethernet frame] (No description)	to	[7.4.4.5(2) Rx Ethernet frame] (a) When Rx TCPIP accelerator is enabled and a frame has no TCP/UDP packet (b) When Rx TCPIP accelerator is enabled and a frame has TCP/UDP packets (c) When Rx TCPIP accelerator is disabled

No.54 7.4.5 TCPIP accelerator function

Description of the TCPIP accelerator function newly added.

	V9.00		V10.00
Page	Description	Page	Description
-	(No description)	7-78	[7.4.5 TCPIP accelerator function]
		to	
		7-79	

No.55 7.5.1 Appending Padding to the MAC Header Section within the TX Frame

Padding to the MAC header section within the Tx frame modified

	V9.00		V10.00				
Page	Description	Page	Description				
7-69	[7.5.1 Appending Padding to the MAC Header Section within the TX Frame] In the gigabit Ethernet MAC, a transmission frame is normally composed of the 14-byte MAC header plus 2 bytes of padding so that the data are handled in word units.	7–80	[7.5.1 Appending Padding to the MAC Header Section within the TX Frame] In the gigabit Ethernet MAC, a transmission frame is normally composed of the 14-byte MAC header plus 2 bytes of padding so that the TCPIP accelerator handles the data. (omitted) Refer to section 7.4.5.1, Transmission Using the TCPIP Accelerator, for detail.				

No.56 7.5.2 Erroneous Judgment about Checksum Validation at Specific Packet Reception

Precaution on the Rx TCPIP accelerator added

V9.00			V10.00				
Page	Description	Page	Description				
-	(No description)	7–80	[7.5.2 Erroneous Judgment about Checksum Validation at Specific Packet Reception]				

No.57 7.5.3 Error of Rx Frame Information at RX FIFO Overflow

Precaution and workaround on Rx FIFO Overflow added

	V9.00		V10.00		
Page	Description	Page	Description		
-	(No description)	7-80	[7.5.3 Error of Rx Frame Information at RX FIFO Overflow]		
		to			
		7-84			

No.58 7.5.4 Error of Rx Frame Information at Reception of the Frame more than 64 bytes with padding

Precaution and workaround on receiving the Frame more than 64 bytes with padding added

V9.00			V10.00		
Page	Description	Page Description			
_	(No description)	7-84	[7.5.4 Error of Rx Frame Information at Reception of the Frame more than 64 bytes with padding]		
		to			
		7-85			

No.59 8.2 Characteristics

Interrupt and I/O signals of Ethernet Switch added

	V9.00					V10.00					
Page	Description	Page				Description					
8-2	[8.2 Characteristics] (No description)	8-2		racteristics] ot Signals of Etherne	et Switch	1		Co	onnected t	0	
			Excep-ti on No.	Name	Ed	Interrupt Source	NVIC	HW- RTOS		Real- Time Port	Timer
			54 55 56	INTETHSWDLR INTETHSWSEC	Ether	SWITCH Timer interrupt SWITCH DLR interrupt SWITCH SEC interrupt	0	0	0	0	0
				s of Ethernet Switch	I/O	ling MII Pins) Function EtherSwitch event output per second		Share P24	ed Port	Ac High	ctive

No.60 8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK)

Positions of 0 and 1 for description of the bits of the ETHPHYLNK register corrected.

	V9.00	V10.00		
Page	Description	Page	Description	
8-6	[8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK)]	8-6	[8.3.2.1 Ethernet PHY LINK Mode Register (ETHPHYLNK)]	
	[3 CATLINK1]		[3 CATLINK1]	
	1: The PHYLINK signal is active high.		0: The PHYLINK signal is active high.	
	0: The PHYLINK signal is active low (initial value).		1: The PHYLINK signal is active low (initial value).	
	[2 CATLINKO]		[2 CATLINKO]	
	1: The PHYLINK signal is active high.		0: The PHYLINK signal is active high.	
	0: The PHYLINK signal is active low (initial value).		1: The PHYLINK signal is active low (initial value).	
	[1 SWLINK1]		[1 SWLINK1]	
	1: The PHYLINK signal is active low (initial value)		0: The PHYLINK signal is active low (initial value)	
	0: The PHYLINK signal is active high.		1: The PHYLINK signal is active high.	
	[0 SWLINK0]		[0 SWLINK0]	
	1: The PHYLINK signal is active low (initial value)		0: The PHYLINK signal is active low (initial value)	
	0: The PHYLINK signal is active high.		1: The PHYLINK signal is active high.	

No.61 10.1 Features

Notations of the pins unified. Duplicate description deleted.

V9.00		V10.00	
Page	Description	Page	Description
10-1	[10.1 Features]	10-1	[10.1 Features]
to	Remark: CS areas can be assigned to the area between addresses 1000 0000H and 1FFF_FFFFH	to	Remark: Chip select areas can be assigned to the area between addresses 1000 0000H and
10-2	by using the SMADSEL register. (Specifiable in 16 MB units)	10-2	1FFF_FFFFH by using the SMADSEL register. (Specifiable in 16 MB units)
	· WAITZ signal control		· Wait signal control
	- Up to four WAITZ signals can be input.		- Up to four wait signals (WAITZ, WAITZ1 to WAITZ3) can be input.
	- The active level of the WAIT signal can be changed.		- The active level of the wait signals can be changed.
	· BUSCLK signal masking		· BUSCLK signal masking
	- Output the BUSCLK signal only while the CSZx signal is active.		- Output the BUSCLK signal only while the CSZ0 to CSZ3 signal is active.
	- Output only while the CS signal is active.		
	· Write enable control		· Write enable control
	- Keep the WRZx signal active while the CSZx signal is active.		- Keep the WRZ0 to WRZ3 signal active while the CSZ0 to CSZ3 signal is active.
	· Control of data read timing: Read data and WAIT signal		· Control of data read timing: Read data and wait signals
	- Read data and the WAITZx signal are taken in at the rising edge of BUSCLK.		- Read data and the wait signals (WAITZ, WAITZ1 to WAITZ3) are taken in at the rising edge of
			BUSCLK.
	- Read data and the WAITZx signal are taken in at the falling edge of BUSCLK.		- Read data and the wait signals (WAITZ, WAITZ1 to WAITZ3) are taken in at the falling edge of
			BUSCLK.

No.62 10.2 Control Registers

Register names and symbols corrected.

	V9.	00			V10.00				
ge	[Description		Page	Description				
-3	[10.2 Control Registers] [Table 10.1 Synchronous Burst Access Memo	ry Controller Control Reg	isters]	10-3	[10.2 Control Registers] [Table 10.1 Synchronous Burst Access Memory Controller Control	ol Registers]			
	Register Name	Symbol	Address		Register Name	Symbol	Address		
	WAITZ select register	WAITZSEL	4001 0108H		WAITZ select register	WAITZSEL	4001 0108H		
	External memory interface area select register 0	SMADSEL0	4001 0110H		Synchronous burst access memory controller area select register 0	SMADSEL0	4001 0110H		
	External memory interface area select register 1	SMADSEL1	4001 0114H		Synchronous burst access memory controller area select register 1	SMADSEL1	4001 0114H		
	External memory interface area select register 2	SMADSEL2	4001 0118H		Synchronous burst access memory controller area select register 2	SMADSEL2	4001 0118H		
	External memory interface area select register 3	SMADSEL3	4001 011CH		Synchronous burst access memory controller area select register 3	SMADSEL3	4001 011CH		
	BUSCLK division setting register	BCLKSEL	4001 0120H		BUSCLK division setting register	BCLKSEL	4001 0120H		
	SMC operating mode setting register	SMC352MD	4001 0124H		Synchronous burst access memory controller operation mode setting register	SMCMD	4001 0124H		
	SMC direct command register	DIRECT_CMD	400A 8010H		Synchronous burst access memory controller direct command register	DIRECTCMD	400A 8010H		
	SMC cycle setting register	SET_CYCLES	400A 8014H		Synchronous burst access memory controller cycle setting register	SETCYCLES	400A 8014H		
	SMC mode setting register	SET_OPMODE	400A 8018H		Synchronous burst access memory controller mode setting register	SETOPMODE	400A 8018H		
	SMC refresh setting register	REF_PERIOD0	400A 8020H		Synchronous burst access memory controller refresh setting register	REFRESH0	400A 8020H		
	SMC CS0 cycle register	SRAM_CYCLES0_0	400A 8100H		Synchronous burst access memory controller CS0 cycle register	SRAM_CYCLES0_0	400A 8100H		
	SMC CS0 mode register	OPMODE0_0	400A 8104H		Synchronous burst access memory controller CS0 mode register	OPMODE0_0	400A 8104H		
	SMC CS1 cycle register	SRAM_CYCLES0_1	400A 8120H		Synchronous burst access memory controller CS1 cycle register	SRAM_CYCLES0_1	400A 8120H		
	SMC CS1 mode register	OPMODE0_1	400A 8124H		Synchronous burst access memory controller CS1 mode register	OPMODE0_1	400A 8124H		
	SMC CS2 cycle register	SRAM_CYCLES0_2	400A 8140H		Synchronous burst access memory controller CS2 cycle register	SRAM_CYCLES0_2	400A 8140H		
	SMC CS2 mode register	OPMODE0_2	400A 8144H		Synchronous burst access memory controller CS2 mode register	OPMODE0_2	400A 8144H		
	SMC CS3 cycle register	SRAM_CYCLES0_3	400A 8160H		Synchronous burst access memory controller CS3 cycle register	SRAM_CYCLES0_3	400A 8160H		
	SMC CS3 mode register	OPMODE0_3	400A 8164H		Synchronous burst access memory controller CS3 mode register	OPMODE0 3	400A 8164H		

No.63 10.2.1 Wait Signals Selection Register (WAITZSEL)

Register name modified.

Notations of the pins unified.

Description of the WSEL0n to WSEL3n bits corrected.

	V9.00		V10.00				
Page	Description	Page	Description				
10-4	[10.2.1 WAITZ Selection Register (WAITZSEL)]	10-4	[10.2.1 Wait Signals Selection Register (WAITZSEL)]				
to	[31 to 28 ESWT3 to ESWT0]	to	[31 to 28 ESWT3 to ESWT0]				
10-5	Select the active level of the WAITZ input signals.	10-5	Select the active level of the wait input signals (WAITZ, WAITZ1 to WAITZ3).				
	[15 to 12 WSEL3n]		[15 to 12 WSEL3n]				
	0000: Use the WAITZ3 pin as the WAIT pin		0000: The WAITZ3 pin is not used as the WAIT pin.				
	xxx1: Enable input from the WAITZ pin for access to the CSZ0 area.		xxx1: Enable input from the wait pin for access to the CSZ0 area.				
	xx1x: Enable input from the WAITZ pin for access to the CSZ1 area.		xx1x: Enable input from the wait pin for access to the CSZ1 area.				
	x1xx: Enable input from the WAITZ pin for access to the CSZ2 area.		x1xx: Enable input from the wait pin for access to the CSZ2 area.				
	1xxx: Enable input from the WAITZ pin for access to the CSZ3 area.		1xxx: Enable input from the wait pin for access to the CSZ3 area.				
	[11 to 8 WSEL2n]		[11 to 8 WSEL2n]				
	0000: Use the WAITZ2 pin as the WAIT pin		0000: The WAITZ2 pin is not used as the WAIT pin.				
	xxx1: Enable input from the WAITZ pin for access to the CSZ0 area.		xxx1: Enable input from the wait pin for access to the CSZ0 area.				
	xx1x: Enable input from the WAITZ pin for access to the CSZ1 area.		xx1x: Enable input from the wait pin for access to the CSZ1 area.				
	x1xx: Enable input from the WAITZ pin for access to the CSZ2 area.		x1xx: Enable input from the wait pin for access to the CSZ2 area.				
	1xxx: Enable input from the WAITZ pin for access to the CSZ3 area.		1xxx: Enable input from the wait pin for access to the CSZ3 area.				
	[7 to 4 WSEL1n]		[7 to 4 WSEL1n]				
	0000: Use the WAITZ1 pin as the WAIT pin		0000: The WAITZ1 pin is not used as the WAIT pin.				
	xxx1: Enable input from the WAITZ pin for access to the CSZ0 area.		xxx1: Enable input from the wait pin for access to the CSZ0 area.				
	xx1x: Enable input from the WAITZ pin for access to the CSZ1 area.		xx1x: Enable input from the wait pin for access to the CSZ1 area.				
	x1xx: Enable input from the WAITZ pin for access to the CSZ2 area.		x1xx: Enable input from the wait pin for access to the CSZ2 area.				
	1xxx: Enable input from the WAITZ pin for access to the CSZ3 area.		1xxx: Enable input from the wait pin for access to the CSZ3 area.				
	[3 to 0 WSEL0n]		[3 to 0 WSEL0n]				
	0000: Use the WAITZ pin as the WAIT pin		0000: The WAITZ pin is not used as the WAIT pin.				
	xxx1: Enable input from the WAITZ pin for access to the CSZ0 area.		xxx1: Enable input from the wait pin for access to the CSZ0 area.				
	xx1x: Enable input from the WAITZ pin for access to the CSZ1 area.		xx1x: Enable input from the wait pin for access to the CSZ1 area.				
	x1xx: Enable input from the WAITZ pin for access to the CSZ2 area.		x1xx: Enable input from the wait pin for access to the CSZ2 area.				
	1xxx: Enable input from the WAITZ pin for access to the CSZ3 area.		1xxx: Enable input from the wait pin for access to the CSZ3 area.				

No.64 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3)

Notations of the pins unified.

Description in cautions modified.

	V9.00	V10.00				
Page	Description	Page	Description			
10-6	[10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3)]	10-6	[10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3)			
	These registers are used to specify the allocation of the CSZ0 to CSZ areas. Before changing the initial value, be sure to copy the program to an area other than the external memory area.		These registers are used to specify the allocation of the CSZ0 to CSZ3 areas. Before changing the initial value, be sure to copy the program to an area other than the external memory area.			
	Caution: Access to the memory controller area is prohibited while these registers are being set up. Store programs in another area before running them.		Caution: When setting these registers, only do so while the external memory area (1000 0000H to 1FFF FFFFH) is not accessed. Store programs in another area before running them.			

No.65 10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3)

Description in cautions modified.

Remark 2 added.

	V9.00	V10.00			
Page	Description	Page	Description		
10-7	[10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3)]	10-7	[10.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3)		
	Cautions 1. The total size of all CSZ areas is 256 MB. 2. The specifiable address space is from 1000 0000H to 1FFF FFFFH. 3. The CSZ areas must not overlap. Specify base addresses and sizes such that the CSZ areas do not overlap. 4. Access to the memory controller area is prohibited while these registers are being set up. Store programs in another area before running them.		Cautions 1. The total size of all CSZn areas is 256 MB. 2. The specifiable address space is from 1000 0000H to 1FFF FFFFH. 3. The CSZn areas must not overlap. Specify base addresses and sizes such that the CSZ areas do not overlap. 4. When setting these registers, only do so while the external memory area (1000 0000H to 1FFF FFFFH) is not accessed. Store programs in another area before running them.		
	Remark: Example of address area calculation Base address ([31:24]) = access address [31:24] and size value [7:0] If the CSZ1 area is allocated from addresses 1300 0000H to 13FF FFFFH SMADSEL1: 1300_00FFH If the CSZ1 area is allocated from addresses 1800 0000H to 1FFF FFFFH SMADSEL1: 1800_00F8H		Remarks 1. Example of address area calculation Base address ([31:24]) = access address [31:24] and size value [7:0] If the CSZ1 area is allocated from addresses 1300 0000H to 13FF FFFFH SMADSEL1: 1300_00FFH If the CSZ1 area is allocated from addresses 1800 0000H to 1FFF FFFFH SMADSEL1: 1800_00F8H 2. n = 0 to 3		

No.66 10.2.3 Bus Clock Division Setting Register (BCLKSEL)

Register name modified.

Description modified.

Description in caution 2 modified.


	V9.00			V10.00			
Page	Description		Page			Description	
10-8	[10.2.3 BUSCLK Division Setting Register (BCLKSEL)] This register is used to divide BUSCLK for the external memory burst access memory controller. A division factor of 2 to 6 can be depending on the level of the MEMCSEL pin. Cautions 2. Access to the memory controller area is prohibited when Store programs in another area before running them.	e specified. The initial value varies lile this register is being set up.	10-8	This register synchronous divided by 6. Cautions 2. V	is used to burst acce When settin 1000 0000h Store progra	on Setting Register (BCLKSEL)] I frequency-divide the internal bus clock and BUSCLK pin (100 MHz) when the ess memory controller is used. The division ratio ranges from divided by 2 to get this register, only do so while the external memory area H to 1FFF FFFFH) is not accessed. ams in another area before running them.	
	BCLKSEL 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0					4001 0120H 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
	Bit Position Bit Name Function			Bit Position	Bit Name	Function	
	31 to 4 Reserved. When writing to these bits, write 0. When rea 3 to 0 BCLK2 to 0 Select the division factor of BUSCLK used by the extern 000: Divided by 2 (Duty ratio: High 1, Low 1) 001: Divided by 3 (Duty ratio: High 1, Low 2) 010: Divided by 4 (Duty ratio: High 1, Low 1) 011: Divided by 5 (Duty ratio: High 2, Low 3) 100: Divided by 6 (initial value) Duty ratio: High 1, Low Other than above: Setting prohibited	al memory interface.		31 to 4 3 to 0	BCLK2 to 0	Reserved. When writing to these bits, write 0. When read, 0 is returned. Select the division ratio of the internal bus clock and BUSCLK pin (100 MHz). 000: Divided by 2 (Duty ratio: High 1, Low 1) 001: Divided by 3 (Duty ratio: High 1, Low 2) 010: Divided by 4 (Duty ratio: High 1, Low 1) 011: Divided by 5 (Duty ratio: High 2, Low 3) 100: Divided by 6 (Duty ratio: High 1, Low 1) (initial value) Other than above: Setting prohibited	

No.67 10.2.4 Synchronous Burst Access Memory Controller Operation Mode Setting Register (SMCMD)

Section title and register symbol corrected.

Description of the SMCCLKTH bit corrected.

Description in caution 2 modified.



No.68 10.2.5 Synchronous Burst Access Memory Controller Direct Command Register (DIRECTCMD)

Section title, register name, and register symbol corrected.

Remark added with correction of the register symbol.

	V9.00		V10.00				
Page	Description	Page	Description				
10-10	[10.2.5 Synchronous Burst Access Memory Controller Direct Command Register (DIRECT_CMD)] This register is used to apply the values set to the cycle setting register (SET_CYCLE) and mode setting register (SET_OPMODE) to the SET_CYCLE register and SET_OPMODE register in each CS area. By writing to this register, the values to these registers are applied to the corresponding registers in each CS area.	10-10	[10.2.5 Synchronous Burst Access Memory Controller Direct Command Register (DIRECTCMD)] This register is used to apply the values set in the synchronous burst access memory controller cycle setting register (SETCYCLES) and synchronous burst access memory controller mode setting register (SETOPMODE) to the synchronous burst access memory controller CSZn cycle register (SRAM_CYCLES0_n) and synchronous burst access memory controller CSZn mode register (OPMODE0_n) in each chip select area. By writing to this register, the values in these registers are applied to the corresponding registers in each chip select area.				
	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Address 400A 8010H DIRECT_CMD 0 0 0 0 0 0 0 W W 0 0 0 0 0 0 0 0 0 0		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Address 400A 8010H Initial value R/W 0 0 0 0 0 0 0 0 W W 0 0 0 0 0 0 0 0 0				
	Bit Position Bit Name Function 31 to 26, 20 to 0 — Reserved. When writing to these bits, write 0. When read, 0 is returned.		Bit Position Bit Name Function				
	25 to 23 CHIP_NMBR Specify the CS number: 000: Apply values to the CS1 egisters. 011: Apply values to the CS2 registers. 011: Apply values to the CS3 registers. 1xx: Setting prohibited 1xx: Setting prohibited		31 to 26, 20 to 0 — Reserved. When writing to these bits, write 0. When read, 0 is returned. 25 to 23 CHIP_NMBR Select the chip select area to which the register values are applied. 000: Apply values to the CSZ0 registers. 001: Apply values to the CSZ2 registers. 010: Apply values to the CSZ2 registers. 011: Apply values to the CSZ3 registers.				
	22, 21 CMD_TYPE Specify the command type. 10: Register update Other than above: Setting prohibited		22 to 21 CMD_TYPE Specify the command type. 10: Register update Other than above: Setting prohibited				
	(No remark)		Remark: n = 0 to 3				

No.69 10.2.6 Synchronous Burst Access Memory Controller Cycle Setting Register (SETCYCLES)


Section title, register name, and register symbol corrected.

			V9.00		V10.00			
Page			Description	Page			Description	
0–11	[10.2.6 Cycle Setting Register (SET_CYCLE)] This register is used to specify the clock cycles used for access to SRAM. Specify values in this register and SMC mode setting register, and then apply the values to each CS area by using the SMC direct command register.					gister is us values in MODE), a	ous Burst Access Memory Controller Cycle Setting Register (SETCYCLES)] sed to specify the clock cycles used for access to SRAM. In this register and synchronous burst access memory controller mode setting regist and then apply the values to each chip select area by using the synchronous burst controller direct command register (DIRECTCMD).	
	SET_CYC	LE 0 0 0 0	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Address 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			SET 0	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Address 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 W W W W W W W W W	
	Bit Po	osition Bit Na	me Function			Bit Position	n Bit Name Function	
	31 to	21 —	Reserved. When writing to these bits, write 0.			31 to 21	Reserved. When writing to these bits, write 0.	
	20	WE_TIM	Specify when to assert the WRSTBZ signal. This setting is enabled when performing asynchronous access in multiplexed bus mode. 0: 2 cycles after the CSZ signal is asserted. 1: The same time as the CSZ signal is asserted.			20	WE_TIME Specify when to assert the WRSTBZ signal. This setting is enabled when performing asynchronous access in multiplexed bus mode. 0: 2 cycles after the CSZ0 to CSZ3 signal is asserted. 1: The same time as the CSZ0 to CSZ3 signal is asserted.	
	19 to	17 T_TR	Specify the turnaround time inserted between SRAM access cycles. (tTR) 000: Setting prohibited 001: 1 clock cycle 111: 7 clock cycles The turnaround time is inserted when the following types of consecutive access are performed: - Read access -> Write access - Write access -> Read access - Read access -> Read access - Read access -> Read access to another Sarea - The turnaround time is always inserted in multiplexed bus mode.			19 to 17	T_TR Specify the turnaround time inserted between SRAM access cycles. (ITR) 000: Setting prohibited 001: 1 clock cycle 111: 7 clock cycles The turnaround time is inserted when the following types of consecutive access are performed: - Read access -> Write access - Write access -> Read access - Read access -> Read access to another thip select area - The turnaround time is always inserted in multiplexed bus mode.	
	16 to	14 T_PC	Specify the page access time when reading a page. (tPC) Page access is enabled when performing asynchronous access in separate bus mode. 000: Setting prohibited 001: 1 clock cycle			16 to 14	T_PC Specify the page access time when reading a page. (tPC) Page access is enabled when performing asynchronous access in separate bus mode. 000: Setting prohibited 001: 1 clock cycle 111: 7 clock cycles	
	13 to	11 T_WP	111: 7 clock cycles Specify the time during which WRSTBZ is asserted. (tWP) 000: Setting prohibited 001: 1 clock cycle 111: 7 clock cycles If the SMCWETH bit of the MC352MD register is 1, the WRSTBZ signal remains active while the CS signal is active, regardless of the value set to the T_WP signal.			13 to 11	T_WP Specify the time during which WRSTBZ is asserted. (tWP) 000: Setting prohibited 001: 1 clock cycle 111: 7 clock cycles If the SMCWETH bit of the SMCMD register is 1, the WRSTBZ signal remains active while the CSZ0 to CSZ3 signal is active, regardless of the value set to the T_WP signal.	

No.70 10.2.6 Synchronous Burst Access Memory Controller Cycle Setting Register (SETCYCLES)

Caution on the T WC and T RC bits moved to Note 2.

Description of the T_CEOE, T_WC, and T_RC bits modified.



No.71 10.2.7 Synchronous Burst Access Memory Controller Mode Setting Register (SETOPMODE)

Section title, register name, and register symbol corrected.

Description of the ADV bit corrected.

Notations of the pins unified.

A point to note on the WR_BL bits moved below the table as Note.

				V9.00						V10.00
age				Description	Pa	age				Description
-13	[10.2.7 Synchronous Burst Access Memory Controller Mode Setting Register (SET_OPMODE)] This register is used to specify the mode for access to SRAM. Specify values in this register and SMC cycle setting register, and then apply the values to each CS					10-13	This reg	[10.2.7 Synchronous Burst Access Memory Controller Mode Setting Register (SETOPMODE)] This register is used to specify the mode for access to SRAM. Specify values in this register and synchronous burst access memory controller cycle setting regist		
	area by using the SMC direct command register. 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Address						(SETCY	CLES), ar	nd then apply controller dire	y the values to each chip select area by using the synchronous buct command register (DIRECTCMD). 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Address
	BELS_TIME BURST_ALIGN BURST_ALIGN BURST_ALIGN BURST_ALIGN BURST_ALIGN BURST_ALIGN BURST_ALIGN BURST_ALIGN ANA BURST_ALIGN ANA						SE			BURST_ALIGN WWR_SYNC WWR
		Bit Position 31 to 16	Bit Name	Function Reserved. When writing to these bits, write 0.				Bit Position 31 to 16	Bit Name	Function Reserved. When writing to these bits, write 0.
			BURST_ALIGN	Specify the burst boundary.				15 to 13	BURST_ALIGN	Specify the burst boundary.
			BLS_TIME ADV	000: No burst boundary 001: 32-data boundary 010: 64-data boundary 011: 128-data boundary 100: 256-data boundary 100: 256-data boundary Other than above: Setting prohibited Specify when to assert the BENZ signal. 0: The same time as the CSZ signal is asserted. (Used as byte enable.) 1: The same time as the WRSTBZ signal is asserted. (Used as write byte enable.) Specify whether to enable or disable the ADVZ pin.				12	BLS_TIME	000: No burst boundary 001: 32-data boundary 010: 64-data boundary 011: 128-data boundary 100: 256-data boundary 100: 256-data boundary Chter than above: Setting prohibited Specify when to assert the BENZ0 to BENZ3 signal. 0: The same time as the CSZ0 to CSZ3 signal is asserted. (Used as byte enable.) 1: The same time as the WRSTBZ signal is asserted. (Used as write byte enable.) Specify whether to enable or disable the ADVZ pin. 0: Disabled (the ADVZ signal is fixed to high).
		40		1: The address becomes valid when the ADVZ signal is low level. The operation is as follows when the ADVZ pin is enabled: - The ADVZ signal remains active while the CS signal is active during asynchronous access in separate bus mode. - Under any other conditions, the ADVZ signal remains active only for the first clock cycle.						1: Enabled (the address is valid when the ADVZ signal is at the low level). The operation is as follows when the ADVZ pin is enabled: - The ADVZ signal remains active while the CSZ0 to CSZ3 signal is active during asynchronous access in separate bus mode. - Under any other conditions, the ADVZ signal remains active only for the first clock cycle.
		9 to 7	— WR_BL	Reserved. When writing to this bit, write 0. Specify the burst length for write access. 000: Single access 001: Up to 4 data blocks 010: Up to 8 data blocks 011: Up to 16 data blocks Other than above: Setting prohibited Only single access can be specified when performing asynchronous access. Other than above: Setting prohibited				9 to 7	WR_BL	Reserved. When writing to this bit, write 0. Specify the burst length for write access. 000: Single access

No.72 10.2.7 Synchronous Burst Access Memory Controller Mode Setting Register (SETOPMODE)


Notations of the pins unified.

A point to note on the RD_BL bits moved below the table as Note.

			V9.00		V10.00				
Page	Description							Description	
10-14	[10.2.7 Synch	ronous Burst	: Access Memory Controller Mode Setting Register (SET_OPMODE)]	10-14	[10	0.2.7 Sync	hronous Burst	t Access Memory Controller Mode Setting Register (SETOPMODE)]	
	Bit position	Bit name WR_SYNC	Function Specify the access mode for write access. 0: Asynchronous access			Bit position Bit name Function 6 WR_SYNC Specify the access mode for write access. 0: Asynchronous access 1: Synchronous access			
	5 to 3	RD_BL	Synchronous access The BUSCLK pin does not output a clock signal during asynchronous access. Specify the burst length for read access.			5 to 3	RD_BL	The BUSCLK pin does not output a clock signal during asynchronous access. Specify the burst length for read access.	
			000: Single access 001: Up to 4 data blocks 010: Up to 8 data blocks 011: Up to 16 data blocks Other than above: Setting prohibited					000: Single access Notes 001: Up to 4 data blocks 010: Up to 8 data blocks 011: Up to 16 data blocks Other than above: Setting prohibited	
	2	RD_SYNC	Only single access can be specified when performing asynchronous page read access. Other than above: Setting prohibited Specify the access mode for read access. 0: Asynchronous access 1: Synchronous access		Other than above: Setting prohibited 2 RD_SYNC Specify the access mode for read access. 0: Asynchronous access 1: Synchronous access The BUSCLK pin does not output a clock signal during asynchronous access. 1, 0 MW Specify the data bus width.				
	1, 0	MW	The BUSCLK pin does not output a clock signal during asynchronous access. Specify the data bus width. When accessing the CSO area, the BUS32EN pin determines the data bus width regardless of the setting in this field. 00: Setting prohibited 01: 16 bits 10: 32 bits			1, 0	MW	Specify the data bus width. When accessing the CSZ0 area, the BUS32EN pin determines the data bus width regardless of the setting in this field. O: Setting prohibited 01: 16 bits 10: 32 bits 11: Setting prohibited	
			11: Setting prohibited			Note:		ccess can be specified for asynchronous access other than page read access. etting is prohibited.	

No.73 10.2.8 Synchronous Burst Access Memory Controller Refresh Setting Register (REFRESH0)

Section title, register name, register symbol, and bit name corrected.



No.74 10.2.9 Synchronous Burst Access Memory Controller CSZn Cycle Setting Registers (SRAM_CYCLES0_n)

Notations of the pins unified.

Register name and register symbol corrected.

	V9.00	V10.00				
Page	Description	Page	Description			
10-15	[10.2.9 Synchronous Burst Access Memory Controller CSn Cycle Setting Registers (SRAM_CYCLES0_n)] These registers are used to reference the cycle settings specified for each CS area. The setting of each bit is the same as that of the SMC cycle setting register.	10-15	[10.2.9 Synchronous Burst Access Memory Controller CSZn Cycle Setting Registers (SRAM_CYCLES0_n)] These registers are used to reference the cycle settings specified for each chip select area. The information set in the synchronous burst access memory controller cycle setting register (SETCYCLES) can be read from each bit.			

No.75 10.2.10 Synchronous Burst Access Memory Controller CSZn Mode Registers (OPMODE0_n)


Register symbol corrected. Notations of the pins unified.

Page 10-16	These r	registers are used to alue set in the s PMODE) can be refer	Access Memory Conference the operation synchronous burst are renced by using the lo	ng mode set access mer wer-order 1	tings spenory co bits of	cified ntroller each r	for each r mode register.	n chip select area. setting register
	These r	registers are used to alue set in the s PMODE) can be refer	reference the operation synchronous burst arenced by using the lo	ng mode set access mer wer-order 1	tings spenory co bits of	cified ntroller each r	for each r mode register.	n chip select area. setting register
	The va	alue set in the s PMODE) can be refer	synchronous burst a renced by using the lo	wer-order 1	nory co 6 bits of	ntroller each r	r mode egister.	setting register
		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16	6 15 14 13 12 1	1 10 9 8	7 6 5	4 3 2	1 0 Address
	OPMODE	o o o o o o o o o o o o o o o o o o o	ADD_MASK	SURST_ALIGN	W _B E	VR_SYNC	tD_BL	
	R/W	R	R			R		R
	23 to	o 16 ADD_MASK	The value specified as the	mask address of	chip select			
		R/W Bit I 31 t 23 t	Bit Position Bit Name 31 to 24 ADD_MATCH	R/W R R Bit Position Bit Name 31 to 24 ADD_MATCH The value specified as the 23 to 16 ADD_MASK The value specified as the	R/W R R R R R R R R R R R R R R R R R R	R/W R R R R R R R R R R R R R R R R R R	R/W R R R R R R O R R Bit Position Bit Name Function 31 to 24 ADD_MATCH The value specified as the base address of chip select areas car 23 to 16 ADD_MASK The value specified as the mask address of chip select areas car	R/W R R R R R R R R R R R R R R R R R R

No.76 10.2.11 Register Setup Procedure

Register symbols corrected.

Unsupported register (DMCBUFMD) deleted.




No.77 10.3.1 Bus Clock Control

Section title and structure changed.

Register symbol corrected.

Figure illustrating operation for bus clock masking divided.

Remark added.



No.78 10.3.2 Address Output

External address pin names and address space size corrected.

		V9.00			V10.00			
Page		Description		Page	Description			
10-18	memory differs depending	-	es memory controller to the external er, the valid address signal is always	10-19		on the external bus width, however, th	s memory controller to the external e valid address signal is always output	
	Bus Width	Address on Memory Map (4 GB Space)	Assignment of External Address Pins		Bus Width	Address on Memory Map (256 MB Space)	Assignment of External Address Pins	
	32 bits	Address28 to Address2 bits	A27 to A1 pins		32 bits	Address28 to Address2 bits	MA27 to MA1 pins	
	16 bits	Address27 to Address1 bits	A27 to A1 pins		16 bits	Address27 to Address1 bits	MA27 to MA1 pins	
	_							

No.79 10.3.3 Address/Data Multiplexing Feature


Table describing the address/data multiplexing feature added.

V9.00		V10.00						
Page	Description	Page	Description					
Page 10–19		_	External SRAM pins MA27 to MA1 MD31 to MD16	(ADMUX 16-bit bus mode (BUS32EN = 0) Address27 to Address1	Des	In multiples (ADMUX 16-bit bus mode (BUS32EN = 0) Address27 to Address1	xed bus mode MODE = 1) 32-bit bus mode (BUS32EN = 1) Address28 to Address2 {5'h00,Address28 to Address2} Data31 to Data0	Remark The address signal is output regardless of the mode. For the address output timing in multiplexed bus mode, see "10.4 Memory Access
			Ri W Syn Ri	Enabled rite: Figure 10.13 Enabled, WE chronous access ead: Figure 10.16	Asynchronous SR/ Asynchronous SR/ _TIME = 0 Synchronous SRAI	AM, Multiplexed B		Timing Example".

No.80 10.3.4 Write Enable Signal (WRZn) Cycle Extension

Register symbol corrected.


Remark added.



No.81 10.3.5 Controlling the Data Read Timing

Register symbol corrected.

Remark added and corrected.




No.82 10.3.6 Wait Signals Control

Notations of the pins unified.

Remark added.

	V9.00	V10.00					
Page	Description	Page	Description				
(WAITZn) for CS areas.	t access memory controller can use up to four external wait input pins. The WAITZSEL register is used to specify which external wait input pin is to a area. It is also possible to assign one WAITZ pin to all four CS areas.	10-22	[10.3.6 Wait Signals Control] The synchronous burst access memory controller can use up to four external wait input pins (WAITZ, WAITZ1 to WAITZ3) for chip select areas. The WAITZSEL register is used to specify which external wait input pin is to be assigned to which chip select area. It is also possible to assign one wait pin to all four chip select areas. For how to connect an R-IN32M3, the external devices, and external memory interface pins, refer to the R-IN32M3 Series User's Manual: Board Design. (1) Connection example 1				
logic.	IN32M3 CSZ0 WAITZ CSZ1 External Device 0 CSZ WAITZ External Device 1 CSZ WAITZ External Device 2 CSZ WAITZ External Device 3 CSZ WAITZ		Four external devices are connected. The wait signals are connected by using WAITZ via wired OR logic. R-IN32M3 CSZ0 WAITZ External Device 0 CSZ WAITZ External Device 1 CSZ WAITZ External Device 2 CSZ WAITZ External Device 3 CSZ WAITZ				


No.83 10.3.6 Wait Signals Control



No.84 10.3.6 Wait Signals Control

Notations of the pins unified.

Remark added.



No.85 10.3.8 Switching External Memory Area Mapping

Notations of the pins unified.

Description in caution 4 modified.

	V9.00	V10.00				
Page	Description	Page	Description			
10-25	[10.3.8 Switching External Memory Area Mapping] For the synchronous burst access memory controller, the address map and size of the CS areas can be changed by using the SMADSEL0 to SMADSEL3 registers.	10-26	[10.3.8 Switching External Memory Area Mapping] For the synchronous burst access memory controller, the address map and size of the chip select areas can be changed by using the SMADSEL0 to SMADSEL3 registers.			
	Cautions 1. The total size of all the CSZ areas is 256 MB. 2. The specifiable address space is from 1000 0000H to 1FFF FFFFH. 3. The CSZ areas must not overlap. Specify base addresses and sizes such that the CSZ areas do not overlap. 4. Access to the memory controller area is prohibited while these registers are being set up. Store programs in another area before running them.		Cautions 1. The total size of all the chip select areas is 256 MB. 2. The specifiable address space is from 1000 0000H to 1FFF FFFFH. 3. The chip select areas must not overlap. Specify base addresses and sizes such that the chip select areas do not overlap. 4. When setting the registers, only do so while the external memory area (1000 0000H to 1FFF FFFFH) is not accessed. Store programs in another area before running them.			


No.86 10.4 Memory Access Timing Example

Figure 10.23 added to the table.

V9.00					V10.00				
ige	Description				Page	Description			
-26		Memory Access Timing Example] 10.2 Memory Access Timing Examples			12-27	[10.4 Memory Access Timing Example] Table 10.2 Memory Access Timing Examples			
	Figure	Memory Type	Access Conditions	Page		Figure	Memory Type	Access Conditions	Page
	Figure 10.4	Asynchronous SRAM	Read access, separate bus mode, ADVZ enabled	10-27		Figure 10.7	Asynchronous SRAM	Read access, separate bus mode, ADVZ enabled	10-28
	Figure 10.5	Asynchronous SRAM	Read access, separate bus mode, ADVZ disabled	10-28		Figure 10.8	Asynchronous SRAM	Read access, separate bus mode, ADVZ disabled	10-29
	Figure 10.6	Page ROM	Read access, separate bus mode, ADVZ enabled	10-29		Figure 10.9	Page ROM	Read access, separate bus mode, ADVZ enabled	10-30
	Figure 10.7	Asynchronous SRAM	Read access, multiplexed bus mode, ADVZ enabled	10-30		Figure 10.10	Asynchronous SRAM	Read access, multiplexed bus mode, ADVZ enabled	10-31
	Figure 10.8	Asynchronous SRAM	Write access, separate bus mode, ADVZ disabled	10-31		Figure 10.11	Asynchronous SRAM	Write access, separate bus mode, ADVZ disabled	10-32
	Figure 10.9	Asynchronous SRAM	Write access, separate bus mode, ADVZ enabled	10-32		Figure 10.12	Asynchronous SRAM	Write access, separate bus mode, ADVZ enabled	10-33
	Figure 10.10	Asynchronous SRAM	Write access, multiplexed bus mode, ADVZ enabled, WE_TIME = 0	10-33		Figure 10.13	Asynchronous SRAM	Write access, multiplexed bus mode, ADVZ enabled, WE_TIME = 0	10-34
	Figure 10.11	Asynchronous SRAM	Write access, multiplexed bus mode, ADVZ enabled, WE_TIME = 1	10-34		Figure 10.14	Asynchronous SRAM	Write access, multiplexed bus mode, ADVZ enabled, WE_TIME = 1	10-35
	Figure 10.12	Synchronous SRAM	Read access, separate bus mode, ADVZ enabled	10-35		Figure 10.15	Synchronous SRAM	Read access, separate bus mode, ADVZ enabled	10-36
	Figure 10.13	Synchronous SRAM	Read access, multiplexed bus mode, ADVZ enabled	10-36		Figure 10.16	Synchronous SRAM	Read access, multiplexed bus mode, ADVZ enabled	10-37
	Figure 10.14	Synchronous SRAM	4-data burst read access, multiplexed bus mode, ADVZ enabled	10-37		Figure 10.17	Synchronous SRAM	4-data burst read access, multiplexed bus mode, ADVZ enabled	10-38
	Figure 10.15	Synchronous SRAM	Write access, separate bus mode, ADVZ enabled	10-38		Figure 10.18	Synchronous SRAM	Write access, separate bus mode, ADVZ enabled	10-39
	Figure 10.16	Synchronous SRAM	8-data burst write access, separate bus mode, ADVZ enabled	10-39		Figure 10.19	Synchronous SRAM	8-data burst write access, separate bus mode, ADVZ enabled	10-40
	Figure 10.17	Synchronous SRAM	Write access, multiplexed bus mode, ADVZ enabled	10-40		Figure 10.20	Synchronous SRAM	Write access, multiplexed bus mode, ADVZ enabled	10-41
	Figure 10.18	Synchronous SRAM	4-data burst write access, multiplexed bus mode, ADVZ enabled	10-41		Figure 10.21	Synchronous SRAM	4-data burst write access, multiplexed bus mode, ADVZ enabled	10-42
	Figure 10.19	Synchronous SRAM	External wait timing	10-42		Figure 10.22	Synchronous SRAM	Read, external wait timing	10-43
						Figure 10.23 <r></r>	Synchronous SRAM	Write, external wait timing	10-44


No.87 10.4.1 Asynchronous Access Timing

Supplementary explanation and remark added to figures 10.7.




No.88 10.4.1 Asynchronous Access Timing

Supplementary explanation and remark added to figures 10.8.




No.89 10.4.1 Asynchronous Access Timing

Supplementary explanation and remark added to figures 10.9.




No.90 10.4.1 Asynchronous Access Timing

Supplementary explanation and remark added to figures 10.10.




No.91 10.4.1 Asynchronous Access Timing

Supplementary explanation and remark added to figures 10.11.




No.92 10.4.1 Asynchronous Access Timing

Supplementary explanation and remark added to figures 10.12.




No.93 10.4.1 Asynchronous Access Timing

Supplementary explanation and remark added to figures 10.13.




No.94 10.4.1 Asynchronous Access Timing

Supplementary explanation and remark added to figures 10.14.




No.95 10.4.2 Synchronous Access Timing

Supplementary explanation and remark added to figures 10.15.




No.96 10.4.2 Synchronous Access Timing

Supplementary explanation and remark added to figures 10.16.




No.97 10.4.2 Synchronous Access Timing

Supplementary explanation and remark added to figures 10.17.




No.98 10.4.2 Synchronous Access Timing

Supplementary explanation and remark added to figures 10.18.




No.99 10.4.2 Synchronous Access Timing

Supplementary explanation and remark added to figures 10.19.




No.100 10.4.2 Synchronous Access Timing

Supplementary explanation and remark added to figures 10.20.




No.101 10.4.2 Synchronous Access Timing

Supplementary explanation and remark added to figures 10.21.




No.102 10.4.3 Wait Timing

Supplementary explanation and remark added to figure 10.22.



No.103 10.4.3 Wait Timing

Figure 10.23 newly added.



No.104 12.5 Example of Configuration


Serial flash ROM memory controller setup examples newly added.

V9.00			V10.00			
Page	Description	Page	Description			
-	No description	12-26	[12.5 Example of Configuration]			
		to				
		12-34				

No.105 13.9.1 Setting Example 1 (Register Mode, Single Transfer Mode, and Hardware Trigger) Interrupt symbol corrected.

		V9.00		V10.00				
Page		Description	Page	Description				
13-136	Table 13.35 Channel	e 1 (Register Mode, Single Transfer Mode, and Hardware Trigger)] Configuration Register (CHCFG1) Settings of Setting Example 1] 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Address 27 27 28 29 29 29 29 29 29 29 29 29 29 29 29 29	13-136	[13.9.1 Setting Example 1 (Register Mode, Single Transfer Mode, and Hardware Trigger)] [Table 13.35 Channel Configuration Register (CHCFG1) Settings of Setting Example 1] 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Address				
	Bit Position Bit Name	Description		Bit Pos	sition Bit Name	Description		
	31 DMS	0: Register mode		31	DMS	0: Register mode		
	30 REN	0: Does not execute continuously.		30	REN	0: Does not execute continuously.		
	29 RSW	29 RSW 0: Does not invert RSEL after a DMA transaction (the series of DMA transfers) is completed.				0: Does not invert RSEL after a DMA transaction (the series of DMA transfers) is completed.		
	28 RSEL	0: Uses the Next 0 register set for the next DMA transfer.		29	RSW	0: Uses the Next 0 register set for the next DMA transfer.		
	27 SBE	Stops the transfer without dumping (writing) buffer data if the operation is stopped.		27	SBE	Stops the transfer without dumping (writing) buffer data if the operation is stopped.		
	26 DIM	0: Does not mask INTDERR0 when LV is set to 0 in link mode.		26	DIM	0: Does not mask INTDMA01 :R> when LV is set to 0 in link mode.		

No.106 13.9.1 Setting Example 1 (Register Mode, Single Transfer Mode, and Hardware Trigger)



No.107 13.9.2 Setting Example 2 (Register Mode, Block Transfer Mode, and Software Trigger)

CHCFG2 register setting corrected.


		V	9.00		V10.00				
Page	Page Description			Page	Description				
13-138		ple 2 (Register Mode, B er Settings of Setting B	lock Transfer Mode, and Software Trigger)]	13-138	[13.9.2 Setting Examp [Table 13.37 Register		Block Transfer Mode, and Software Trigger)] Example 2]		
	Register	Set Value	Set Content		Register	Set Value	Set Content		
	DCTRL	0000 0001H	Set the order of priority (round robin mode).		DCTRL	0000 0001H	Set the order of priority (round robin mode).		
	N1SA2	1100 0000H	Source address		N1SA2	1100 0000H	Source address		
	N1DA2	2007 0000H	Destination address		N1DA2	2007 0000H	Destination address		
	N1TB2	0000 0080H	Number of transaction data bytes		N1TB2	0000 0080H	Number of transaction data bytes		
	CHCFG2	1045 0402H	Channel configuration		CHCFG2	1245 0402H <r></r>	Channel configuration		
	CHITVL2	0000 0000H	Minimum transfer interval		CHITVL2	0000 0000H	Minimum transfer interval		
	DTFR2	0000 0000H	Hardware trigger mask		DTFR2	0000 0000H	Hardware trigger mask		
						1	·		

No.108 13.9.2 Setting Example 2 (Register Mode, Block Transfer Mode, and Software Trigger)

"R/W" in the setting value space corrected to "Setting". Interrupt symbol corrected.

	V9.00				V10.00			
Page		Description	Page		Description			
13-139	[Table 13.38 Channel Co		13-139	[13.9.2 Setting Example 2 (Register Mode, Block Transfer Mode, and Software Trigger)] [Table 13.38 Channel Configuration Register (CHCFG2) Settings of Setting Example 2] 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Address CHCFG2 Setting Example 2 Address Address				
	Initial Value Bit Name	Description			Initial Value Bit Name	Description		
	31 DMS	0: Register mode			31 DMS	0: Register mode		
	30 REN	0: Does not execute continuously.			30 REN	0: Does not execute continuously.		
	29 RSW	0: Does not invert RSEL after a DMA transaction (the series of DMA transfers) is completed.			29 RSW	0: Does not invert RSEL after a DMA transaction (the series of DMA transfers) is completed.		
	28 RSEL	1: Uses the Next 1 register set for the next DMA transfer.			28 RSEL	1: Uses the Next 1 register set for the next DMA transfer.		
	27 SBE	Stops the transfer without dumping (writing) buffer data if the operation is stopped.			27 SBE	Stops the transfer without dumping (writing) buffer data if the operation is stopped.		
	26 DIM	0: Does not mask INTDERR0 when LV is set to 0 in link mode.			26 DIM	0: Does not mask INTDMA02< R> when LV is set to 0 in link mode.		
				' '				

No.109 13.9.2 Setting Example 2 (Register Mode, Block Transfer Mode, and Software Trigger)




No.110 13.9.3 Setting Example 3 (Register Mode: Continuous Execution, Block Transfer Mode, and Software Trigger)

"R/W" in the setting value space corrected to "Setting". Interrupt symbol corrected.

	V9.00				V10.00				
Page	Description					Description			
13-142	[13.9.3 Setting Example 3 (Register Mode: Continuous Execution, Block Transfer Mode, and Software Trigger)] [Table 13.41 Channel Configuration Register (CHCFG1) Settings of Setting Example 3]			13-142	Tri	[13.9.3 Setting Example 3 (Register Mode: Continuous Execution, Block Transfer Mode, and Software Trigger)] [Table 13.41 Channel Configuration Register (CHCFG1) Settings of Setting Example 3]			
	CHCFG1	30 29 28 27 26 N	3 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Address W W W W W W W W W			CHCFG1	REN RSW RSEL SBE	3 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Address 400A 286CH N	
	Bit Position	Bit Name	Description			Bit Position	Bit Name	Description	
	31	DMS	0: Register mode			31	DMS	0: Register mode	
	30	REN	1: Executes continuously (uses the Next register set selected by the RSEL bit).			30	REN	1: Executes continuously (uses the Next register set selected by the RSEL bit).	
	29	RSW	1: Inverts RSEL after a DMA transaction (the series of DMA transfers) is completed.			29	RSW	1: Inverts RSEL after a DMA transaction (the series of DMA transfers) is completed.	
	28	RSEL	0: Uses the Next 0 register set for the next DMA transfer.			28	RSEL	0: Uses the Next 0 register set for the next DMA transfer.	
	27	SBE	0: Stops the transfer without dumping (writing) buffer data if the operation is stopped.			27	SBE	Stops the transfer without dumping (writing) buffer data if the operation is stopped.	
	26	DIM	0: Does not mask INTDERR0 when LV is set to 0 in link mode.			26	DIM	0: Does not mask INTDMA01 R> when LV is set to 0 in link mode.	

No.111 13.9.3 Setting Example 3 (Register Mode: Continuous Execution, Block Transfer Mode, and Software Trigger)




No.112 13.9.4 Setting Example 4 (Link Mode, Block Transfer Mode, and Software Trigger)

Register symbols corrected. Unsupported register (DMAESEL) deleted.


	V9.00				V10.00				
Page	Description			Page	Description				
13-146	[13.9.4 Setting Example 4 (Link Mode, Block Transfer Mode, and Software Trigger)] [Table 13.46 Register Settings of Setting Example 4]			13-146	[13.9.4 Setting Example 4 (Link Mode, Block Transfer Mode, and Software Trigger)] [Table 13.46 Register Settings of Setting Example 4]				
	Register	Set Value	Settings, etc.		Register	Set Value	Settings, etc.		
	DCTRL1	0000 0001H	Set the order of priority (round robin mode).		DCTRL	0000 0001H	Set the order of priority (round robin mode).		
	NXLA_10	2001 1000H	Descriptor start address.		NXLA0	2001 1000H	Descriptor start address.		
	CHCFG_10	8000 0000H	Channel configuration.		CHCFG0	8000 0000H	Channel configuration.		
	DMAESEL	0000 0000H	Sets the DMA interface of DMA channel 0 to AHB.						

No.113 13.9.4 Setting Example 4 (Link Mode, Block Transfer Mode, and Software Trigger)



No.114 18.9.1(2) Slave operation setting procedure during single transfer mode

Figure 18.15 Slave Operation Setting Procedure during Single Transfer Mode (Sigle Master Environment) corrected.



No.115 20.1.3 CC-Link Bus Bridge Control Register 0 (CCSMC0) Bit name "CCSMC" corrected to "CCSMC0".

	V9.00	V10.00				
Page	Description	Page	Description			
20-2	[20.1.3 CC-Link Bus Bridge Control Register 0 (CCSMC0)]	20-2	[20.1.3 CC-Link Bus Bridge Control Register 0 (CCSMC0)]			
	CCSMC0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		CCSMC0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			
	Bit Position Bit Name Description 15 to 0 CCSMC 5-0 Set these bits to 11B1H.		Bit Position Bit Name Description 15 to 0 CCSMC0 5-0 Set these bits to 11B1H.			