

RENESAS TECHNICAL UPDATE

1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan
Renesas Electronics Corporation

| | | | | | | |
|--------------------|--|----------|----------------------|--|------|------|
| Product Category | MPU/MCU | | Document No. | TN-SH7-A866A/E | Rev. | 1.00 |
| Title | Notes on the ADSR Usage in the A/D Converter (ADC) | | Information Category | Technical Notification | | |
| Applicable Product | SH7210 Series | Lot No. | Reference Document | SH7211 Group Hardware Manual (REJ09B0344-0300) SH7280 Group, SH7243 Group User's Manual: Hardware (R01UH0229EJ0300) | | |
| | SH7243 Series | All lots | | | | |
| | SH7280 Series | | | | | |

This update concerns usage of the A/D converter in the products listed below.

[Precaution]

Write Access to ADSR

If setting of the ADF bit due to the end of AD conversion and clearing of the ADF bit through write access to the ADSR coincide, the value of the ADF bit may be subsequently fixed to 0.

[Countermeasures]

Apply all countermeasures described below.

- Do not write 0 to ADF while its current value is 0.
- When the ADI interrupt is in use as the trigger for DMA transfer, do not write 0 to ADF until the DMA transfer is completed.*1
- When the ADI interrupt is in use as the trigger for DTC transfer, do not write 0 to ADF until the DTC transfer is completed.*2

Note: *1 This applies to the SH7210 Series, SH7243 Series, and SH7280 Series.

Note: *2 This applies to the SH7243 Series and SH7280 Series.