RENESAS TECHNICAL UPDATE

1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan Renesas Electronics Corporation.

Product Category	MPU/MCU		Document No.	TN-R8C-A020A/E	Rev.	1.00	
Title	Note on the R8C/Mx Series		Information Category	Technical Notification			
Applicable Product	R8C/Mx Series	Lot No.	Reference Document				
Note the following for the R8C/Mx Series. 1. Note on flash memory CPU rewrite mode (EW1 mode) (1) Note When setting the FMR01 bit in the FMR0 register to 1 (CPU rewrite mode enabled) and the FMR02 bit to 1 (EW1 mode) to execute CPU rewrite mode, it may not be executed correctly. (2) Countermeasure Execute the software command in the procedure shown in Figures 1 and 2 as a countermeasure. Figure 1 shows the procedure when suspend is disabled. Figure 2 shows the procedure when suspend is enabled. When the FMR01 bit is 1 (CPU rewrite mode enabled), the FMR02 bit is 1 (EW1 mode), and the FMR20 bit is 0 (suspend disabled) ⁽¹⁾ When the FMR20 bit is 1 (CPU rewrite mode enabled), the FMR02 bit is 1 (EW1 mode), and the FMR20 bit is 0 (suspend disabled) ⁽¹⁾ Program example for the countermeasure when using the program command: MOV.B #40h.[A1] ; First command writing JMP.S CMD2 NOP CMD2: NOVB [A1],R0L ; Dummy read ⁽³⁾ LBEL: BTGT FST7 ; FIash memory status confirmed JNC LAEL: BTGT FST7 ; Flash memory status confirmed JNC LAEL: Notes: 1. When executing the read array command and clear status register command, this countermeasure is not necessary. 2. Use one of the following instructions for the second command writing:							
	Additional Flash memory dummy read ⁽³⁾ FST7 = 1? Yes	No 3. Use sam FMR01 FMR20 FST7: E	MOV.B [A0],[A1 MOV.B #IMM,[A MOV.B #IMM,a MOV.B RnH,[Ai MOV.B RnH,[Ai MOV.B RnL,[Ar MOV.B RnL,[Ar MOV.B RnL,ab one of the follow is address as the MOV.B [An],Rn MOV.B [An],Rn MOV.B [An],Rn MOV.W [An],Rr ; FMR02: Bits in Bit in the FMR2] or MOV.B [A1],[A0] An] bs16 n] s16 ing instructions to read the e second command write addres L H n the FMR0 register register ister	S.		
Figure 1 Procedure for Software Command Execution When Suspend is Disabled							





Γ

2. Note on low-cons Please note when mode enable bit)	sumption-current rean using low-consum in the FMR2 register	ad mode ption-current read mode by the FMR27 bit (low-current-consumption read er.				
(1) Note when manipulating the FMR27 bit Enter wait mode or stop mode after setting the FMR27 bit to 0 (low-consumption-current read mode disabled). Do not enter wait mode or stop mode while the FMR27 bit is 1 (low-consumption-current read mode enabled).						
Program exar BCLR BCLR BSET FSET JMP.B LABEL_001: NOP NOP NOP NOP	nple to enter stop m 1,FMR0 7,FMR2 0,PRCR I 0,CKSTPR LABEL_001	rode: ; CPU rewrite mode disabled ; Low-consumption-current read mode disabled ; Writing to the CKSTPR register enabled ; Interrupt enabled ; Stop mode				
Program exar When exe BCLR BCLR FSET WAIT NOP NOP NOP NOP	nple to enter wait m cuting the WAIT ins 1,FMR0 7,FMR2 I	iode: struction ; CPU rewrite mode disabled ; Low-consumption-current read mode disabled ; Interrupt enabled ; Wait mode				
When sett BCLR BCLR BSET FCLR BSET NOP NOP NOP NOP BCLR FSET (2) Note on the F Do not set the memory stops	ing the WAITM bit to 1,FMR0 7,FMR2 0,PRCR I 5, SCKCR 0,PRCR I MSTP bit FMR27 bit to 1 whi s).	o 1 ; CPU rewrite mode disabled ; Low-consumption-current read mode disabled ; Writing to the SCKCR register enabled ; Interrupt disabled ; Wait mode ; Writing to the SCKCR register disabled ; Interrupt enabled ile the FMSTP bit (flash memory stop bit) in the FMR0 register is 1 (flash				

3. Procedure for Reducing Power Consumption Using the FMSTP Bit

A procedure for reducing power consumption using the FMSTP bit in the hardware user's manual is shown as follows.

