RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan Renesas Electronics Corporation

Product Category	MPU/MCU	Document No.	TN-SY*-A0044A/E	Rev.	1.00	
Title	Errata for User's Manual regarding the IIC	Information Category	Technical Notification			
Applicable Product	Renesas Synergy™ S3A1 MCU Group	Lot No. All	Reference Document	S3A1 Microcontroller Group User's Manual Rev.1.20		

The specified Renesas Synergy S3A1 User's Manual has incorrect statements about the IIC.

Page 887 of 1619

Incorrect

In slave mode, when a restart condition is detected (a start condition is detected with ICCR2.BBSY = 1 and ICCR2.MST = 0)

Correct

In slave mode, when a restart condition is detected (a restart condition is detected with ICCR2.BBSY = 1 and ICCR2.MST = 0)

Page 892 of 1619

Incorrect

The NACKE bit specifies whether to continue or discontinue the transfer operation when NACK is received from the slave device in transmit mode. For normal operation, set this bit to 1.

Correct

The NACKE bit specifies whether to continue or discontinue the transfer operation when NACK is received from the slave device in transmit mode. For normal operation, set this bit to 1.

Page 898 of 1619

Incorrect

The IIC can also set the AL flag to indicate the detection of arbitration loss during NACK transmission in master mode or during data transmission in slave mode.


Correct

The IIC can also set the AL flag to indicate the detection of arbitration loss during NACK transmission in master mode or during data transmission in slave mode.




Page 925 of 1619

Incorrect Figure



Correct Figure



Page 928 of 1619


Incorrect

The IIC module provides detection of the device ID address in compliance with the I2C bus specification, revision 03. When the IIC receives 1111 100b as the first byte after a start or restart condition is issued with the DIDE bit in ICSER set to 1, the IIC recognizes the address as a device ID, sets the DID flag in ICSR1 to 1 on the rising edge of the 8th SCL clock cycle when the subsequent R/W# bit is 0, and then compares the second and subsequent bytes with its own slave address.

Correct


The IIC module provides detection of the device ID address in compliance with the I2C bus specification, revision 03. When the IIC receives 1111 100b as the first byte after a start or restart condition is issued with the DIDE bit in ICSER set to 1, the IIC recognizes the address as a device ID, sets the DID flag in ICSR1 to 1 on the rising edge of the 9th SCL clock cycle when the subsequent R/W# bit is 0, and then compares the second and subsequent bytes with its own slave address.







RENESAS TECHNICAL UPDATE TN-SY*-A0044A/E





Page 941 of 1619 Incorrect Figure (7-bit address + W) [Slave transmit mode] Automatic low-hold (to prevent wrong transmission) Bus free time (ICBRL) 5 2 3 4 6 7 Data (DATA 1) 7-bit slave address w Transfer su ended BBSY Address match AASy Transmit data (DATA 1) Transmit data (DATA 2) TRS TDRE NACKE Write data to ICDRT Write data to ICDRT Write 1 to SP bit Clear NACKF flag register (DATA 1) register (DATA 2) **Correct Figure** [Slave transmit mode] utomatic low-hold (to prevent wrong transmission) Bus free time (ICBRL) 2 3 4 2 3 4 5 6 5 6 8 7-bit slave address W ACK Data (DATA 1) Transfer sus pended BBSY Address match AASy Transmit data (DATA 1) Transmit data (DATA 2) TRS TDRE NACKE Write 1 to SP bit Write data to ICDRT Write data to ICDRT Clear NACKF flag register (DATA 1) register (DATA 2)

Page 951 of 1619

Incorrect

Therefore, additional extra clock cycles can be output consecutively by writing 1 to the CLO bit after having read CLO = 0.

Correct

If the BBSY flag is 1, SCL terminal keeps low output, if BBSY flag is 0, SCL terminal keeps high output. Additional clock cycles can be output consecutively by writing 1 to the CLO bit with software after reading the bit as 0.

Page 951 of 1619

Incorrect

Use this function with the MALE bit in the ICFER register set to 0 (master arbitration-lost detection disabled). If the MALE bit is set to 1 (enabled), arbitration is lost when the value of the ICCR1.SDAO bit does not match the state of the SDAn line.


Correct

Use this function with the MALE bit in the ICFER register set to 0 (master arbitration lost detection disabled). If the MALE bit is set to 1 (enabled), arbitration is lost when the value of the ICCR1.SDAO bit does not match the state of the SDAn line.




Page 951 of 1619

Incorrect Figure



Correct Figure





Page 955 of 1619

Incorrect Table

Registers		Reset	IIC reset (ICE = 0, IICRST = 1)	Internal reset (ICE = 1, IICRST = 1)	Start or restart condition detection	Stop condition detection	
ICCR1	ICE, IICRST	Reset	Saved	Saved	Saved	Saved	
	SCLO, SDAO		Reset	Reset			
	Others			Saved			
ICCR2	BBSY	Reset	Reset	Saved	Set	Saved	
	ST			Reset	Saved	Saved	
	TRS,MST				Set or saved	Reset	
	Others				Reset	Reset or saved	
ICMR1	BC[2:0]	Reset	Reset	Reset	Reset	Saved	
	Others			Saved	Saved		
ICMR2		Reset	Reset	Saved	Saved	Saved	
ICMR3		Reset	Reset	Saved	Saved	Saved	
ICFER		Reset	Reset	Saved	Saved	Saved	
ICSER		Reset	Reset	Saved	Saved	Saved	
ICIER		Reset	Reset	Saved	Saved	Saved	
ICSR1		Reset	Reset	Reset	Saved	Reset	
ICSR2	TDRE, TEND	Reset	Reset	Reset	Saved	Reset	
	START				Set		
	STOP				Saved	Set	
	Others				Saved	Saved	
ICWUR		Reset	Reset	Saved	Saved	Saved	
ICWUR2	2 WUSEN	Reset	Reset	Saved	Saved	Saved	
	Others					Saved or Set or Rese	
	SARL1, SARL2 SARU1, SARU2	Reset	Reset	Saved	Saved	Saved	
ICBRH, ICBRL		Reset	Reset	Saved	Saved	Saved	
ICDRT		Reset	Reset	Saved	Saved	Saved	
ICDRR		Reset	Reset	Saved	Saved	Saved	
ICDRS		Reset	Reset	Reset	Saved	Saved	
Timeout function		Reset	Reset	Operation	Operation	Operation	
Bus free time measurement		Reset	Reset	Operation	Operation	Operation	



Correct Table

Registers		Reset	IIC reset (ICE = 0, IICRST = 1)	Internal reset (ICE = 1, IICRST = 1)	Start or restart condition detection	Stop condition detection	
ICCR1	ICE, IICRST	Reset	Reset Saved	Saved	Saved	Saved	
	SCLO, SDAO		Reset	Reset			
	Others			Saved			
ICCR2	BBSY	Reset	Reset	Saved	Set	Reset	
	ST, <mark>RS</mark>			Reset	Reset	Saved	
	SP					Reset	
	TRS				Set or saved	_	
	MST						
ICMR1	BC[2:0]	Reset	Reset	Reset	Reset	Saved	
	Others			Saved	Saved	_	
ICMR2		Reset	Reset	Saved	Saved	Saved	
ICMR3	ACKBIT	Reset	Reset	Saved	Saved	Reset	
	Others					Saved	
ICFER		Reset	Reset	Saved	Saved	Saved	
ICSER		Reset	Reset	Saved	Saved	Saved	
ICIER		Reset	Reset	Saved	Saved	Saved	
ICSR1		Reset	Reset	Reset	Saved	Reset	
ICSR2	TEND	Reset	Reset	Reset	Saved	Reset	
	TDRE				Set or saved		
	START				Set		
	STOP				Saved	Set	
	Others				Saved	Saved	
ICWUR		Reset	Reset	Saved	Saved	Saved	
ICWUR2	2 WUSEN	Reset	Reset	Saved	Saved	Saved	
Others						Saved or Set or Rese	
SARL0, SARL1, SARL2 SARU0, SARU1, SARU2		Reset	Reset	Saved	Saved	Saved	
ICBRH, ICBRL		Reset	Reset	Saved	Saved	Saved	
ICDRT		Reset	Reset	Saved	Saved	Saved	
ICDRR		Reset	Reset	Saved	Saved	Saved	
ICDRS		Reset	Reset	Reset	Saved	Saved	
Timeout function		Reset	Reset	Reset	Operation	Operation	
Bus free time measurement		Reset	Reset	Operation	Operation	Operation	

