

# RENESAS TECHNICAL UPDATE

1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan  
Renesas Electronics Corporation

|                    |  |         |                      |   |      |      |
|--------------------|--|---------|----------------------|---|------|------|
| Product Category   | MPU & MCU  |         | Document No.         | TN-16C-A230A/E                                  | Rev. | 1.00 |
| Title              | Errata to R32C/117 Group, R32C/118 Group, R32C/117A Group, R32C/118A Group, R32C/120 Group, R32C/121 Group, R32C/142 Group, R32C/145 Group, R32C/160 Group, R32C/161 Group User's Manuals Regarding CAN Module |         | Information Category | Technical Notification                          |      |      |
| Applicable Product | R32C/117 Group, R32C/118 Group   | Lot No. | Reference Document   | User's Manuals: Hardware of Applicable Products |      |      |
|                    | R32C/117A Group, R32C/118A Group<br>R32C/120 Group, R32C/121 Group<br>R32C/142 Group, R32C/145 Group<br>R32C/160 Group, R32C/161 Group   |         |                      |   |      |      |

This document describes corrections to the chapter "CAN module" in the User's Manuals: Hardware of the above groups.

The corrections are indicated in red in the list below.

Page and section numbers are based on the R32C/121 Group. Refer to the table on the last page for the corresponding pages and chapters in other groups.

•Page 459 of 608

The description in 25.1.20.8 BLIF Bit is corrected as follows:

Before correction

The BLIF bit becomes 1 if 32 consecutive dominant bits are detected on the CAN bus while the CAN module is in CAN operation mode.

After the BLIF bit becomes 1, **32 consecutive dominant bits are** detected again **under** either of the following conditions:

- After this bit is set to 0 from 1, recessive bits are detected.
- After this bit is set to 0 from 1, the CAN module enters CAN reset mode **or CAN halt mode** and then enters CAN operation mode again.

Corrections

The BLIF bit becomes 1 if 32 consecutive dominant bits are detected on the CAN bus while the CAN module is in CAN operation mode.


After the BLIF bit becomes 1, **bus lock can be** detected again **after** either of the following conditions **is satisfied**:

- After this bit is set to 0 from 1, recessive bits are detected (**bus lock is resolved**).
- After this bit is set to 0 from 1, the CAN module enters CAN reset mode and then enters CAN operation mode again (**internal reset**).

•Page 468 of 608


Note 3 is added to Figure 25.34 as follows:

Before correction



**Figure 25.34 Transition between CAN Operating Modes (i = 0, 1)**

Corrections



**Figure 25.34 Transition between CAN Operating Modes (i = 0, 1)**

•Page 470 of 608  
 Table 25.9 is corrected as follows:

Before correction

**Table 25.9 Operation in CAN Reset Mode and CAN Halt Mode**

| Mode           | Receiver   | Transmitter  | Bus-off  |
|----------------|--|--|--|
| CAN reset mode | CAN module enters CAN reset mode without waiting for the end of message reception                | CAN module enters CAN reset mode after waiting for the end of message transmission <sup>(1, 4)</sup> | CAN module enters CAN reset mode without waiting for the end of bus-off recovery   |
| CAN halt mode  | CAN module enters CAN halt mode after waiting for the end of message reception <sup>(2, 3)</sup> | CAN module enters CAN halt mode after waiting for the end of message transmission <sup>(1, 4)</sup>  | - When the BOM bit is 00b<br>A halt request from a program will be acknowledged only after bus-off recovery<br>- When the BOM bit is 01b<br>CAN module automatically enters CAN halt mode without waiting for the end of bus-off recovery (regardless of a halt request from a program)<br>- When the BOM bit is 10b<br>CAN module automatically enters CAN halt mode after waiting for the end of bus-off recovery (regardless of a halt request from a program)<br>- When the BOM bit is 11b<br>CAN module enters CAN halt mode (without waiting for the end of bus-off recovery) if a halt is requested by a program during bus-off |

BOM bit: Bit in the CiCTLR register (i = 0, 1)

Notes:

1. If several messages are requested to be transmitted, mode transition occurs after the completion of the first message transmission. When CAN reset mode is being requested during suspend transmission, mode transition occurs when the bus is idle, the next transmission ends, or the CAN module becomes a receiver.
2. If the CAN bus is locked **at the dominant level**, the program can detect this state by monitoring the BLIF bit in the CiEIFR register.
3. If a CAN bus error occurs during reception after CAN halt mode is requested, the CAN **mode transits to** CAN halt mode.
4. If a CAN bus error or arbitration lost occurs during transmission after CAN reset mode or CAN halt mode is requested, the CAN **mode transits to** the requested CAN mode.

Corrections

**Table 25.9 Operation in CAN Reset Mode and CAN Halt Mode**

| Mode           | Receiver   | Transmitter  | Bus-off  |
|----------------|--|--|--|
| CAN reset mode | CAN module enters CAN reset mode without waiting for the end of message reception                | CAN module enters CAN reset mode after waiting for the end of message transmission <sup>(1, 4)</sup>   | CAN module enters CAN reset mode without waiting for the end of bus-off recovery   |
| CAN halt mode  | CAN module enters CAN halt mode after waiting for the end of message reception <sup>(2, 3)</sup> | CAN module enters CAN halt mode after waiting for the end of message transmission <sup>(1, 2, 4)</sup> | <ul style="list-style-type: none"> <li>- When the BOM bit is 00b<br/>A halt request from a program will be acknowledged only after bus-off recovery</li> <li>- When the BOM bit is 01b<br/>CAN module automatically enters CAN halt mode without waiting for the end of bus-off recovery (regardless of a halt request from a program)</li> <li>- When the BOM bit is 10b<br/>CAN module automatically enters CAN halt mode after waiting for the end of bus-off recovery (regardless of a halt request from a program)</li> <li>- When the BOM bit is 11b<br/>CAN module enters CAN halt mode (without waiting for the end of bus-off recovery) if a halt is requested by a program during bus-off</li> </ul> |

BOM bit: Bit in the CiCTRL register (i = 0, 1)

Notes:

1. If several messages are requested to be transmitted, mode transition occurs after the completion of the first message transmission. When CAN reset mode is being requested during suspend transmission, mode transition occurs when the bus is idle, the next transmission ends, or the CAN module becomes a receiver.
2. If the CAN bus is locked in dominant state, the program can detect this state by monitoring the BLIF bit in the CiEIFR register. **The CAN module does not enter CAN Halt mode while the CAN bus is locked in dominant state. Enter CAN reset mode instead.**
3. If a CAN bus error occurs during reception after CAN halt mode is requested, the **CAN module enters CAN halt mode. However, the CAN module does not enter CAN Halt mode when the CAN bus is locked in dominant state.**
4. If a CAN bus error or arbitration lost occurs during transmission after CAN reset mode or CAN halt mode is requested, the **CAN module enters the requested operating mode. However, the CAN module does not enter CAN Halt mode when the CAN bus is locked in dominant state.**

<Reference Documents>

| Applicable Product               | Manual and Document Number  | Page Number, Figure/Title Number |                          |                         |
|----------------------------------|---|----------------------------------|--------------------------|-------------------------|
|                                  |   | BLIF Bit                         | Figure X.34              | Table X.9               |
| R32C/117 Group                   | R32C/117 Group User's Manual:<br>Hardware Rev.1.20<br>(R01UH0211EJ0120)               | Page 449<br>25.1.20.8            | Page 458<br>Figure 25.34 | Page 460<br>Table 25.9  |
| R32C/118 Group                   | R32C/118 Group User's Manual:<br>Hardware Rev.1.20<br>(R01UH0212EJ0120)               | Page 463<br>25.1.20.8            | Page 472<br>Figure 25.34 | Page 474<br>Table 25.9  |
| R32C/117A Group                  | R32C/117A Group User's Manual:<br>Hardware Rev.1.10<br>(R01UH0214EJ0110)              | Page 460<br>26.1.20.8            | Page 469<br>Figure 26.34 | Page 471<br>Table 26.9  |
| R32C/118A Group                  | R32C/118A Group User's Manual:<br>Hardware Rev.1.10<br>(R01UH0215EJ0110)              | Page 474<br>26.1.20.8            | Page 483<br>Figure 26.34 | Page 485<br>Table 26.9  |
| R32C/120 Group                   | R32C/120 Group User's Manual:<br>Hardware Rev.1.20<br>(R01UH0216EJ0120)               | Page 444<br>25.1.20.8            | Page 453<br>Figure 25.34 | Page 455<br>Table 25.9  |
| R32C/121 Group                   | R32C/121 Group User's Manual:<br>Hardware Rev.1.20<br>(R01UH0217EJ0120)               | Page 459<br>25.1.20.8            | Page 468<br>Figure 25.34 | Page 470<br>Table 25.9  |
| R32C/142 Group<br>R32C/145 Group | R32C/142 Group and 145 Group<br>User's Manual: Hardware Rev.1.10<br>(R01UH0218EJ0110) | Page 483<br>25.1.20.8            | Page 492<br>Figure 25.34 | Page 494<br>Table 25.10 |
| R32C/160 Group                   | R32C/160 Group User's Manual:<br>Hardware Rev.1.20<br>(R01UH0225EJ0120)               | Page 433<br>24.1.20.8            | Page 442<br>Figure 24.34 | Page 444<br>Table 24.9  |
| R32C/161 Group                   | R32C/161 Group User's Manual:<br>Hardware Rev.1.20<br>(R01UH0226EJ0120)               | Page 447<br>24.1.20.8            | Page 456<br>Figure 24.34 | Page 458<br>Table 24.9  |