

RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan
Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-RX*-A188A/E	Rev.	1.00
Title	Corrections to Descriptions for the P/E Suspend Command of Flash Memory in RX210 Group, RX21A Group, and RX220 Group		Information Category	Technical Notification		
Applicable Product	RX210 Group, RX21A Group, RX220 Group	Lot No.	Reference Document	RX210 Group User's Manual: Hardware Rev.1.50 (R01UH0037EJ0150) RX21A Group User's Manual: Hardware Rev.1.10 (R01UH0251EJ0110) RX220 Group User's Manual: Hardware Rev.1.10 (R01UH0292EJ0110)		
		All				

This document describes corrections to the descriptions for the SUSRDY bit and the flow chart of the P/E suspend command in the "ROM (Flash Memory for Code Storage)" section of User's Manual: Hardware for the applicable products mentioned above.

Page and section numbers are based on the RX210 Group. Refer to the table on the last page for the corresponding page and section numbers in the other groups.

•Page 1363 of 1630

Clearing conditions of the SUSRDY bit in section 40.2.6, Flash Status Register 0 (FSTATR0) are corrected as follows.

Before Correction

[Clearing conditions]

- The FCU has accepted a P/E suspend command.
- During programming/erasure process, the FCU enters the command-locked state.

After Correction

[Clearing conditions]

- The FCU has accepted a P/E suspend command.
- During programming/erasure process, the FCU enters the command-locked state.
- **When programming/erasure process has been completed.**

•Page 1399 of 1630

In Figure 40.18, Procedure for Programming/Erasure Suspension, a processing flow never escapes from the loop for a checking procedure if the programming/erasure processing completed before checking the SUSRDY bit.

Therefore, a timeout processing and a breaking processing when the FRDY bit is 1 are to be added.

Before correction





Figure 40.18 Procedure for Programming/Erasure Suspension

After correction



Note 1. t_{SEED} : Suspend delay time
 Note 2. t_{FCUR} : Reset pulse width during programming/erasure (see section 42, Electrical Characteristics)
 Note 3. t_{E2K} : Erasure time for a 2-Kbyte erasure block (see section 42, Electrical Characteristics)

Figure 40.18 Procedure for Programming/Erasure Suspension

•Reference Documents

Group	Manual Title	Document Number	Page	Number
RX210	RX210 Group User's Manual: Hardware Rev.1.50	R01UH0037EJ0150	Page 1363 of 1630 Page 1399 of 1630	40.2.6 Figure 40.18
RX21A	RX21A Group User's Manual: Hardware Rev.1.10	R01UH0251EJ0110	Page 1200 of 1390 Page 1234 of 1390	42.2.5 Figure 42.17
RX220	RX220 Group User's Manual: Hardware Rev.1.10	R01UH0292EJ0110	Page 1090 of 1252 Page 1123 of 1252	36.2.5 Figure 36.17

End of document