

IDT PLL BGA CHIP CARRIER


TABLE OF CONTENTS

PAGE	DESCRIPTION
1	Table of Contents and Revision History
2	Block Diagram
3	Power Supplies 1
4	Power Supplies 2
5	Power Supplies 3
6	Current Measurement
7	FTDI USB Interface
8	Backplane Connector
9	PLL Core
10	GPIO DIP SW
11	PLL Output Clocks
12	PLL Power
13	PLL Input Clocks
14	GPIO LEDs
15	PLL SPI Select
16	PLL AUX SPI Select

REVISION HISTORY



REVISION	DATE	CHANGE DETAILS
0.1	14 September 2016	First Release
0.2	16 September 2016	Updates to 5V0 input, EEPROM connections, and SPI selection pages.
0.3	19 September 2016	Added individual filters on VDDO lines. Removed J27 & J28. Added SMA on output of Y4.
0.4	19 September 2016	Added 0 Ohm resistors in series with inductors for U58 power supply filtering.
0.5	19 September 2016	Removed U79, U89, and FTDI_PLL_CS signal.
0.6	21 September 2016	C761 connected to GND.
0.7	22 September 2016	Added J83 and J84 for external I2C access.
0.8	11 October 2016	Removed J84. Updated block diagram.
0.9	11 October 2016	Updated title blocks. Update to block diagram. Corrected names of VDDO nets.
0.10	17 October 2016	Power supply changes. Changes to input and output clock terminations.
0.11	17 October 2016	Changed R910 to stuffed, 2.67k. Connected C795 to 3V3_IN.
1.0	27 October 2016	Release for build This version built November, 2016
1.1	7 March 2017	Changed SPI level shifters to TI TXB0104 parts Changed EEPROM to Microchip 24LC64 part
1.2	10 April 2017	BoM changes as per emails from Leon, 4 April 2017, and 10 April 2017.

PROJECT NAME	Indira3		Fidus Systems 375 Terry Fox Drive, Ottawa, ON K2K 0J8	
DESIGN	IDT PLL BGA Chip Carrier			
DB	SUBTITLE Table of Contents and Revision History			
DRAWN	DRAWING NUMBER SK-10280-01			REVISION 1.2
CHECK	RELEASE DATE 27 October 2016		SHEET 1 OF 16	








PROJECT NAME	Indira3		Fidus Systems 375 Terry Fox Drive, Ottawa, ON K2K 0J8	
DESIGN	TITLE fidus			
DB	IDT PLL BGA Chip Carrier			
DRAWN	SUBTITLE Block Diagram			
DB	DRAWING NUMBER SK-10280-01			REVISION 1.2
CHECK	RELEASE DATE 27 October 2016			SHEET 2 OF 16
DB				

Board 3V3



SILKSCRN:
All LDO switches require
1V8/FPGA, 2V5, 3V3
in silkscreen







LDO Switch Legend

POS 3 = 3V3
POS 2 = 2V5
POS 1 = 1V8/FPGA control


PROJECT NAME	Fidus Systems		
Indra3	375 Terry Fox Drive, Ottawa, ON K2K 0J8		
DESIGN	TITLE		
DB	IDT PLL BGA Chip Carrier		
DRAWN	SUBTITLE		
DB	Power Supplies 1		
CHECK	DRAWING NUMBER		REVISION
DB	SK-10280-01		1.2
	RELEASE DATE		SHEET
	27 October 2016		3 OF 16

SILKSCRN:
All LDO switches require 1V8/FPGA, 2V5, 3V3 silkscreen




SILKSCRN :
FPGA_CTRL_DIS

PROJECT NAME		Fidus Systems	
Indra3	TITLE		375 Terry Fox Drive, Ottawa, ON K2K 0J8
DESIGN	SUBTITLE		
DB	IDT PLL BGA Chip Carrier		
DRAWN	SUBTITLE		
DB	Power Supplies 2		
CHECK	DRAWING NUMBER		REVISION
DB	SK-10280-01		1.2
RELEASE DATE			SHEET
27 October 2016			4 OF 16







LDO CURRENT MEASUREMENT SELECT SIGNAL				LDO SELECTED
1V2_CURRENT_SENSE_EN1	N_CURRENT_SENSE_EN2	N3_CURRENT_SENSE_SEL1	CURRENT_SENSE_SEL0	
0	1	0	0	VDDO_Q8_3_5
0	1	0	1	VDDO_Q0_9_6
0	1	1	0	VDDO_Q1_10_7
0	1	1	1	VDDO_Q2_4_11
1	0	0	0	VDDA
1	0	0	1	VDD_FOD
1	0	1	0	VCC_GPIO_DC
1	0	1	1	VDD_CLK0+VDD_CLK1
1	1	X	X	VDDD


PROJECT NAME	Indira3		Fidus Systems 375 Terry Fox Drive, Ottawa, ON K2K 0J8
DESIGN	DB		
DESIGN	IDT PLL BGA Chip Carrier		
DRAWN	SUBTITLE		
DB	Current Measurement		
CHECK	DRAWING NUMBER		REVISION
DB	SK-10280-01		1.2
	RELEASE DATE	SHEET	
	27 October 2016	6 OF 16	



PROJECT NAME	Indira		Fidus Systems 375 Terry Fox Drive, Ottawa, ON K2K 0J8	
DESIGN	TITLE			
DB	IDT PLL BGA Chip Carrier			
DRAWN	SUBTITLE			
DB	FTDI USB Interface			REVISION
DB	DRAWING NUMBER			1.2
CHECK	SK-10280-01			RELEASE DATE
DB	27 October 2016			SHEET 7 OF 16



PROJECT NAME	Indra3	
DESIGN	IDT PLL BGA Chip Carrier	
DB	SUBTITLE	
DRAWN	DRAWING NUMBER	
DB	RELEASE DATE	
CHECK	27 October 2016	SHEET
DB	9 OF 16	REVISION
	1.2	



IF FPGA DETECTED:
 - ON RESET, SWITCHES CONNECTED TO GPIO DURING RESET
 - AFTER RESET, SWITCHES DISABLED, FPGA CONNECTED TO GPIO VIA LEVEL SHIFTER

IF FPGA NOT DETECTED:
 - FPGA INTERFACE TO GPIO PERMANENTLY DISABLED
 - SWITCHES PERMANENTLY CONNECTED TO GPIO

SILKSCRN:
 GPIO SET:
 ON = GND
 OFF = HIGH

SILKSCRN:
 GPIO0 [8.9.14]
 GPIO1 [8.9.14]
 GPIO2 [8.9.14]
 GPIO3 [8.9.14]

PLACE SWITCHES
 SW24, SW25, SW34, & SW35
 TOGETHER


SILKSCRN:
 GPIO4 [8.9.14]
 GPIO5 [8.9.14]
 GPIO6 [8.9.14]
 GPIO7 [8.9.14]

SILKSCRN:
 GPIO SET:
 ON = GND
 OFF = HIGH













SILKSCRN:
 GPIO8 [8.9.14]
 GPIO9 [8.9.14]
 GPIO10 [8.9.14]
 GPIO11 [8.9.14]

SILKSCRN:
 GPIO12 [8.9.14]
 GPIO13 [8.9.14]
 GPIO14 [8.9.14]
 GPIO15 [8.9.14]












PROJECT NAME	Indira3	
DESIGN	TITLE	
DB	IDT PLL BGA Chip Carrier	
DRAWN	SUBTITLE	
DB	DRAWING NUMBER	
CHECK	RELEASE DATE	REVISION
DB	27 October 2016	1.2
SHEET		10 OF 16




PLACE PARALLEL
TERMINATIONS
CLOSE TO U58




PROJECT NAME	Fidus Systems	
Indira3	375 Terry Fox Drive, Ottawa, ON K2K 0J8	
DESIGN	TITLE	
DB	IDT PLL BGA Chip Carrier	
DRAWN	SUBTITLE	
DB	PLL Output Clocks	
CHECK	DRAWING NUMBER	REVISION
DB	SK-10280-01	1.2
	RELEASE DATE	SHEET
	27 October 2016	11 OF 16



PROJECT NAME		Fidus Systems	
INDIRA3	375 Terry Fox Drive, Ottawa, ON K2K 0J8		
DESIGN	TITLE		
RK	IDT PLL BGA Chip Carrier		
DRAWN	SUBTITLE		REVISION
RK	PLL Input Clocks		1.2
CHECK	DRAWING NUMBER		RELEASE DATE
DB	SK-10280-01		27 October 2016
SHEET			13 OF 16







PROJECT NAME		Fidus Systems	
Indira3	375 Terry Fox Drive, Ottawa, ON K2K 0J8		
DESIGN	TITLE		
RK	IDT PLL BGA Chip Carrier		
DRAWN	SUBTITLE		
RK	GPIO LEDs		
CHECK	DRAWING NUMBER	REVISION	
DB	SK-10280-01	1.2	
	RELEASE DATE	SHEET	
	27 October 2016	14 OF 16	




[8] CLK_FPGA_PLL_SPL_SCLK
 [8] FPGA_PLL_SPL_SDI
 [8] FPGA_PLL_SPL_SDO
 [8] FPGA_PLL_SPL_CS

R813 33 >>> CLK_PLL_SPL_SCLK [9]
 R814 33 >>> PLL_SPL_SDI [9]
 R815 33 >>> PLL_SPL_SDO [9]
 R816 33 >>> PLL_SPL_CS [9]

[7,16] CLK_FTDI_PLL_SCL_OD
 [7,16] FTDI_PLL_SDA_OD



PROJECT NAME	Fidus Systems	
Indra3	375 Terry Fox Drive, Ottawa, ON K2K 0J8	
DESIGN	TITLE	
RK	IDT PLL BGA Chip Carrier	
DRAWN	SUBTITLE	
RK	PLL SPI Select	
CHECK	DRAWING NUMBER	REVISION
DB	SK-10280-01	1.2
	RELEASE DATE	SHEET
	27 October 2016	15 OF 16



[8] CLK_FPGA_PLL_SPL_SCLK_AUX
 [8] FPGA_PLL_SPL_SDI_AUX
 [8] FPGA_PLL_SPL_SDI_O_AUX
 [8] FPGA_PLL_SPL_CS_AUX

SDIO AUX
 SCLK AUX
 SDI AUX
 CS AUX

1-338088-3
 RK25-0413
 CONN MOD JACK 8P8C

J81
 RK18-0313
 TSM-103-01-T-SV
 CONN HEADER 3POS 0.1IN SMD

VCC_GPIO_DC
 SW39
 R980 10k
 R983 0
 R981 10k
 CS-4-13NTA
 SWITCH ROTARY SP3T J-LEAD 16V
 SILKSCRN:
 PLL I2C A0 AUX SEL
 POS 1,3 = +V
 POS 2 = GND

VCC_GPIO_DC
 SW40
 R981 10k
 R983 0
 R982 10k
 CS-4-13NTA
 SWITCH ROTARY SP3T J-LEAD 16V
 SILKSCRN:
 PLL I2C A1 AUX SEL
 POS 1,3 = +V
 POS 2 = GND

VCC_GPIO_DC
 SW41
 R982 10k
 R983 10k
 R985 10k
 R986 10k
 CS-4-13NTA
 SWITCH ROTARY SP3T J-LEAD 16V
 SILKSCRN:
 PLL SPI AUX SEL
 POS 1 = FPGA
 POS 2 = RS422
 POS 3 = FTDI

PROJECT NAME	Fidus Systems	
Indra3	375 Terry Fox Drive, Ottawa, ON K2K 0J8	
DESIGN	TITLE	
RK	IDT PLL BGA Chip Carrier	
DRAWN	SUBTITLE	
RK	PLL AUX SPI Select	
CHECK	DRAWING NUMBER	REVISION
DB	SK-10280-01	1.2
	RELEASE DATE	SHEET
	27 October 2016	16 OF 16