

SH7450 Group, SH7451 Group

User's Manual: Hardware

Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family

SH74504 R5F74504KBG SH74513 R5F74513KBG

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (http://www.renesas.com).

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

— The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions may occur due to the false recognition of the pin state as an input signal. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
 - In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.
 - In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.
- 3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to one with a different type number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different type numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different type numbers, implement a system-evaluation test for each of the products.



This page is blank for reasons of layout.



Revision History	SH7450 Group, SH7451 Group Hardware Manual
------------------	--

Rev.	Date	Page of Previous Edition	Description
Rev.1.00	Jan. 29, 2010	_	First edition issued.
Rev.1.10	Sep. 27, 2011	Throughout Manual	Descriptions of a key code bit in the registers corrected.
		1-5	Table 1.1 Specifications Overview: Descriptions of SCIF changed. Error: Maximum transfer rate: 3.3 MHz Correct: Maximum transfer rate in clock synchronous mode: 3.3 Mbps Maximum transfer rate in asynchronous mode: 5 Mbps
		1-5	Table 1.1 Specifications Overview: Descriptions of RSPI changed. Error: Maximum transfer rate: 10 MHz Correct: Maximum transfer rate: 10 Mbps
		1-6	Table 1.1 Specifications Overview: Descriptions of DRO changed. Error: Maximum transfer speed: 10 MHz Correct: Maximum transfer speed: 20 Mbytes/s (when 16 bits is selected, and a 10MHz of DRO transfer clock is specified by a register setting.)
		1-8	Figure 1.1 Block Diagram: Incorrect description corrected.
		1-20	1.6 Descriptions of Pin Functions added.
		5-6	Table 5.2 Exceptions: Note added. Added: A reset occurs when a general exception other than a user break is generated while SR.BL = "1".
		7-6	Figure 7.4 P4 Area: Incorrect description corrected. Error: H'E500 0000, H'E600 0000 Correct: H'E500 E000, H'E520 2000
		7-6	(d) P4 Area: Incorrect description corrected. Error: H'E500 0000 to H'E5FF FFFF H'F300 0000 to H'F37F FFFF H'F600 0000 to H'F60F FFFF H'F700 0000 to H'F70F FFFF Correct: H'E500 E000 to H'E520 1FFF H'F300 0000 to H'F3FF FFFF H'F600 0000 to H'F6FF FFFF H'F700 0000 to H'F7FF FFFF
		7-38	7.7.4 UTLB Address Array: Incorrect description corrected. Error: H'F600 0000 to H'F60F FFFF Correct: H'F600 0000 to H'F6FF FFFF
		7-40	(2) UTLB Data Array 2: Incorrect description corrected. Error: H'F780 0000 to H'F78F FFFF Correct: H'F780 0000 to H'F7FF FFFF
		9-1	Section 9 IL Memory/OL Memory: Incorrect description corrected. Error: The SH-4A includes three types of memory modules for storage of instructions and data: OL memory, IL memory, and U memory. Correct: The SH-4A includes two types of memory modules for storage of instructions and data: OL memory and IL memory.



Davis	Data	Page of Previous	Proceedings
Rev.	Date	Edition	Description
Rev.1.10	Sep. 27, 2011	9-9	9.3.4 OL Memory Block Transfer: Incorrect description corrected. Error: In either case, transfer rate is fixed to 32 bytes. Since the start address is always limited to a 32-byte boundary, the lower five bits of the address indicated by Rn are ignored, and are always dealt with as all 0s. In either case, other pages and cache can be accessed during block transfer, but the CPU will stall if the page which is being transferred is accessed before data transfer ends. Correct: In either case, transfer size is fixed to 32 bytes. Since the start address is always limited to a 32-byte boundary, the lower five bits of the address indicated by Rn are ignored, and are always dealt with as all 0s. In either case, other pages and cache can be accessed during block transfer. If the page is accessed during data transfer, the CPU will stall until block transfer ends.
		10-1	 (1) Normal operating modes (modes 0 to 5) and emulation support modes (modes 6 to 11): Descriptions corrected. Error: The emulation support modes are used when an emulator is connected to the MCU pins. Operation is not guaranteed if an emulation support mode is selected when no emulator is connected. When operating this device with no emulator connected, a "H" level must be applied to the MPMD pin at reset to select a normal operating mode. Correct: The MPMD pin selects between the normal operating mode and the emulation support mode. This MCU operates by inputting a "L" level to the MPMD pin. The emulation support modes are used when an emulator is connected to the MCU pins. Operation is not guaranteed if an emulation support mode is selected when no emulator is connected. The normal operating mode is used when no emulator is connected to the MCU pins. In the normal operating mode, this MCU operates by inputting a "H" level to the MPMD pin. When operating this device with no emulator connected, a "H" level must be applied to the MPMD pin at reset to select a normal operating mode.
		10-1	 (2) Single chip modes (modes 0 to 2 and 6 to 8) and ROM enabled extended modes (modes 3 to 5 and 9 to 11): Descriptions corrected. Error: In single chip mode, only the internal ROM is used. In ROM enabled extended mode both the internal ROM and an external bus can be used. Correct: In single chip mode, only the internal ROM and RAM is used. In ROM enabled extended mode both the internal ROM and RAM and an external bus can be used.
		11-1	Section 11 Address Space: Incorrect descriptions corrected. Error: Figures 11.1 to 11.6 show this MCU address space. This MCU has a 32-bit (4-Gbyte) physical address space. Internal ROM, internal RAM (SHwyRAM), external address spaces are mapped onto the highest 512 Mbytes (H'0000 0000 to H'1FFF FFFF). IL memory, OL memory, and other internal resources are mapped onto the lowest 512 Mbytes (H'E000 0000 to H'FFFF FFFF). Correct: Figures 11.1 to 11.6 show this MCU address space. This MCU has a 32-bit (4-Gbyte) physical address space. Internal ROM, internal RAM (SHwyRAM), external address spaces are mapped onto the lowest 512 Mbytes (H'0000 0000 to H'1FFF FFFF). IL memory, OL memory, and other internal resources are mapped onto the highest 512 Mbytes (H'E000 0000 to H'FFFF FFFF).
		12-5	12.1 Overview: Descriptions corrected. Error: Programming and erasing time and count Correct: Programming and erasing, number of times for reprogramming and erasing



Rev.	Date	Page of Previous Edition	Description
Rev.1.10	Sep. 27, 2011	12-8	 12.3.2 Flash Access Status Register (FASTAT): Descriptions of the ROMAE bit corrected. Error: A block erase, block program, or lock bit program command is issued to ROM when the user boot MAT is selected. Correct: A block erase, program, or lock bit program command is issued to ROM when the user boot MAT is selected.
		12-9	12.3.3 ROM MAT Select Register (ROMMAT): R/W status of the KEY bit corrected. Error: R: R, W: *1 Correct: R: 0, W: W
		12-9	12.3.3 ROM MAT Select Register (ROMMAT): Note deleted.
		12-13	12.3.6 Flash P/E Mode Entry Register (FENTRYR): R/W status of the FEKEY bit corrected. Error: R: R, W: * ¹ Correct: R: 0, W: W
		12-14	12.3.6 Flash P/E Mode Entry Register (FENTRYR): Note deleted.
		12-15	12.3.7 Flash Protect Register (FPROTR): R/W status of the FPKEY bit corrected. Error: R: R, W: *1 Correct: R: 0, W: W
		12-15	12.3.7 Flash Protect Register (FPROTR): Note deleted.
		12-16	12.3.8 Flash Reset Register (FRESETR): R/W status of the FRKEY bit corrected. Error: R: R, W: *1 Correct: R: 0, W: W
		12-16	12.3.8 Flash Reset Register (FRESETR): Note deleted.
		12-18	Table 12.3 Comparison of Programming Modes: Notes deleted.
		12-20	Table 12.5 FCU Command Format: Incorrect description corrected. Error: Number of Bus Cycles Correct: Number of Command Cycles* ¹
		12-20	Table 12.5 FCU Command Format: Note added. Added: The number of command cycles is the number of issued times of peripheral bus write access to the program/erasure address.
		12-23	Figure 12.8 Command State Transitions in ROM Read Mode and P/E Mode: The Following description deleted. Deleted: line connecting "ROM P/E mode" to "Status register clear"
		12-24	12.6.3 FCU Command Usage: Descriptions corrected. Error: the program/erase time or the suspend delay time (see section 38, Electrical Characteristics) Correct: the program/erase time (see section 38, Electrical Characteristics)
		12-25	Figure 12.10 Procedure for Transition to ROM Read Mode: Incorrect description corrected. Error: ILGLERR, PRGERR, or ERSERR = "0" Correct: ILGLERR, PRGERR, or ERSERR = "1"
		15-3	15.1.1 Interrupt Request Sources in INTC: Incorrect description corrected. Error: The INTC manages non-maskable interrupt (NMI interrupt) and general interrupt (IRQ interrupt) and on-chip peripheral module interrupt requests in exceptional handling. Correct: The INTC manages non-maskable interrupt (NMI interrupt) and general interrupt (IRQ interrupt and on-chip peripheral module interrupt) requests in exceptional handling.



Rev.	Date	Page of Previous Edition	Description
Rev.1.10	Sep. 27, 2011	15-62	 15.7.2 To Clear IRQ Interrupt Requests When Level Detection is Selected: Incorrect description corrected. Error: To clear IRQ interrupt requests that are set up for level detection, write "1" to the INTMSK.IRQn (n = 0 to 7) bit register IM07 to IM00 bits that correspond to the requests to be cleared. Correct: To clear IRQ interrupt requests that are set up for level detection, write "1" to the INTMSK.IRQn (n = 0 to 7) bit that correspond to the requests to be cleared.
		15-63	 15.7.3 To Clear IRQ Interrupt Requests When Edge Detection is Selected: Incorrect description corrected. Error: To clear IRQ interrupt requests that are set up for edge detection, write "0" to the INTREQ.IRQn (n = 0 to 7) bit that correspond to the requests to be cleared. Correct: To clear IRQ interrupt requests that are set up for edge detection, write "0" to the INTREQ.IRQn (n = 0 to 7) bit that correspond to the requests to be cleared after reading "1".
		16-2	16.3.1 Reset Request: Reset source added. Added: A general exception other than a user break is generated while SR.BL = "1".
		16-4	16.4 Usage Notes: Added.
		17-4	17.3.2 Watchdog Timer Control/Status Register (WDTCSR): Incorrect description corrected. Error: Although the WDTCSR register is initialized by a hardware reset, the count
			value is retained when a reset due to a counter overflow occurs in watchdog timer mode. The value will be H'0000 0000 after a hardware reset. Correct: The WDTCSR register is reset by the RESET# pin and initialized to "H'0000 0000". Although the value set prior to the reset will be retained for resets due to counter overflows in watchdog timer mode, the WOVF bit is set to "1". The value set prior to the reset will be retained for resets due to the H-UDI
		17-4	17.3.2 Watchdog Timer Control/Status Register (WDTCSR): R/W status of WOVF and IOVF flags corrected. Error: R: R, W: W Correct: R: R, W: *1
		17-5	17.3.3 Watchdog Timer Base Stop Time Register (WDTBST): R/W status of the WDTBSTKEY flag corrected. Error: R: R, W: W Correct: R: 0, W: W
		17-7	17.4.1 Using Watchdog Timer Mode: Incorrect description in step (4) corrected. Error: In watchdog timer mode, the application must periodically clear the WDTCNT counter so that the WDTCNT counter does not overflow. Correct: In watchdog timer mode, the application must periodically clear the WDTCNT or the WDTBCNT counter so that the WDTCNT counter does not overflow.
		17-9	17.4.5 Hardware Reset due to WDT Overflow revised.
		18-33	(2) Port A Control Register 3 (PACR3): Incorrect description of the PA8MD bit corrected. Error: 011: DDB08 output (DRI) Correct: 011: DDB08 input (DRI)
		18-41	(4) Port C Control Register 1 (PCCR1): Incorrect description of the PC3MD bit corrected. Error: 100: SSL20 output (RSPI) Correct: 100: SSL20 input/output (RSPI)



Rev.	Date	Page of Previous Edition	Description
Rev.1.10	Sep. 27, 2011	18-41	(4) Port C Control Register 1 (PCCR1): Incorrect description of the PC2MD bit corrected. Error: 100: RSPCK2 output (RSPI) Correct: 100: RSPCK2 input/output (RSPI)
		18-51	(1) Port F Control Register 2 (PFCR2): Incorrect description of the PF5MD bit corrected. Error: 001: SCL output (IIC3) Correct: 001: SCL input/output (IIC3)
		18-51	(1) Port F Control Register 2 (PFCR2): Incorrect description of the PF4MD bit corrected. Error: 001: SDA output (IIC3) Correct: 001: SDA input/output (IIC3)
		18-54	(2) Port G Control Register 1 (PGCR1): Incorrect description of the PG3MD bit corrected. Error: 011: SSL00 output (RSPI) Correct: 011: SSL00 input/output (RSPI)
		18-67	(3) Port K Control Register 2 (PKCR2): Incorrect description of the PK6MD bit corrected. Error: 100: TXD3 input/output (SCIF) Correct: 100: TXD3 output (SCIF)
		18-69	(4) Port K Control Register 1 (PKCR1): Incorrect description of the PK0MD bit corrected. Error: 010: SSL10 output (RSPI) Correct: 010: SSL10 input/output (RSPI)
		18-73	(1) Port M Control Register 4 (PMCR4): Note corrected. Error: Set PM12 to PM15 as all analog input pins or all general ports. Correct: Set PM0 to PM15 as all analog input pins or all general ports.
		18-74	(2) Port M Control Register 3 (PMCR3): Note corrected. Error: Set PM8 to PM11 as all analog input pins or all general ports. Correct: Set PM0 to PM15 as all analog input pins or all general ports.
		18-75	(3) Port M Control Register 2 (PMCR2): Note corrected. Error: Set PM4 to PM7 as all analog input pins or all general ports. Correct: Set PM0 to PM15 as all analog input pins or all general ports.
		18-76	(4) Port M Control Register 1 (PMCR1): Note corrected. Error: Set PM0 to PM3 as all analog input pins or all general ports. Correct: Set PM0 to PM15 as all analog input pins or all general ports.
		18-77	(1) Port N Control Register 2 (PNCR2): Note corrected. Error: Set PN4 to PN7 as all analog input pins or all general ports. Correct: Set PN0 to PN7 as all analog input pins or all general ports.
		18-78	(2) Port N Control Register 1 (PNCR1): Note corrected. Error: Set PN0 to PN3 as all analog input pins or all general ports. Correct: Set PN0 to PN7 as all analog input pins or all general ports.
		18-81	18.5 Port Peripheral Circuits added.
		20-15	20.3.7 DMAi Channel Control Register (DMiCHCR): Incorrect description of Note in the TS2 bit corrected. Error: 16-bit and 32-bit accesses Correct: 16-byte and 32-byte accesses
		20-26	Table 20.5 Transfer Request Sources for On-Chip Peripheral Module Request: Transfer source and destination of DMA transfer request sources in RSPI corrected.
		20-37, 20-38	20.4.7 Repeat Function revised.
		20-38	20.4.8 Reload Function revised.
		21-2	Table 21.2 ATU-IIIS Interrupt Generation Functions: Descriptions added. Added: IRQ_TA_OVF (Timer A overflow) IRQ_TF_OVF (Timer F overflow)



Rev.	Date	Page of Previous Edition	Description
Rev.1.10	Sep. 27, 2011	21-2	Table 21.2 ATU-IIIS Interrupt Generation Functions: Incorrect descriptions added. Error: IRQ_TA, IRQ_TF Correct: IRQ_TA_IC, IRQ_TF_IC
		21-3	Figure 21.1 Block Diagram of ATU-IIIS (1) revised.
		21-20	21.6.2 ATU-IIIS Clock Bus Control Register (ATCBCNT): The following description of the CB5EG bit deleted. Deleted: When the multiplied-and-corrected clock is selected as the source for line 5 of the clock bus, the setting of these bits is invalid.
		21-28	 21.7 Overview of Prescalers: Incorrect description corrected. Error: Synchronization of a prescaler is not possible after it has started or its division ratio has been changed. Correct: Synchronization of the prescalers is not possible when its division ratio has been changed after the prescalers has started.
		21-33	21.11.1 TAi Control Register (TAiCR): Incorrect description of the CKSELA bit corrected. Error: Clock-bus line 5 supplies externally input clock B (TCLKB) or the multiplied-and-corrected clock output by timer B. Correct: Clock-bus line 5 supplies externally input clock B (TCLKB).
		21-34	21.11.2 TAil/O Control Register 1 (TAilO1): Incorrect description of bits IOA corrected. Error: When the noise canceler is disabled, the selected edge is simply extracted from the external inputs (TIA00 to TIA05 and TIA10 to TIA15). Correct: Edge extraction is executed to a signal after noise removed. When the noise canceler is disabled, the selected edge is simply extracted from the external inputs (TIA00 to TIA05 and TIA10 to TIA15).
		21-42	21.11.8 TAik Noise Canceler Counter (TAikNCNT): Description deleted. Deleted: When the NCEA bits are cleared to 0 while the counter is being incremented, counting continues until the values in the counter and the noise canceler register match or a level change on the externally input signal is detected.
		21-49	21.13 Overview of Timer F: Description corrected. Error: Counts the number of edges input to the external input pin (TIFjA). Correct: Counts the number of edges input to the external input pin (TIFjA) in a specified period.
		21-50	Figure 21.13 Block Diagram of Subblocks of Timer F: Legend corrected. Error: TFjECNTB: Event counter F Correct: TFjECNTB: Event counter
		21-54	21.14.2 TF Noise Canceller Control Register (TFNCCR): Incorrect description of bits NCEF corrected. Error: If a noise change is detected, Correct: If a noise change is detected until a compare match occurs,
		21-73	Figure 21.14 Operation Example of Edge Count in Given Time revised.
		21-78	Figure 21.19 Operation Example of Measurement of PWM Input Waveform Timing: Incorrect description corrected. Error: Captured value of ECNTCFn Correct: Captured value of TFjECNTC
		21-79	Figure 21.20 Operation Example of Rotation Speed/Pulse Measurement: Incorrect description corrected. Error: 1 (Compare match occurs when ECNTCFn = 256) Correct: 1 (Compare match occurs when TFjECNTC = 256)
		21-83	21.26 Overview of Timer G: Incorrect description corrected. Error: The generated pulse is used to activate the A/D converter or interrupt trigger. Correct: The generated pulse is used to activate an interrupt trigger of the A/D converter.



Rev.	Date	Page of Previous Edition	Description
Rev.1.10	Sep. 27, 2011	21-100	Figure 21.27 TOU Enable Circuit Configuration Diagram: Incorrect description corrected. Error: PDI event output Correct: PDAC event output
		21-112	21.20.16 TOUnPWM Output-Prohibit Control Register (TOnPODISCR): R/W status of the ATUKEY bit corrected. Error: R: R, W: W Correct: R: 0, W: W
		21-128	Figure 21.28 Operation Example of PWM Output Mode: Notes corrected. Error: *2 The value of the reload 1 register is reloaded in the counter. Correct: *2 The value of the reload 1 buffer is reloaded in the counter.
		21-129	Figure 21.29 PWM Circuit Diagram: Incorrect description corrected. Error: RLD1T → Correct: TOnmRLD1 Error: RLD0T → Correct: TOnmRLD0
		21-129	(2) Reload Register Updating in PWM Output Mode: Descriptions corrected. Error: Normally this operation is performed all at once, with a 32-bit word access starting at the reload 1 register address. Correct: Normally this operation is performed all at once, with a 32-bit access starting at the reload 1 register address.
		21-142	Figure 21.39 Operation Example of One-Shot PWM Output Mode (Reload 0 Register: H'FFFF): Description of Note 1 corrected. Error: reload 1 register Correct: reload 0 register
		21-149	Figure 21.43 Circuit Configuration of PWM Output-Prohibit Function revised.
		21-150	(1) Disabling PWM Output by Using a Signal on an External Pin (PWMOFFn): Descriptions corrected. Error: Write an appropriate setting value ("000", "001", "010", "011", "10X" or "11X") to the POSTn bits in the TOnPOCR register. Correct: Write an appropriate setting value ("001", "010", "011", "10X" or "11X") to the POSTn bits in the TOnPOCR register.
		21-158	Figure 21.49 Timer Configuration Diagram revised.
		22-1	Figure 22.1 Block Diagram of TMU revised.
		23-1	23.1 Overview: Descriptions corrected. Error: High-speed communication at rates up to 3.3 Mbps is possible in asynchronous mode. Correct: Maximum transfer rate in clock synchronous mode: 3.3 Mbps Maximum transfer rate in asynchronous mode: 5 Mbps
		23-14	23.3.7 SCi Serial Status Register (SCiFSR): Incorrect description of the TDFE flag corrected. Error: Indicates that the number of transmit data items written to the SCiFTDR register is less than the specified transmit trigger count* ² . Correct: Indicates that the number of transmit data items written to the SCiFTDR register is less than or equal to the specified transmit trigger count* ² .
		23-16	23.3.7 SCi Serial Status Register (SCiFSR): Incorrect description of the RDF flag corrected. Error: Indicates that the number of SCiFRDR register receive data items is greater than the specified receive trigger count Correct: Indicates that the number of SCiFRDR register receive data items is greater than or equal to the specified receive trigger count



Rev.	Date	Page of Previous Edition	Description
Rev.1.10	Sep. 27, 2011	23-16	23.3.7 SCi Serial Status Register (SCiFSR): Incorrect description of the RDF flag corrected. Error: RDF is set to "1" when a quantity of receive data more than the specified receive trigger number is stored in the SCiFRDR register* Correct: RDF is set to "1" when a quantity of receive data more than or equal to the specified receive trigger number is stored in the SCiFRDR register* ²
		23-23	23.3.9 SCi FIFO Control Register (SCiFCR): Incorrect description of the RSTRG bits corrected. Error: When the quantity of receive data in the SCi receive FIFO data register (SCiFRDR) becomes more than the number shown below, RTSi# signal is set to "H" level. Correct: When the quantity of receive data in the SCi receive FIFO data register (SCiFRDR) becomes more than or equal to the number shown below, RTSi# signal is set to "H" level.
		23-23	23.3.9 SCi FIFO Control Register (SCiFCR): Incorrect description of the RTRG bits corrected. Error: The RDF flag is set to "1" when the quantity of receive data stored in the SCi receive FIFO register (SCiFRDR) is increased more than the set trigger number shown below. Correct: The RDF flag is set to "1" when the quantity of receive data stored in the SCi receive FIFO register (SCiFRDR) is increased more than or equal to the set trigger number shown below.
		23-24	23.3.9 SCi FIFO Control Register (SCiFCR): Incorrect description of the TTRG bits corrected. Error: The TDFE flag is set to "1" when the quantity of transmit data in the SCi transmit FIFO data register (SCiFTDR) becomes less than the set trigger number shown below. Correct: The TDFE flag is set to "1" when the quantity of transmit data in the SCi transmit FIFO data register (SCiFTDR) becomes less than or equal to the set trigger number shown below.
		23-36	(3) Transmitting and Receiving Data: Incorrect description corrected. Error: If the TIE bit in the SCi serial control register (SCiSR) is set to "1" at this time, a transmit-FIFO-data-empty interrupt (TXI) request is generated. Correct: If the TIE bit in the SCi serial control register (SCiSCR) is set to "1" at this time, a transmit-FIFO-data-empty interrupt (TXI) request is generated.
		23-43	Figure 23.14 Example of SCIFi Transmit Operation revised.
		23-46	Section title corrected. Error: 23.5 SCIF Interrupts Correct: 23.5 SCIFi Interrupt Sources and DMAC
		24-62	24.4.13 Interrupt Sources: Third and fourth lines of the description corrected. Error: The receive buffer full interrupt is assigned to vector address sp_rxint, the transmit buffer empty interrupt to sp_txint, and the mode fault and overrun interrupts to sp_errint. Correct: The receive buffer full interrupt is assigned to SPRIn, the transmit buffer empty interrupt to SPTIn, and the mode fault and overrun interrupts to SPEIn.
		24-62	Table 24.12 RSPli Interrupt Sources Interrupt Condition revised.
		25-16	25.4.2 Master Transmit Operation: Incorrect description corrected. Error: At this time, TDRE flag is automatically cleared to "0", and data is transferred from the ICDR register to the ICDRS register. Correct: At this time, TDRE flag is automatically cleared to "0", and data is transferred from the ICDRT register to the ICDRS register.



Rev.	Date	Page of Previous Edition	Description
Rev.1.10	Sep. 27, 2011	25-23	(3) Receive Operation: Incorrect description corrected. Error: Check if the BC bit in the ICMR register is set to "1" and then set the RCVD bit in the ICCR1 register to "1". Correct: Check if the BC bit in the ICMR register is set to "1xx" and then set the RCVD bit in the ICCR1 register to "1".
		25-25	Figure 25.18 I ² C Bus Interface 3 Reset Procedure Example Using the IICRST BIT: Incorrect description in step (4) corrected. Error: the PFPRL register Correct: the PFPR register
		25-33	25.8.8 Register Initialization with the IICRST Bit: Incorrect description corrected. Error: In master transmit mode and master receive mode, the ICSR register TDRE flag is set to "1" when "1" is written to the IICRST bit. Correct: In master transmit mode and slave transmit mode, the ICSR register TDRE flag is set to "1" when "1" is written to the IICRST bit.
		25-34	25.8 Usage Notes: Following titles and descriptions added. Added: 25.8.10 Notes on Master Reception Mode of I ² C Bus Interface Mode 25.8.11 Notes on the Time of Stop Condition Generation in Master Transmit Mode
		26-15	Table 26.4 Mailbox Configuration: Notes corrected. Error: The corresponding bits in the CiMKIVLR register for mailboxes [56] to [63] are disabled. Correct: The corresponding bits in the CiMKIVLR1 register for mailboxes [56] to [63] are disabled.
		26-34	26.3.9 CANi Message Control Register j (CiMCTLj) (i = 0 to 4; j = 0 to 63): Incorrect description corrected. Error: Receive mailbox setting enabled (When the TRMREQ bit is "1" and the RECREQ bit is "0") Correct: Receive mailbox setting enabled (When the TRMREQ bit is "0" and the RECREQ bit is "1")
		26-57	26.3.20 CANi Error Interrupt Factor Judge Register (CiEIFR) (i = 0 to 4): The following descriptions of the BLIF bit deleted. Deleted: After the BLIF bit is set to "1", 32 consecutive dominant bits are detected again under either of the following conditions:
		27-2	Table 27.1 Overview of the ADC: Descriptions in item corrected. Error: Support for scan conversion end interrupt (ADI), interrupt conversion end interrupt (ADID), and DMA transfer function Correct: Support for scan conversion end interrupt (ADI), interrupt conversion end interrupt, and DMA transfer function
		27-2	Table 27.1 Overview of the ADC: Descriptions of ADC corrected. Error: a scan conversion end interrupt request (ADI) Correct: a scan conversion end interrupt request (AD0I, AD1I)
		27-9, 27-10	(1) A/D0 Data Registers 0 to 7 and A/D1 Data Registers 0 to 7 (AD0DR0 to AD0DR7 and AD1DR0 to AD1DR7): The following description deleted. Deleted: The write value should always be "0".
		27-9, 27-10	(1) A/D0 Data Registers 0 to 7 and A/D1 Data Registers 0 to 7 (AD0DR0 to AD0DR7 and AD1DR0 to AD1DR7): R/W status of reserved bits corrected. Error: R: 0, W: 0 Correct: R: 0, W:—
		27-11	(2) A/D0 Data Registers 8 to 5 (AD0DR8 to AD0DR15): The following description deleted. Deleted: The write value should always be "0".
		27-11	(2) A/D0 Data Registers 8 to 5 (AD0DR8 to AD0DR15): R/W status of reserved bits corrected. Error: R: 0, W: 0 Correct: R: 0, W: —



Rev.	Date	Page of Previous Edition	Description
Rev.1.10	Sep. 27, 2011	27-12	(3) A/D0 Data Register DIAG0 and A/D1 Data Register DIAG1 (AD0DRD0 and AD1DRD): The following description deleted. Deleted: The write value should always be "0".
		27-12	(3) A/D0 Data Register DIAG0 and A/D1 Data Register DIAG1 (AD0DRD0 and AD1DRD): R/W status of reserved bits corrected. Error: R: 0, W: 0 Correct: R: 0, W: —
		27-15	 27.4.3 A/Di Control Extended Register (ADiCER): Incorrect description of the DIAGM bit corrected. Error: To prevent incorrect operation, the DIAGM bit must be switched only while the ADSCSCT bit in the ADREF register is set to "0". Correct: To prevent incorrect operation, the DIAGM bit must be switched only while the ADSCACT bit in the ADIREF register is set to "0".
		27-41	Figure 27.9 External Trigger Input Timing: Incorrect description corrected. Error: Time until the falling of the ADSCACT bit after the rising of the ADiTRG# pin is sampled Correct: Time until the rising of the ADSCACT bit after the falling of ADiTRG# pin is sampled
		28-29	28.3.13 DRIi Transfer Control Register (DRIiTRMCNT): Description added to the DBST bit. Added: On the other hand, the DBST bit is a value "0" when there is no data in the intermediate buffer.
		28-32	28.3.14 DRIi Special Mode Register (DRIiSPMOD): Incorrect description of the SPMEN bit corrected. Error: 1. DSDSL (input data bus width) bits Correct: 1. DWDSL (input data bus width) bits
		28-36	28.3.15 DRIi Data Acquisition Control Register (DRIiDCAPCNT): Incorrect description of the DWRPR bit corrected. Error: DEXLS Correct: DEXSL
		28-43	28.3.20 DRIi Data Acquisition Event Count Setting Register (DRIiDCAPNUM): Incorrect description corrected. Error: When special mode is selected, this register must be set to a value that meets the conditions listed in table 28.6 according to the setting of the DRIi data acquisition control register (DRIiDCAPCNT) DSDSL (input data bus width selection) bit. Correct: When special mode is selected, this register must be set to a value that meets the conditions listed in table 28.6 according to the setting of the DRIi data acquisition control register (DRIiDCAPCNT) DWDSL (input data bus width selection) bit.
		28-46	28.3.23 DRIi Address Reload Registers 0 and 1 (DRIiADR0RLD and DRIiADR1RLD): Incorrect description corrected. Error: DRIiADR0LD and DRIiADR1LD are registers that hold counter reload values. Correct: DRIiADR0CT and DRIiADR1CT are registers that hold counter reload values.
		28-65	Figure 28.8 DRI Initialization Flowchart: The following description added. Added: Clock supply to the DRI module settings
		28-66	(1) One-shot mode: Incorrect description corrected. Error: the DECmCTSL (DECm count event selection) bits Correct: the DECmCS (DECm count event selection) bits
		28-66	Figure 28.9 DEC One-Shot Mode Count Example revised.
		28-67	Figure 28.10 DEC Continuous Mode Count Example revised.



Rev.	Date	Page of Previous Edition	Description
Rev.1.10	Sep. 27, 2011	28-69	28.6 Relations between DRI Pins and DRI Module Signals added.
		28-69	28.7 DRIi Special Mode added.
		28-69	28.8.1 Module Stop Function Setting before Using the DRI added.
		29-1	Table 29.1 DRO Module Overview: Item added. Added: Maximum transfer clock: 10MHz
		29-6, 29-7	29.3.3 DRO Operating Mode Register (DROMOD): Notes of bits DROSU and DROHD added.
		29-12	Figure 29.3 DRO Setup Example: Description added. Added: Clock supply to the DRO module settings
		30-8	30.4.4 PDAC Status Register (PDISTATUS): R/W status of DWOUT and DWMON bits corrected. Error: R: R, W: W Correct: R: R, W: —
		30-8	30.4.4 PDAC Status Register (PDISTATUS): Description of the DWOUT bit corrected.
		30-58	30.8 Usage Notes: Description added. Added: To use the PDAC, set the PDAC bit in the module stop register 0 (MSTPCR0) to "0" to enable PDAC and PSEL operations, and then set the PDAC related register. Otherwise, the clocks are not supplied to the PDAC module and PDAC operation is disabled even though the PDAC related register is set.
		32-15	32.4.2 FlexRay Lock Register (FRLCK): Incorrect description corrected. Error: To leave CONFIG state by writing bits CMD3 to CMD1 in the FRSUCC1 register (commands READY), Correct: To leave CONFIG state by writing bits CMD3 to CMD0 in the FRSUCC1 register (commands READY),
		32-18	32.5.1 FlexRay Error Interrupt Register (FREIR): Description of the IIBA bit corrected.
			Error: 0: No illegal CPU access to Output Buffer occurred
			1: Illegal CPU access to Output Buffer occurred
			Correct: 0: No illegal CPU access to Input Buffer occurred
			1: Illegal CPU access to Input Buffer occurred
		32-65	32.6.8 FlexRay PRT Configuration Register 1 (FRPRTC1): Incorrect description of bits UT19 to UT0 corrected. Error: Valid value are 640 to 64000 μ T. Correct: Valid value are 640 to 640000 μ T.
		32-144	Figure 32.6 Overall State Diagram of FlexRay Communication Controller: Incorrect description corrected. Error: HW Reset Power ON FlexRay Module Initialization (FR bit = 1) correct: HW Reset Power ON FlexRay Module Initialization
		32-144	32.16.1 Communication Controller State Diagram: Incorrect description corrected. Error: State transitions are controlled by externals pins RESET, FRXA, and FRXB by the POC state machine, and by the CHI Command Vector (bits CMD3 to CMD0 in the FRSUCC1 register), and also by the FR bit in the FRR register. Correct: State transitions are controlled by externals pins RESET, FRXA, and FRXB by the POC state machine, and by the CHI Command Vector (bits CMD3 to CMD0 in the FRSUCC1 register).
		32-166	Figure 32.10 FIFO Status: Empty, Not Empty, Overrun: Description of FIFO not empty (store next) corrected.



Rev.	Date	Page of Previous Edition	Description
Rev.1.10	Sep. 27, 2011	33-5	33.4 Usage Notes: Description added. Added: Execute read and write accesses to the register area of a module in the module stopped state after supplying the clock to the corresponding module.
		36-5	36.4.1 AUDR Enable Register (AUDRENB): R/W status of the AUDREKEY flag corrected. Error: R: R, W: W Correct: R: 0, W: W
		36-9	DIR command in (1) Input Format: Incorrect description corrected. Error: 11: Illegal value Correct: 11: Setting prohibited
		38-4	Table 38.3 DC Characteristics - Input Level Voltage: When 5 V is Used: The rating (Max.) of the low-level input voltage for pins EXTAL corrected. Error: 0.25 Vcc Correct: 0.125 Vcc
		38-8	Table 38.7 DC Characteristics - Output Voltage: When 3.3 V is Used with Driving Ability Set to "Normal Output": The rating (Min.) of output high-level voltage (normal output) for port pins corrected. Error: Port A, B, C, D, E, F, and G: Vcc – 0.5 Port H, J, K, and L: PVcc – 0.5 Correct: Port A, B, C, D, E, F, and G: Vcc – 1.1 Port H, J, K, and L: PVcc – 1.1
		38-8	Table 38.7 DC Characteristics - Output Voltage: When 3.3 V is Used with Driving Ability Set to "Normal Output": The rating (Max.) of output low-level voltage (normal output) for port pins corrected. Error: Port A, B, C, D, E, F, and G: 0.4 Port H, J, K, and L: 0.4 Correct: Port A, B, C, D, E, F, and G: 0.9 Port H, J, K, and L: 0.9
		38-14	Table 38.16 Power-On/Off Timing: Incorrect name of item corrected. Error: Vdd holding time at Vcc shutdown PVcc voltage at power off Correct: Vcc holding time at Vdd shutdown Vcc voltage at power off
		38-14	Figure 38.4 Power-On/Off Timing revised.
		38-15	Figure 38.5 Operation Mode and Oscillation Timing at Power-On/Off revised.
		38-33	Table 38.26 RSPI Timing: Incorrect description corrected. Error: SSL rise/fall time: Figures 38.28, 38.29 Correct: SSL rise/fall time: Figures 38.28 to 38.31
		38-35	Figure 38.30 RSPI Timing (Slave, CPHA = "0") revised.
		38-36	Figure 38.31 RSPI Timing (Slave, CPHA = "1") revised.
		38-38	Table 38.29 DRI Timing (When Special Mode is On): The rating (Min.) of symbol twDLYDIN1 corrected. Error: 8 tc (CAP)*1 Correct: 8 tc (DCAP)*1
		38-39	Figure 38.34 Edge Detection Timing (Edge Interval to Prevent DRI Internal Simultaneous Edge Detection Timing) revised.
		G-114	Table G.1 Register Assignments: Register description of TOU33 Reload Register (TO33RLD) changed.



How to Use This Manual

1. Purpose and Target Readers

This manual is designed to provide the user with an understanding of the hardware functions and electrical characteristics of the SH7450 Group and SH7451 Group. It is intended for users designing application systems incorporating this product. A basic understanding of electrical circuits, logic circuits, and microcontrollers is required to use this manual.

This manual includes an overview of the product; descriptions of the CPU, system control functions, peripheral functions, and the electrical characteristics; and usage notes.

Particular attention must be paid to the precautionary notes included in this manual. These notes appear in the body of the text, at the end of each section, and in the Usage Notes section.

The revision history summarizes the main places that have been revised and added since the first edition. It does not list all revisions. Refer to the text of the manual for details.

Renesas provides the following documents for the SH7450 Group and SH7451 Group. Be sure to refer to the latest versions of these documents. The most recent versions of these documents can be obtained from the Renesas Technology Corp web site.

Document Type	Description	Document Title	Document No.
Datasheet	Hardware overview and electrical characteristics	_	_
Hardware manual	Hardware specifications (pin assignments, memory maps, peripheral function specifications, electrical characteristics, and timing charts) and operation descriptions	SH7450 Group, SH7451 Group Hardware Manual	This hardware manual
Software manual	Descriptions of the CPU and instruction set	SH-4A Extended Function Software Manual	REJ09B0224
Application note	Sample application programs and other materials	_	
Renesas technical update	Product specifications, the latest updates on documents, and other information	-	



2. Notation of Numbers and Symbols

The notational conventions for register names, bit names, numbers, and symbols used in this manual are described below.

(1) Register Names, Bit Names, and Pin Names

Registers, bits, and pins are referred to in the text by symbols. These symbols are followed by the word "register", "bit", or "pin" to distinguish the three categories.

Examples: the CS# pin, the Vcc pin,

the ICR0 register

(2) Notation of Numbers

Binary numbers are notated as B'nnnn (However, the "B" may be omitted when it is clear that the number is binary), hexadecimal numbers are notated as H'nnnn, and decimal numbers are notated as nnnn.

Examples - Binary: B'11 or 11

Hexadecimal: H'EFA0

Decimal: 1234

(3) Notation for "L" Active (Active-Low) Signals


A sharp sign (#) is appended to the names of signals and pins which are "L" active.

Example: the CS0# pin



3. Register Configuration

Each section in this manual provides a table listing all the registers used by the corresponding module before the register descriptions in the section. The symbols and terms used in these tables are described below.



Note: • The bit names and text in the figure above are examples that are unrelated to the content of this manual.

(1) Register Name

The register name are shown for each register.

(2) Abbreviation

Gives the name of the register.

(3) After Reset

Indicates the values of each bit after a hardware reset in hexadecimal.

(4) P4 Address

Indicates the P4 address of each register.

The P4 address applies when the P4 area of the virtual address space is used. When the upper three bits of the 32-bit P4 area address are cleared to "0", the result is an area 7 address. This address is used when accessing area 7 of the physical address space using the TLB.

(5) Access Size

8-bit access is indicated as "8", 16-bit access as "16", and 32-bit access as "32", respectively.

For registers that allow multiple accesses, each access size is indicated with a slash (/).

If an access size is indicated without a slash (/), only the indicated size is allowed.

- · For 32-bit registers that can be accessed using 32-bit and 16-bit accesses
- The access size is indicated as "16/32".
- · For 8-bit registers that can be accessed using 8-bit access, and also using 16-bit access at the same time with the next aligned 8-bit register

The access size is indicated as "8/16".


(6) Page

Indicates the page on which the functions and bit settings of the register are described. If the description runs to multiple pages, only the first page is indicated. For example, if the description starts on page 12-9 and continues to page 12-10, page 12-9 is indicated.



4. Register Notation

Each register description includes both a bit figure that shows the bit sequence and a bit table that describes the content set with each bit. The symbols and terms used are described below.





5. Abbreviations and Symbols

The table below describes the abbreviations and symbols used in this document.

Abbreviation	Full Name
FPU	Floating-Point Unit
MMU	Memory Management Unit
SHwyRAM	Super Hyway RAM
CPG	Clock Pulse Generator
INTC	Interrupt Controller
WDT	Watchdog Timer
BSC	Bus State Controller
DMAC	Direct Memory Access Controller
ATU-IIIS	Advanced Timer Unit IIIS
TMU	Timer Unit
SCIF	Serial Communication Interface
RSPI	Renesas Serial Peripheral Interface
IIC3	I2C Bus Interface 3
CAN	Controller Area Network
ADC	A/D Converter
DRI	Direct RAM Input Interface
DRO	Direct RAM Output Interface
PDAC	Parallel DAC Controller
PSEL	Parallel Selector
UBC	User Break Controller
AUDR	AUD RAM Monitor
H-UDI	User Debugging Interface



6. Trademarks and Registered Trademarks

All trademarks and registered trademarks are the property of their respective owners.



Contents

Sect	tion 1 Overview	1-1
1.1	Features	1-1
	1.1.1 Applications	1-1
	1.1.2 Specifications Overview	1-2
1.2	Product Line Overview	1-7
1.3	Block Diagram	
1.4	Pin Arrangement	
1.5	Pin Functions	
1.6	Descriptions of Pin Functions	
Sect	tion 2 Programming Model	2-1
2.1	Data Formats	
2.2	Register Descriptions	
	2.2.1 Privileged Mode and Banks	
	2.2.2 General Registers	
	2.2.3 Floating-Point Registers	
	2.2.4 Control Registers	
	2.2.5 System Registers	
2.3	Memory-Mapped Registers	
2.4	Data Formats in Registers	
2.5	Data Formats in Memory	
2.6	Processing States.	
2.7	Usage Notes	
2.7	2.7.1 Notes on Self-Modifying Code	
Sect	tion 3 Instruction Set	3-1
3.1	Execution Environment	
3.2	Addressing Modes	
3.3	Instruction Set	
3.4	Usage Notes	
J. T	Usage 110tes	J-17
Sect	tion 4 Pipelining	4-1
4.1	Pipelines	4-1
4.2	Parallel-Executability	4-11
4.3	Issue Rates and Execution Cycles	4-13
Sect	tion 5 Exception Handling	5-1
5.1	Overview	
5.2	Register Descriptions	
	5.2.1 TRAPA Exception Register (TRA)	
	5.2.2 Exception Event Register (EXPEVT)	
	5.2.3 Interrupt Event Register (INTEVT)	
	5.2.4 Unsupported Function Detection Exception Register (EXPMASK)	
5.3	Exception Handling Functions	
2.0	5.3.1 Exception Handling Flow	
	5.3.2 Exception Handling Vector Addresses	
5.4	Exception Types and Priorities	
5.5	Exception Flow	



5.5.2 Exception Source Acceptance. 5.8 5.5.3 Exception Requests and BL Bit. 5.9 5.5.4 Return from Exceptions. 5-10 5.6 Description of Exceptions. 5-10 5.6.1 Resets. 5-10 5.6.2 General Exceptions. 5-21 5.6.3 Interrupts. 5-23 5.6.4 Priority Order with Multiple Exceptions. 5-25 5.7 Usage Notes. 5-26 Section 6 Floating-Point Unit (FPU) 6-1 6.1 Overview. 6-1 6.2 Data Formats. 6-2 6.2.1 Floating-Point Format. 6-2 6.2.2 Non-Numbers (NaN) 6-3 6.3.3 Ponormalized Numbers. 6-5 6.3.4 Floating-Point Register. 6-5 6.3.2 Floating-Point Status/Control Register (FPSCR). 6-7 6.3.3 Floating-Point Status/Control Register (FPUL). 6-8 6.4 Rounding. 6-9 6.5 Floating-Point Exceptions.		5.5.1	Exception Flow	5-7
5.5.4 Return from Exception Handling 5-9 5.6 Description of Exceptions 5-10 5.6.1 Resets 5-10 5.6.2 General Exceptions 5-11 5.6.3 Interrupts 5-25 5.7 Usage Notes 5-26 Section 6 Floating-Point Unit (FPU) 6-1 6.1 Overview 6-1 6.2 Data Formats 6-2 6.2.1 Floating-Point Format 6-2 6.2.2 Non-Numbers (NaN) 6-3 6.2.3 Denormalized Numbers 6-4 6.3 Register Descriptions 6-5 6.3.1 Floating-Point Registers 6-5 6.3.2 Floating-Point Status/Control Register (FPSCR) 6-7 6.3.3 Floating-Point Communication Register (FPSCR) 6-7 6.5 Floating-Point Exceptions 6-10 6.6 Graphics Support Functions 6-12 6.6.1 Geometric Operation Instructions 6-12 6.6.2 Pair Single-Precision Data Transfer		5.5.2	Exception Source Acceptance	5-8
5.6 Description of Exceptions 5-10 5.6.1 Resets 5-10 5.6.2 General Exceptions 5-11 5.6.3 Interrupts 5-23 5.6.4 Priority Order with Multiple Exceptions 5-25 5.7 Usage Notes 5-26 Section 6 Floating-Point Unit (FPU) 6-1 6.1 Overview 6-1 6.2 Data Formats 6-2 6.2.1 Floating-Point Format 6-2 6.2.2 Non-Numbers (NaN) 6-3 6.2.3 Denormalized Numbers 6-4 6.3 Register Descriptions 6-5 6.3.1 Floating-Point Registers 6-5 6.3.2 Floating-Point Status/Control Register (PPSCR) 6-7 6.3.3 Floating-Point Exceptions 6-7 6.4 Rounding 6-9 6.5 Floating-Point Exceptions 6-10 6.6 Graphics Support Functions 6-10 6.6 Graphics Support Functions 6-12 6.6.2 Pair Single-Precision Data Transfer 6-13 6.6.2 Pair Single-Precision Data Transfer 6-13 7.1 Overview 7-2 7.2.1 Page Table Entry High Register (PTEH) 7-9<		5.5.3	Exception Requests and BL Bit	5-9
5.6.1 Resets. 5-10 5.6.2 General Exceptions 5-11 5.6.3 Interrupts 5-23 5.7 Usage Notes. 5-25 5.7 Usage Notes. 5-26 6-1 Overview. 6-1 6.1 Overview. 6-1 6.2 Data Formats. 6-2 6.2.1 Floating-Point Format. 6-2 6.2.2 Non-Numbers (NaV). 6-3 6.2.3 Denormalized Numbers. 6-4 6.3 Register Descriptions. 6-5 6.3.1 Floating-Point Registers. 6-5 6.3.2 Floating-Point Registers. 6-5 6.3.3 Floating-Point Tengention Register (PPSCR). 6-7 6.3.3 Floating-Point Exceptions. 6-10 6.4 Rounding. 6-9 6.5 Floating-Point Exceptions. 6-10 6.6 Graphics Support Functions. 6-10 6.6 Graphics Support Functions. 6-12 6.6.1 Geometric Operation Instructions. 6-12 6.6.2 Pair Single-Pre		5.5.4	Return from Exception Handling	5-9
5.6.2 General Exceptions 5.1 5.6.3 Interrupts 5.23 5.7 Usage Notes 5.25 5.7 Usage Notes 5.26 Section 6 Floating-Point Unit (FPU) 6-1 6.1 Overview 6-1 6.2 Data Formats 6-2 6.2.1 Floating-Point Format 6-2 6.2.2 Non-Numbers (NaN) 6-3 6.2.3 Denormalized Numbers 6-4 6.3 Register Descriptions 6-5 6.3.1 Floating-Point Registers 6-5 6.3.2 Floating-Point Status/Control Register (FPSCR) 6-7 6.3.3 Floating-Point Exceptions 6-7 6.4 Rounding 6-9 6.5 Floating-Point Exceptions 6-10 6.6 Graphics Support Functions 6-12 6.6.1 Geometric Operation Instructions 6-12 6.6.2 Pair Single-Precision Data Transfer 6-12 7.1 Overview 7-2 7.2 <td>5.6</td> <td>Descrip</td> <td>ption of Exceptions</td> <td>5-10</td>	5.6	Descrip	ption of Exceptions	5-10
5.6.3 Interrupts 5-23 5.6.4 Priority Order with Multiple Exceptions 5-25 5.7 Usage Notes 5-26 5.2 Section 6 Floating-Point Unit (FPU) 6-1 6.1 Overview 6-1 6.2 Data Formats 6-2 6.2.1 Floating-Point Format 6-2 6.2.2 Non-Numbers (NaN) 6-3 6.3.2 Denormalized Numbers 6-4 6.3.1 Floating-Point Registers 6-5 6.3.2 Floating-Point Status/Control Register (FPSCR) 6-5 6.3.2 Floating-Point Status/Control Register (FPSCR) 6-7 6.4 Rounding 6-9 6.5 Floating-Point Exceptions 6-10 6.6 Graphics Support Functions 6-12 6.6 Graphics Support Functions 6-12 6.6.1 Geometric Operation Instructions 6-12 6.6.2 Pair Single-Precision Data Transfer 6-13 Section 7 Mcmory Management Unit (MMU) 7-1 7.		5.6.1	Resets	5-10
5.6.4 Priority Order with Multiple Exceptions 5-25 5.7 Usage Notes 5-26 Section 6 Floating-Point Unit (FPU) 6-1 6.1 Overview 6-1 6.2 Data Formats 6-2 6.2.1 Floating-Point Format 6-2 6.2.2 Non-Numbers (NaN) 6-3 6.3 Denormalized Numbers 6-4 6.3 Register Descriptions 6-5 6.3.1 Floating-Point Registers 6-5 6.3.2 Floating-Point Status/Control Register (FPSCR) 6-7 6.3.3 Floating-Point Status/Control Register (FPSCR) 6-7 6.3.3 Floating-Point Exceptions 6-10 6.5 Floating-Point Exceptions 6-10 6.6 Graphics Support Functions 6-12 6.6.1 Geometric Operation Instructions 6-12 6.6.2 Pair Single-Precision Data Transfer 6-13 5.2 Page Table Entry High Register (PTEL) 7-2 7.1 Overview 7-2 7.2		5.6.2	General Exceptions	5-11
5.7 Usage Notes 5-26 Section 6 Floating-Point Unit (FPU) 6-1 6.1 Overview 6-1 6.2 Data Formats 6-2 6.2.1 Floating-Point Format 6-2 6.2.2 Non-Numbers (NaN) 6-3 6.3.3 Denormalized Numbers 6-4 6.3.1 Floating-Point Registers 6-5 6.3.2 Floating-Point Register (FPSCR) 6-7 6.3.3 Floating-Point Communication Register (FPUL) 6-8 6.4 Rounding 6-9 6.5 Floating-Point Exceptions 6-10 6.6 Graphics Support Functions 6-12 6.6.1 Geometric Operation Instructions 6-12 6.6.2 Pair Single-Precision Data Transfer 6-13 Section 7 Memory Management Unit (MMU) 7-1 7.1 Address Spaces 7-2 7.2 Register Descriptions 7-9 7.2.1 Page Table Entry High Register (PTEH) 7-10 7.2.2 Page Table Entry High Re		5.6.3	Interrupts	5-23
Section Floating-Point Unit (FPU)		5.6.4	Priority Order with Multiple Exceptions	5-25
6.1 Overview 6-1 6.2 Data Formats 6-2 6.2.1 Floating-Point Format 6-2 6.2.2 Non-Numbers (NaN) 6-3 6.2.3 Denormalized Numbers 6-4 6.3 Register Descriptions. 6-5 6.3.1 Floating-Point Registers 6-5 6.3.2 Floating-Point Communication Register (FPSCR) 6-7 6.3.3 Floating-Point Communication Register (FPUL) 6-8 6.4 Rounding. 6-9 6.5 Floating-Point Exceptions. 6-10 6.6 Graphics Support Functions. 6-10 6.6.6 Graphics Support Functions. 6-12 6.6.1 Geometric Operation Instructions. 6-12 6.6.2 Pair Single-Precision Data Transfer 6-13 Section 7 Memory Management Unit (MMU) 7-1 7.1 Overview. 7-2 7.2 Register Descriptions. 7-9 7.2 Page Table Entry High Register (PTEL) 7-10 7.2.2 Page Table Entry High Register (PTEL) 7-10 7.2.3	5.7	Usage	Notes	5-26
6.2 Data Formats. 6-2-2 6.2.1 Floating-Point Format 6-2-2 6.2.2 Non-Numbers (NaN) 6-3 6.2.3 Denormalized Numbers 6-4 6.3 Register Descriptions. 6-5 6.3.1 Floating-Point Registers. 6-5 6.3.2 Floating-Point Status/Control Register (FPSCR). 6-7 6.3.3 Floating-Point Communication Register (FPUL) 6-8 6.4 Rounding. 6-9 6.5 Floating-Point Exceptions. 6-10 6.6 Graphics Support Functions 6-12 6.6.1 Geometric Operation Instructions 6-12 6.6.2 Pair Single-Precision Data Transfer 6-13 Section 7 Memory Management Unit (MMU) 7-1 7.1 Overview. 7-2 7.2.1 Page Table Entry High Register (PTEH) 7-9 7.2.2 Page Table Entry Low Register (PTEL) 7-10 7.2.3 Translation Table Base Register (TEA) 7-11 7.2.4 TLB Exception Address Register (FEA) 7-11 7.2.5 MMU Control Register (MMUCR) 7-11 7.2.6 Page Table Entry Assistance Register (PTEA) 7-11 7.2.7 Physical Address Space Control Register (RASCR) 7-15 7.3.1 Unified TLB (UTLB) Configuration 7-17	Sect		· · · ·	
6.2.1 Floating-Point Format. .6-2 6.2.2 Non-Numbers (NaN). .6-3 6.2.3 Denormalized Numbers. .6-4 6.3 Register Descriptions. .6-5 6.3.1 Floating-Point Registers. .6-5 6.3.2 Floating-Point Communication Register (FPSCR). .6-7 6.3.3 Floating-Point Exceptions. .6-8 6.4 Rounding. .6-9 6.5 Floating-Point Exceptions. .6-10 6.6 Graphics Support Functions. .6-12 6.6.1 Geometric Operation Instructions. .6-12 6.6.2 Pair Single-Precision Data Transfer. .6-13 Section 7 Memory Management Unit (MMU). .7-1 7.1 Overview. .7-2 7.1.1 Address Spaces. .7-3 7.2 Register Descriptions. .7-3 7.2.1 Page Table Entry High Register (PTEH). .7-9 7.2.2 Page Table Entry Low Register (PTEL). .7-10 7.2.3 Translation Table Base Register (PTEA). .7-11 7.2.4 Tage Table Entry Assistance Register (PTEA).	6.1			
6.2.2 Non-Numbers (NaN) .6-3 6.2.3 Denormalized Numbers .6-4 6.3 Register Descriptions .6-5 6.3.1 Floating-Point Registers .6-5 6.3.2 Floating-Point Status/Control Register (FPSCR) .6-7 6.3.3 Floating-Point Communication Register (FPUL) .6-8 6.4 Rounding .6-9 6.5 Floating-Point Exceptions .6-10 6.6 Graphics Support Functions .6-12 6.6.1 Geometric Operation Instructions .6-12 6.6.2 Pair Single-Precision Data Transfer .6-13 Section 7 Memory Management Unit (MMU) .7-1 7.1 Overview .7-2 7.1.1 Address Spaces .7-3 7.2 Register Descriptions .7-9 7.2.1 Page Table Entry High Register (PTEH) .7-9 7.2.2 Page Table Entry Low Register (PTEL) .7-10 7.2.3 Translation Table Base Register (TEA) .7-11 7.2.4 TLB Exception Address Register (TEA) .7-11 7.2.5 Mul Control Register (MuCR)	6.2	Data F		
6.2.3 Denormalized Numbers .6-4 6.3 Register Descriptions .6-5 6.3.1 Floating-Point Registers .6-5 6.3.2 Floating-Point Communication Register (FPSCR) .6-7 6.3.3 Floating-Point Exceptions .6-9 6.5 Floating-Point Exceptions .6-10 6.6 Graphics Support Functions .6-12 6.6.1 Geometric Operation Instructions .6-12 6.6.2 Pair Single-Precision Data Transfer .6-13 Section 7 Memory Management Unit (MMU) .7-1 7.1 Overview .7-2 7.1.1 Address Spaces .7-3 7.2 Register Descriptions .7-9 7.2.1 Page Table Entry High Register (PTEH) .7-9 7.2.2 Page Table Entry Was Register (PTEL) .7-10 7.2.3 Translation Table Base Register (TEA) .7-11 7.2.4 TLB Exception Address Register (PEA) .7-11 7.2.5 MMU Control Register (MMCR) .7-11 7.2.6 Page Table Entry Assistance Register (PKBA) .7-15 7.3.1 Unified				
6.3.1 Floating-Point Registers. 6-5 6.3.1 Floating-Point Registers. 6-5 6.3.2 Floating-Point Status/Control Register (FPSCR). 6-7 6.3.3 Floating-Point Exceptions. 6-9 6.5 Floating-Point Exceptions. 6-10 6.6 Graphics Support Functions. 6-12 6.6.1 Geometric Operation Instructions. 6-12 6.6.2 Pair Single-Precision Data Transfer. 6-13 Section 7 Memory Management Unit (MMU). 7-1 7.1 Overview. 7-2 7.2 Register Descriptions. 7-3 7.2 Register Descriptions. 7-9 7.2.1 Page Table Entry High Register (PTEL). 7-10 7.2.2 Page Table Entry Low Register (PTEL). 7-10 7.2.3 Translation Table Base Register (PTEL). 7-11 7.2.4 TLB Exception Address Register (PTEA). 7-11 7.2.5 MMU Control Register (MUCR). 7-11 7.2.6 Page Table Entry Assistance Register (PTEA). 7-14 7.2.7 Physical Address Space Control Register (PTEA). 7-15 <t< td=""><td></td><td>6.2.2</td><td></td><td></td></t<>		6.2.2		
6.3.1 Floating-Point Registers		6.2.3	Denormalized Numbers	6-4
6.3.2 Floating-Point Status/Control Register (FPSCR). 6-7 6.3.3 Floating-Point Communication Register (FPUL) 6-8 6.4 Rounding	6.3	Registe	er Descriptions	6-5
6.3.3 Floating-Point Communication Register (FPUL) 6-8 6.4 Rounding		6.3.1	<u> </u>	
6.4 Rounding		6.3.2		
6.5 Floating-Point Exceptions. 6-10 6.6 Graphics Support Functions. 6-12 6.6.1 Geometric Operation Instructions. 6-12 6.6.2 Pair Single-Precision Data Transfer. 6-13 Section 7 Memory Management Unit (MMU) 7-1 7.1 Overview. 7-2 7.1.1 Address Spaces. 7-3 7.2 Register Descriptions. 7-9 7.2.1 Page Table Entry High Register (PTEH). 7-9 7.2.2 Page Table Entry Low Register (PTEL). 7-10 7.2.3 Translation Table Base Register (PTEL). 7-10 7.2.4 TLB Exception Address Register (TEA) 7-11 7.2.5 MMU Control Register (MMUCR). 7-11 7.2.6 Page Table Entry Assistance Register (PTEA). 7-14 7.2.7 Physical Address Space Control Register (PASCR). 7-15 7.2.8 Instruction Re-Fetch Inhibit Control Register (IRMCR). 7-15 7.3.1 Unified TLB (UTLB) Configuration 7-17 7.3.2 Instruction TLB (ITLB) Configuration 7-17 7.3.3 Address Translation Method 7-22				
6.6 Graphics Support Functions	6.4			
6.6.1 Geometric Operation Instructions 6-12 6.6.2 Pair Single-Precision Data Transfer 6-13 Section 7 Memory Management Unit (MMU) 7-1 7.1 Overview 7-2 7.1.1 Address Spaces 7-3 7.2 Register Descriptions 7-9 7.2.1 Page Table Entry High Register (PTEH) 7-9 7.2.2 Page Table Entry Low Register (PTEL) 7-10 7.2.3 Translation Table Base Register (TTB) 7-11 7.2.4 TLB Exception Address Register (TEA) 7-11 7.2.5 MMU Control Register (MMUCR) 7-11 7.2.6 Page Table Entry Assistance Register (PTEA) 7-14 7.2.7 Physical Address Space Control Register (PASCR) 7-15 7.2.8 Instruction Re-Fetch Inhibit Control Register (IRMCR) 7-15 7.3 TLB Functions (TLB Compatible Mode) 7-17 7.3.1 Unified TLB (UTLB) Configuration 7-19 7.3.2 Instruction TLB (ITLB) Configuration 7-19 7.3.3 Address Translation Method 7-20 7.4.1 Unified TLB (UTLB) Configuration 7	6.5			
6.6.2 Pair Single-Precision Data Transfer 6-13 Section 7 Memory Management Unit (MMU) .7-1 7.1 Overview .7-2 7.1.1 Address Spaces .7-3 7.2 Register Descriptions .7-9 7.2.1 Page Table Entry High Register (PTEH) .7-9 7.2.2 Page Table Entry Low Register (PTEL) .7-10 7.2.3 Translation Table Base Register (TTB) .7-11 7.2.4 TLB Exception Address Register (TEA) .7-11 7.2.5 MMU Control Register (MMUCR) .7-11 7.2.6 Page Table Entry Assistance Register (PTEA) .7-14 7.2.7 Physical Address Space Control Register (PASCR) .7-15 7.2.8 Instruction Re-Fetch Inhibit Control Register (IRMCR) .7-15 7.3.1 Unified TLB (UTLB) Configuration .7-17 7.3.2 Instruction TLB (ITLB) Configuration .7-17 7.3.3 Address Translation Method .7-20 7.4.1 Unified TLB (UTLB) Configuration .7-22 7.4.2 Instruction TLB (ITLB) Configuration .7-22 7.4.1 Unified TLB (UTLB) Configurat	6.6	Graphi	ics Support Functions	6-12
Section 7 Memory Management Unit (MMU) .7-1 7.1 Overview .7-2 7.1.1 Address Spaces .7-3 7.2 Register Descriptions .7-9 7.2.1 Page Table Entry High Register (PTEH) .7-9 7.2.2 Page Table Entry Low Register (PTEL) .7-10 7.2.3 Translation Table Base Register (TTB) .7-11 7.2.4 TLB Exception Address Register (TEA) .7-11 7.2.5 MMU Control Register (MMUCR) .7-11 7.2.6 Page Table Entry Assistance Register (PTEA) .7-14 7.2.7 Physical Address Space Control Register (PASCR) .7-15 7.2.8 Instruction Re-Fetch Inhibit Control Register (IRMCR) .7-15 7.3.1 Unified TLB Compatible Mode) .7-17 7.3.2 Instruction TLB (ITLB) Configuration .7-17 7.3.2 Instruction TLB (ITLB) Configuration .7-19 7.3.3 Address Translation Method .7-20 7.4.1 Unified TLB (UTLB) Configuration .7-20 7.4.2 Instruction TLB (ITLB) Configuration .7-22 7.4.3 Address Translation Method .7-22 7.5.1 MMU Functions .7-25 7.5.1 MMU Hardware Management .7-27 7.5.2 MMU Software Management .7-27 <td></td> <td>6.6.1</td> <td>Geometric Operation Instructions</td> <td>6-12</td>		6.6.1	Geometric Operation Instructions	6-12
7.1 Overview		6.6.2	Pair Single-Precision Data Transfer	6-13
7.1 Overview	~			
7.1.1 Address Spaces 7-3 7.2 Register Descriptions 7-9 7.2.1 Page Table Entry High Register (PTEH) 7-9 7.2.2 Page Table Entry Low Register (PTEL) 7-10 7.2.3 Translation Table Base Register (TEB) 7-11 7.2.4 TLB Exception Address Register (TEA) 7-11 7.2.5 MMU Control Register (MMUCR) 7-11 7.2.6 Page Table Entry Assistance Register (PTEA) 7-14 7.2.7 Physical Address Space Control Register (PASCR) 7-15 7.2.8 Instruction Re-Fetch Inhibit Control Register (IRMCR) 7-15 7.3 TLB Functions (TLB Compatible Mode) 7-17 7.3.1 Unified TLB (UTLB) Configuration 7-17 7.3.2 Instruction TLB (ITLB) Configuration 7-19 7.3.3 Address Translation Method 7-20 7.4.1 Unified TLB (UTLB) Configuration 7-20 7.4.2 Instruction TLB (ITLB) Configuration 7-22 7.4.1 Unified TLB (UTLB) Configuration 7-22 7.4.2 Instruction TLB (TDLB) Configuration 7-25 MMU Functions 7-27 <td></td> <td></td> <td>• • • • • • • • • • • • • • • • • • • •</td> <td></td>			• • • • • • • • • • • • • • • • • • • •	
7.2 Register Descriptions 7-9 7.2.1 Page Table Entry High Register (PTEH) 7-9 7.2.2 Page Table Entry Low Register (PTEL) 7-10 7.2.3 Translation Table Base Register (TTB) 7-11 7.2.4 TLB Exception Address Register (TEA) 7-11 7.2.5 MMU Control Register (MMUCR) 7-11 7.2.6 Page Table Entry Assistance Register (PTEA) 7-14 7.2.7 Physical Address Space Control Register (PASCR) 7-15 7.2.8 Instruction Re-Fetch Inhibit Control Register (IRMCR) 7-15 7.3 TLB Functions (TLB Compatible Mode) 7-17 7.3.1 Unified TLB (UTLB) Configuration 7-17 7.3.2 Instruction TLB (ITLB) Configuration 7-19 7.3.3 Address Translation Method 7-20 7.4 TLB Functions (TLB Extended Mode) 7-22 7.4.1 Unified TLB (UTLB) Configuration 7-22 7.4.2 Instruction TLB (ITLB) Configuration 7-24 7.4.3 Address Translation Method 7-25 7.5.1 MMU Functions 7-27 7.5.2 MMU Hardware Management <td>7.1</td> <td></td> <td></td> <td></td>	7.1			
7.2.1 Page Table Entry High Register (PTEH) 7-9 7.2.2 Page Table Entry Low Register (PTEL) 7-10 7.2.3 Translation Table Base Register (TTB) 7-11 7.2.4 TLB Exception Address Register (TEA) 7-11 7.2.5 MMU Control Register (MMUCR) 7-11 7.2.6 Page Table Entry Assistance Register (PTEA) 7-14 7.2.7 Physical Address Space Control Register (PASCR) 7-15 7.2.8 Instruction Re-Fetch Inhibit Control Register (IRMCR) 7-15 7.3 TLB Functions (TLB Compatible Mode) 7-17 7.3.1 Unified TLB (UTLB) Configuration 7-17 7.3.2 Instruction TLB (ITLB) Configuration 7-19 7.3.3 Address Translation Method 7-20 7.4 TLB Functions (TLB Extended Mode) 7-22 7.4.1 Unified TLB (UTLB) Configuration 7-22 7.4.2 Instruction TLB (ITLB) Configuration 7-24 7.4.3 Address Translation Method 7-25 MMU Functions 7-25 MMU Functions 7-27 7.5.1 MMU Hardware Management 7-27			•	
7.2.2 Page Table Entry Low Register (PTEL) 7-10 7.2.3 Translation Table Base Register (TTB) 7-11 7.2.4 TLB Exception Address Register (TEA) 7-11 7.2.5 MMU Control Register (MMUCR) 7-11 7.2.6 Page Table Entry Assistance Register (PTEA) 7-14 7.2.7 Physical Address Space Control Register (PASCR) 7-15 7.2.8 Instruction Re-Fetch Inhibit Control Register (IRMCR) 7-15 7.3.1 Unified TLB Compatible Mode) 7-17 7.3.1 Unified TLB (UTLB) Configuration 7-17 7.3.2 Instruction TLB (ITLB) Configuration 7-19 7.3.3 Address Translation Method 7-20 7.4.1 Unified TLB (UTLB) Configuration 7-22 7.4.2 Instruction TLB (ITLB) Configuration 7-24 7.4.2 Instruction TLB (ITLB) Configuration 7-25 7.5.1 MMU Functions 7-27 7.5.1 MMU Hardware Management 7-27 7.5.2 MMU Software Management 7-27	7.2	_	-	
7.2.3 Translation Table Base Register (TTB) 7-11 7.2.4 TLB Exception Address Register (TEA) 7-11 7.2.5 MMU Control Register (MMUCR) 7-11 7.2.6 Page Table Entry Assistance Register (PTEA) 7-14 7.2.7 Physical Address Space Control Register (PASCR) 7-15 7.2.8 Instruction Re-Fetch Inhibit Control Register (IRMCR) 7-15 7.3 TLB Functions (TLB Compatible Mode) 7-17 7.3.1 Unified TLB (UTLB) Configuration 7-17 7.3.2 Instruction TLB (ITLB) Configuration 7-19 7.3.3 Address Translation Method 7-20 7.4.1 Unified TLB (UTLB) Configuration 7-22 7.4.2 Instruction TLB (ITLB) Configuration 7-22 7.4.2 Instruction TLB (ITLB) Configuration 7-25 7.5 MMU Functions 7-27 7.5.1 MMU Hardware Management 7-27 7.5.2 MMU Software Management 7-27 7.5.2 MMU Software Management 7-27				
7.2.4 TLB Exception Address Register (TEA) 7-11 7.2.5 MMU Control Register (MMUCR) 7-11 7.2.6 Page Table Entry Assistance Register (PTEA) 7-14 7.2.7 Physical Address Space Control Register (PASCR) 7-15 7.2.8 Instruction Re-Fetch Inhibit Control Register (IRMCR) 7-15 7.3 TLB Functions (TLB Compatible Mode) 7-17 7.3.1 Unified TLB (UTLB) Configuration 7-17 7.3.2 Instruction TLB (ITLB) Configuration 7-19 7.3.3 Address Translation Method 7-20 7.4 TLB Functions (TLB Extended Mode) 7-22 7.4.1 Unified TLB (UTLB) Configuration 7-22 7.4.2 Instruction TLB (ITLB) Configuration 7-22 7.4.2 Instruction TLB (ITLB) Configuration 7-25 7.5.1 MMU Functions 7-25 7.5.1 MMU Hardware Management 7-27 7.5.2 MMU Software Management 7-27 7.5.2 MMU Software Management 7-27				
7.2.5 MMU Control Register (MMUCR) 7-11 7.2.6 Page Table Entry Assistance Register (PTEA) 7-14 7.2.7 Physical Address Space Control Register (PASCR) 7-15 7.2.8 Instruction Re-Fetch Inhibit Control Register (IRMCR) 7-15 7.3 TLB Functions (TLB Compatible Mode) 7-17 7.3.1 Unified TLB (UTLB) Configuration 7-17 7.3.2 Instruction TLB (ITLB) Configuration 7-19 7.3.3 Address Translation Method 7-20 7.4 TLB Functions (TLB Extended Mode) 7-22 7.4.1 Unified TLB (UTLB) Configuration 7-22 7.4.2 Instruction TLB (ITLB) Configuration 7-24 7.4.3 Address Translation Method 7-25 7.5 MMU Functions 7-27 7.5.1 MMU Hardware Management 7-27 7.5.2 MMU Software Management 7-27 7.5.2 MMU Software Management 7-27				
7.2.6 Page Table Entry Assistance Register (PTEA) 7-14 7.2.7 Physical Address Space Control Register (PASCR) 7-15 7.2.8 Instruction Re-Fetch Inhibit Control Register (IRMCR) 7-15 7.3 TLB Functions (TLB Compatible Mode) 7-17 7.3.1 Unified TLB (UTLB) Configuration 7-17 7.3.2 Instruction TLB (ITLB) Configuration 7-19 7.3.3 Address Translation Method 7-20 7.4 TLB Functions (TLB Extended Mode) 7-22 7.4.1 Unified TLB (UTLB) Configuration 7-22 7.4.2 Instruction TLB (ITLB) Configuration 7-24 7.4.3 Address Translation Method 7-25 7.5 MMU Functions 7-25 7.5.1 MMU Hardware Management 7-27 7.5.2 MMU Software Management 7-27		7.2.4		
7.2.7 Physical Address Space Control Register (PASCR) .7-15 7.2.8 Instruction Re-Fetch Inhibit Control Register (IRMCR) .7-15 7.3 TLB Functions (TLB Compatible Mode) .7-17 7.3.1 Unified TLB (UTLB) Configuration .7-17 7.3.2 Instruction TLB (ITLB) Configuration .7-19 7.3.3 Address Translation Method .7-20 7.4 TLB Functions (TLB Extended Mode) .7-22 7.4.1 Unified TLB (UTLB) Configuration .7-22 7.4.2 Instruction TLB (ITLB) Configuration .7-24 7.4.3 Address Translation Method .7-25 7.5 MMU Functions .7-27 7.5.1 MMU Hardware Management .7-27 7.5.2 MMU Software Management .7-27				
7.2.8 Instruction Re-Fetch Inhibit Control Register (IRMCR) .7-15 7.3 TLB Functions (TLB Compatible Mode) .7-17 7.3.1 Unified TLB (UTLB) Configuration .7-17 7.3.2 Instruction TLB (ITLB) Configuration .7-19 7.3.3 Address Translation Method .7-20 7.4.1 Unified TLB (UTLB) Configuration .7-22 7.4.2 Instruction TLB (ITLB) Configuration .7-24 7.4.3 Address Translation Method .7-25 7.5 MMU Functions .7-27 7.5.1 MMU Hardware Management .7-27 7.5.2 MMU Software Management .7-27		7.2.6		
7.3 TLB Functions (TLB Compatible Mode) 7-17 7.3.1 Unified TLB (UTLB) Configuration 7-17 7.3.2 Instruction TLB (ITLB) Configuration 7-19 7.3.3 Address Translation Method 7-20 7.4 TLB Functions (TLB Extended Mode) 7-22 7.4.1 Unified TLB (UTLB) Configuration 7-22 7.4.2 Instruction TLB (ITLB) Configuration 7-24 7.4.3 Address Translation Method 7-25 7.5 MMU Functions 7-27 7.5.1 MMU Hardware Management 7-27 7.5.2 MMU Software Management 7-27		7.2.7	•	
7.3.1 Unified TLB (UTLB) Configuration 7-17 7.3.2 Instruction TLB (ITLB) Configuration 7-19 7.3.3 Address Translation Method 7-20 7.4 TLB Functions (TLB Extended Mode) 7-22 7.4.1 Unified TLB (UTLB) Configuration 7-22 7.4.2 Instruction TLB (ITLB) Configuration 7-24 7.4.3 Address Translation Method 7-25 7.5 MMU Functions 7-27 7.5.1 MMU Hardware Management 7-27 7.5.2 MMU Software Management 7-27				
7.3.2 Instruction TLB (ITLB) Configuration 7-19 7.3.3 Address Translation Method 7-20 7.4 TLB Functions (TLB Extended Mode) 7-22 7.4.1 Unified TLB (UTLB) Configuration 7-22 7.4.2 Instruction TLB (ITLB) Configuration 7-24 7.4.3 Address Translation Method 7-25 7.5 MMU Functions 7-27 7.5.1 MMU Hardware Management 7-27 7.5.2 MMU Software Management 7-27	7.3			
7.3.3 Address Translation Method 7-20 7.4 TLB Functions (TLB Extended Mode) 7-22 7.4.1 Unified TLB (UTLB) Configuration 7-22 7.4.2 Instruction TLB (ITLB) Configuration 7-24 7.4.3 Address Translation Method 7-25 7.5 MMU Functions 7-27 7.5.1 MMU Hardware Management 7-27 7.5.2 MMU Software Management 7-27				
7.4 TLB Functions (TLB Extended Mode) 7-22 7.4.1 Unified TLB (UTLB) Configuration 7-22 7.4.2 Instruction TLB (ITLB) Configuration 7-24 7.4.3 Address Translation Method 7-25 7.5 MMU Functions 7-27 7.5.1 MMU Hardware Management 7-27 7.5.2 MMU Software Management 7-27			The state of the s	
7.4.1 Unified TLB (UTLB) Configuration 7-22 7.4.2 Instruction TLB (ITLB) Configuration 7-24 7.4.3 Address Translation Method 7-25 7.5 MMU Functions 7-27 7.5.1 MMU Hardware Management 7-27 7.5.2 MMU Software Management 7-27				
7.4.2 Instruction TLB (ITLB) Configuration 7-24 7.4.3 Address Translation Method 7-25 7.5 MMU Functions 7-27 7.5.1 MMU Hardware Management 7-27 7.5.2 MMU Software Management 7-27	7.4	TLB F		
7.4.3 Address Translation Method 7-25 7.5 MMU Functions 7-27 7.5.1 MMU Hardware Management 7-27 7.5.2 MMU Software Management 7-27		7.4.1		
7.5 MMU Functions		7.4.2	Instruction TLB (ITLB) Configuration	7-24
7.5.1MMU Hardware Management7-277.5.2MMU Software Management7-27		7.4.3	Address Translation Method	7-25
7.5.2 MMU Software Management	7.5	MMU	Functions	7-27
· · · · · · · · · · · · · · · · · · ·		7.5.1	MMU Hardware Management	7-27
7.5.3 MMU Instruction (LDTLB)		7.5.2	MMU Software Management	7-27
		7.5.3	MMU Instruction (LDTLB)	7-27

	7.5.4	Hardware ITLB Miss Handling	7-29
	7.5.5	Avoiding Synonym Problems	7-29
7.6	MMU :	Exceptions	7-30
	7.6.1	Instruction TLB Multiple Hit Exception	7-30
	7.6.2	Instruction TLB Miss Exception	7-30
	7.6.3	Instruction TLB Protection Violation Exception	7-31
	7.6.4	Data TLB Multiple Hit Exception	7-32
	7.6.5	Data TLB Miss Exception	7-32
	7.6.6	Data TLB Protection Violation Exception	
	7.6.7	Initial Page Write Exception	7-34
7.7	Memor	ry-Mapped TLB Configuration	
	7.7.1	ITLB Address Array	
	7.7.2	ITLB Data Array (TLB Compatible Mode)	7-36
	7.7.3	ITLB Data Array (TLB Extended Mode)	
	7.7.4	UTLB Address Array	
	7.7.5	UTLB Data Array (TLB Compatible Mode)	
	7.7.6	UTLB Data Array (TLB Extended Mode)	
		Caches	
8.1		ew	
8.2	_	er Descriptions	
	8.2.1	Cache Control Register (CCR)	
	8.2.2	Queue Address Control Register 0 (QACR0)	
	8.2.3	Queue Address Control Register 1 (QACR1)	
	8.2.4	On-Chip Memory Control Register (RAMCR)	
8.3	-	nd Cache Operation	
	8.3.1	Read Operation	
	8.3.2	Prefetch Operation	
	8.3.3	Write Operation	
	8.3.4	Write-Back Buffer	8-10
	8.3.5	Write-Through Buffer	
	8.3.6	OC Two-Way Mode	8-10
8.4	Instruc	tion Cache Operation	8-11
	8.4.1	Read Operation	8-11
	8.4.2	Prefetch Operation	8-11
	8.4.3	IC Two-Way Mode	8-12
	8.4.4	Instruction Cache Way Prediction Operation	8-12
8.5	Cache	Operation Instruction	8-13
	8.5.1	Coherency between Cache and External Memory	8-13
	8.5.2	Prefetch Operation	8-14
8.6	Memor	ry-Mapped Cache Configuration	8-15
	8.6.1	IC Address Array	8-15
	8.6.2	IC Data Array	8-16
	8.6.3	OC Address Array	8-17
	8.6.4	OC Data Array	
	8.6.5	Memory Allocation Associative Write Operation	
8.7	Store C	Queues	
	8.7.1	SQ Configuration	
	8.7.2	Writing to SQ	
	8.7.3	Transfer to External Memory	
	8.7.4	Determination of SQ Access Exception	



	8.7.5	Reading from SQ	8-21
Secti	ion 9 II	L Memory/OL Memory	9-1
9.1		ew	
9.2		er Descriptions	
	9.2.1	On-Chip Memory Control Register (RAMCR)	
	9.2.2	OL memory Transfer Source Address Register 0 (LSA0)	
	9.2.3	OL memory Transfer Source Address Register 1 (LSA1)	
	9.2.4	OL memory Transfer Destination Address Register 0 (LDA0)	
	9.2.5	OL memory Transfer Destination Address Register 1 (LDA1)	9-8
9.3	Operati	on	9-9
	9.3.1	Instruction Fetch Access from the CPU	9-9
	9.3.2	Operand Access from the CPU and Access from the FPU	9-9
	9.3.3	Access from the SuperHyway Bus Master Module	9-9
	9.3.4	OL Memory Block Transfer	9-9
	9.3.5	On-Chip Memory Protection Functions	9-11
9.4	Usage l	Notes	9-12
	9.4.1	Page Conflict	9-12
	9.4.2	Access Across Different Pages	9-12
	9.4.3	IL Memory Coherency	9-12
Secti	ion 10	Operating Modes	10-1
10.1		ng Modes	
10.1	10.1.1	MCU Operating Modes	
	10.1.2	On-Board Programming Modes	
10.2		r Descriptions	
	10.2.1	Mode Control Register (MDCR)	
Secti	on 11	Address Space	11-1
Secti	ion 12	ROM	12-1
12.1		ew	
12.2		Output Pins	
12.3	-	r Descriptions	
12.0	_	Flash Pin Monitor Register (FPMON)	
	12.3.2	Flash Access Status Register (FASTAT)	
	12.3.3	ROM MAT Select Register (ROMMAT)	
	12.3.4	Flash Status Register 0 (FSTATR0)	
	12.3.5	Flash Status Register 1 (FSTATR1)	
	12.3.6	Flash P/E Mode Entry Register (FENTRYR)	
	12.3.7	Flash Protect Register (FPROTR)	
	12.3.8	Flash Reset Register (FRESETR)	
	12.3.9	Flash P/E Status Register (FPESTAT)	
12.4		ew of ROM-Related Modes	
12.5		lode	
12.5	12.5.1	System Configuration	
12.6		lode and User Boot Mode	
- 2.0	12.6.1	FCU Command List	
	12.6.2	Conditions for FCU Command Acceptance	
	12.6.3	FCU Command Usage	
12.7		oot Mode	

	12.7.1	Switching between User MAT and User Boot MAT	12-32
	12.7.2	Programming the User MAT	12-33
12.8	Protection	on	12-34
	12.8.1	Hardware Protection	12-34
	12.8.2	Software Protection	12-34
	12.8.3	Error Protection	12-34
12.9	Usage N	Totes	12-36
	12.9.1	Key Code Stored Area	12-36
	12.9.2	Compatibility with Programming/	
		Erasing Program of Conventional F-ZTAT SH Microcomputers (MCUs)	12-36
	12.9.3	FWE Pin State	
	12.9.4	Reset during Programming or Erasure	12-36
	12.9.5	Prohibition of Additional Programming	
	12.9.6	Power Supply Control during Reprogramming	
	12.9.7	Accessing ROM-Related Registers	
Secti	ion 13 S	SuperHyway RAM (SHwyRAM)	13-1
13.1		W	
Secti	ion 14 (Clock Generator (CPG)	14-1
14.1		W	
14.2	Input/Ou	ıtput Pins	14-2
14.3		Descriptions	
	14.3.1	Oscillator Status Register (OSCSR)	
	14.3.2	Oscillator Control Register (OSCCR)	
14.4	Clock So	ources	
	14.4.1	Crystal Resonator Connection	
	14.4.2	External Clock Input	
14.5		otes	
	14.5.1	Board Design Notes	
	14.5.2	PLL Frequency Multiplier Circuit Power Supply Connection Notes	
		The state of the s	_
Secti	ion 15 I	nterrupt Controller (INTC)	15-1
15.1		W	
		Interrupt Request Sources in INTC	
15.2		utput Pins	
15.3	-	Descriptions	
	15.3.1	Interrupt Control Register 0 (ICR0)	
	15.3.2	Interrupt Control Register 1 (ICR1)	
	15.3.3	Interrupt Priority Register (INTPRI)	
	15.3.4	Interrupt Source Register (INTREQ).	
	15.3.5	Interrupt Mask Register (INTMSK)	
	15.3.6	Interrupt Mask Clear Register (INTMSKCLR)	
	15.3.7	NMI Flag Control Register (NMIFCR)	
	15.3.8	User Interrupt Mask Level Register (USERIMASK)	
	15.3.9	Interrupt Priority Setting Registers 0 to 12 (INT2PRI0 to INT2PRI12)	
	15.3.10	Interrupt Source Register 00 (INT2A00) (Mask State is not affected)	
	15.3.11	Interrupt Source Register 00 (INT2A00) (Mask State is not affected)	
	15.3.11	Interrupt Source Register 10 (INT2A10) (Mask State is affected)	
	15.3.12	Interrupt Source Register 10 (INT2A10) (Mask State is affected)	
	15.3.14	Interrupt Mask Register 0 (INT2MSKR)	
	10.0.14	1110110pt 11105 10515001 0 (1111 21110 IXIX)	1 リームラ



	15.3.15	Interrupt Mask Register 1 (INT2MSKR1)	
	15.3.16	Interrupt Mask Clear Register 0 (INT2MSKCR)	15-32
	15.3.17	Interrupt Mask Clear Register 1 (INT2MSKCR1)	15-34
	15.3.18	Per-Module Interrupt Source Registers 0 to 12 (INT2B0 to INT2B12)	15-35
15.4	Operation	on	15-51
	15.4.1	Interrupt Sources and Priorities	15-51
	15.4.2	General Interrupt Sequence	15-54
	15.4.3	NMI Interrupt Operation Sequence	15-58
15.5	Interrup	t Response Time	
15.6	-	etting Procedure Example	
15.7		Notes	
	15.7.1	Notes on Setting IRQ Pin Function	
	15.7.2	To Clear IRQ Interrupt Requests When Level Detection is Selected	
	15.7.3	To Clear IRQ Interrupt Requests When Edge Detection is Selected	
Secti	on 16	Reset	16-1
16.1		peration	
16.2		utput Pins	
16.3		On	
	16.3.1	Reset Request	
	16.3.2	Reset with the RESET# Pin	
16.4		Notes	
	16.4.1	Usage Notes Regarding Internal Reset	
Secti	ion 17	Watchdog Timer (WDT)	17-1
17.1		w	
17.2		utput Pins	
17.3	-	Descriptions	
	17.3.1	Watchdog Timer Stop Time Register (WDTST)	
	17.3.2	Watchdog Timer Control/Status Register (WDTCSR)	
	17.3.3	Watchdog Timer Base Stop Time Register (WDTBST)	
	17.3.4	Watchdog Timer Counter (WDTCNT)	
	17.3.5	Watchdog Timer Base Counter (WDTBCNT)	
17.4		On	
. /	17.4.1	Using Watchdog Timer Mode	
	17.4.1	Using Interval Timer Mode	
	17.4.3	Time Until a WDT Overflow Occurs	
	17.4.4	Clearing the WDT Counter	
	17.4.5	Hardware Reset due to WDT Overflow	
Secti	on 18	I/O Ports and Pin Function Unit	18-1
18.1		W	
18.2		ex Pin Functions	
18.3	-	Descriptions	
10.5	18.3.1	Port A to H and J to L Data Registers (PADR to PHDR and PJDR to PLDR)	
	18.3.2	Port A to H and J to N Port Registers (PAPR to PHPR and PJPR to PNPR)	
	18.3.3	Port A to H and J to L Driving Ability Setting Registers	10-10
	10.3.3	(PADSR to PHDSR and PJDSR to PLDSR)	10 10
	18.3.4	Port ABC Input Threshold Value Switching Register (PALVR)	
	18.3.5	Port DEF Input Threshold Value Switching Register (PDLVR)	
	18.3.6	Port GHJ Input Threshold Value Switching Register (PGLVR)	
	10.5.0	TOTA OTTS HIDRET HICSHOID VALUE SWILCHIER NERRIGIE (FULVA)	

	18.3.7	Port KL Input Threshold Value Switching Register (PKLVR)	18-27
	18.3.8	Port A to H and J to L I/O Registers (PAIOR to PHIOR and PJIOR to PLIOR)	18-28
	18.3.9	Port A Control Registers 1 to 4 (PACR1 to PACR4)	18-31
	18.3.10	Port B Control Registers 1 and 2 (PBCR1 and PBCR2)	18-35
	18.3.11	Port C Control Registers 1 to 4 (PCCR1 to PCCR4)	18-38
	18.3.12	Port D Control Registers 1 to 4 (PDCR1 to PDCR4)	18-42
	18.3.13	Port E Control Registers 1 to 4 (PECR1 to PECR4)	18-46
	18.3.14	Port F Control Registers 1 and 2 (PFCR1 and PFCR2)	18-51
	18.3.15	Port G Control Registers 1 and 2 (PGCR1 and PGCR2)	18-53
	18.3.16	Port H Control Registers 1 to 4 (PHCR1 to PHCR4)	18-55
	18.3.17	Port J Control Registers 1 to 4 (PJCR1 to PJCR4)	18-60
	18.3.18	Port K Control Registers 1 to 4 (PKCR1 to PKCR4)	18-65
	18.3.19	Port L Control Registers 1 to 3 (PLCR1 to PLCR3)	18-70
	18.3.20	Port M Control Registers 1 to 4 (PMCR1 to PMCR4)	18-73
	18.3.21	Port N Control Registers 1 and 2 (PNCR1 and PNCR2)	18-77
	18.3.22	Port DRI Input Channel Switching Register (PDRIR)	18-79
18.4	I/O Port	Initial Setting Procedure Examples	18-80
18.5	Port Peri	pheral Circuits	18-81
18.6	Usage N	otes	18-87
	18.6.1	Port Input Disable Function	18-87
	18.6.2	Peripheral Function Input When Pins are Set as General Port Pins	18-87
Secti	on 10 I	Bus State Controller (BSC)	10_1
19.1		W	
19.1		utput Pins	
19.2	-	Descriptions	
19.5	19.3.1	Bus Control Register (BCR)	
	19.3.1	CSn Bus Control Register (CSnBCR) (n = 0 to 2)	
	19.3.2	CSn Wait Control Register (CSnWCR) (n = 0 to 2)	
19.4		n	
19.4	19.4.1	Endian/Access Size and Data Alignment	
	19.4.1	SRAM Interface	
	19.4.2	Byte Control SRAM interface	
		·	
	19.4.4	Inter-Access Cycle Idle	19-24
Secti	on 20 I	Direct Memory Access Controller (DMAC)	20-1
20.1		N	
20.2	Input/Ou	tput Pins	20-3
20.3	Register	Descriptions	
	20.3.1	DMAi Source Address Register (DMiSAR)	
	20.3.2	DMAj Source Address Register B (DMjSARB)	20-9
	20.3.3	DMAi Destination Address Register (DMiDAR)	
	20.3.4	DMAj Destination Address Register B (DMjDARB)	20-11
	20.3.5	DMAi Transfer Count Register (DMiTCR)	20-12
	20.3.6	DMAj Transfer Count Register B (DMjTCRB)	20-13
	20.3.7	DMAi Channel Control Register (DMiCHCR)	20-14
	20.3.8	DMA05 and DMA611 Operation Registers (DM05OR and DM611OR)	20-20
	20.3.9	DMA01 to DMA1011 Extended Resource Select Registers (DM01ARS to DM1011ARS)	20-23
20.4	Operation	n	
	20.4.1	DMA Transfer Request Sources	20-28
	20.4.2	DMA Transfer Modes	20.30



	20.4.3	DMA Transfer Start Conditions and DMA Transfer End Conditions	20-32
	20.4.4	Channel Priority in Modules	
	20.4.5	Operation Example of Multiple Channels in the Same DMAC Module	20-36
	20.4.6	Priority between DMAC Modules	20-37
	20.4.7	Repeat Function	20-37
	20.4.8	Reload Function	20-40
	20.4.9	DREQ Pin Sampling Timing	20-42
	20.4.10	DACK# Pin Output	20-44
20.5	Usage N	otes	20-46
	20.5.1	Address Error	20-46
	20.5.2	DMA Transfer to DMAC Prohibited	20-46
	20.5.3	NMI Interrupt	20-46
	20.5.4	Accessing Registers during DMA Operation	20-46
	20.5.5	DMA Transfer for External Request	20-47
Section	on 21 A	Advanced Timer Unit IIIS (ATU-IIIS)	21-1
21.1	Overvie	w	21-1
21.2	Block D	iagram	21-3
21.3	Input/Ou	ıtput Pins	21-6
21.4	Register	Descriptions	21-7
21.5	Overvie	w of Common Controller	21-18
	21.5.1	Clock Bus	21-18
21.6	Register	Description of Common Controller	21-19
	21.6.1	ATU-IIIS Master Enable Register (ATUENR)	21-19
	21.6.2	ATU-IIIS Clock Bus Control Register (ATCBCNT)	21-21
	21.6.3	ATU-IIIS Noise Cancellation Mode Register (ATNCMR)	21-22
	21.6.4	ATU-IIIS Interrupt Select Register Ai (ATISRAi)	
	21.6.5	ATU-IIIS Interrupt Select Register F (ATISRF)	21-26
	21.6.6	ATU-IIIS Interrupt Select Register G (ATISRG)	
	21.6.7	ATU-IIIS Interrupt Select Registers TOU0 to TOU4 (ATISRT0 to ATISRT4)	
21.7	Overvie	w of Prescalers	
21.8		Description of Prescalers	
	21.8.1	ATU-IIIS Prescaler Registers 0 to 3 (ATPSCR0 to ATPSCR3)	
21.9		on of Prescalers	
	21.9.1	Starting Prescalers	
	21.9.2	Stopping and Restarting Operation	
21.10		w of Timer A	
	21.10.1	Block Diagram	
21.11		ion of Timer A Registers	
	21.11.1	TAi Control Register (TAiCR)	
	21.11.2	TAil/O Control Register 1 (TAiIO1)	
	21.11.3	TAil/O Control Register 2 (TAilO2)	
	21.11.4	TAi Status Register (TAiSR)	
	21.11.5	TAi Interrupt Enable Register (TAiIER)	
	21.11.6	TAik Input Capture Register (TAikICR)	
	21.11.7	TAi Free-Running Counter (TAiTCNT)	
	21.11.7	TAIT Tee-Running Counter (TAITCNT)	
	21.11.8	TAIR Noise Canceler Counter (TAIRNCNT) TAIR Noise Canceler Register (TAIRNCR)	
21 12		ons of Timer A	
21.12	21.12.1	Operation of Noise Canceler	
		Operation of Free-Running Counter	
	41.14.4	Operation of The-Kunning Counter	∠ı-40

	21.12.3	Input Capture	21-49
	21.12.4	DMA Transfer	21-49
21.13	Overviev	v of Timer F	21-50
	21.13.1	Block Diagram	21-51
	21.13.2	Interrupts	21-52
21.14	Descripti	on of Timer F Registers	
	-	TF Start Register (TFSTR)	
		TF Noise Canceller Control Register (TFNCCR)	
	21.14.3	TFj Control Register (TFjCR)	
	21.14.4	TFj Interrupt Enable Register (TFjIER)	
	21.14.5	TFj Status Register (TFjSR)	
	21.14.6	TFj Timer Counter A (TFjECNTA).	
	21.14.7	TFj Event Counter (TFjECNTB)	
	21.14.8	TFj Timer Counter C (TFjECNTC)	
	21.14.9	TFj General Register A (TFjGRA)	
		TFj General Register B (TFjGRB)	
		TFj General Register C (TFjGRC)	
		TFj General Register D (TFjGRD)	
		TFj Capture Output Register (TFjCDR)	
		TFj Noise Canceler Counter A (TFjNCNTA)	
		TFj Noise Canceler Counter B (TFjNCNTB)	
		TFj Noise Cancel Register A (TFjNCRA)	
		TFj Noise Cancel Register B (TFjNCRB)	
21 15		ns of Timer F	
21.13	-	Fixed-Period Edge Counting	
	21.15.2 21.15.3	Valid Edge Interval Counting	
		Measurement of Time during "H"/"L" Input Levels	
	21.15.4	Measurement of PWM Input Waveform Timing	
	21.15.5	Rotation Speed/Pulse Measurement.	
	21.15.6	Up/Down Event Count	
	21.15.7	Four-time Multiplication Event Count	
21.16	21.15.8	Overflow and Underflow	
21.16		v of Timer G	
	21.16.1	Block Diagram of Robots	
		Interrupt Requests	21-84
21.17		on of Timer G Registers	
		TG Start Register (TGSTR)	
		TGk Control Register (TGkCR)	
	21.17.3	TGk Status Register (TGkSR)	
	21.17.4	TGk Counter (TGkCNT)	
	21.17.5	TGk Compare Match Register (TGkOCR)	
	-	ns of Timer G	
21.19		v of Timer TOU	
	21.19.1	Block Diagram	
	21.19.2	Overview of Timer TOU Operating Modes	
21.20	-	ons of Timer TOU Registers	
	21.20.1	TOUn Control Register (TOnCR)	
	21.20.2	TOUn Timer Interrupt Enable Register (TOnIER)	
	21.20.3	TOUn Output Control Register (TOnOUCR)	
	21.20.4	TOUn Status Register (TOnSR)	
	21.20.5	TOUn Counter Enable Protect Register (TOnCEPR)	21-99



	21.20.6	TOUn Counter Enable Register (TOnCENR)	21-100
	21.20.7	Flip-Flop Output Protect Register for TOUn Short-Circuit Prevention Function	
		(TOnSHFFPR)	21-102
	21.20.8	Flip-Flop Output Data Register for TOUn Short-Circuit Prevention Function (TOnSHFFDR)	21-103
	21.20.9	TOUn Flip-Flop Output Protect Register (TOnFFPR)	21-104
	21.20.10	TOUn Flip-Flop Output Data Register (TOnFFDR)	21-105
	21.20.11	TOUn Noise Canceler Control Register (TOnNCCR)	21-106
	21.20.12	TOUn Noise Canceler Counter (TOnNCNT)	21-108
	21.20.13	TOUn Noise Canceler Register (TOnNCR)	21-110
	21.20.14	TOUnPWMOFF Input Processing Register (TOnPOCR)	21-111
	21.20.15	TOUnPWMOFF Function Enable Register (TOnPOER)	21-112
	21.20.16	TOUnPWM Output-Prohibit Control Register (TOnPODISCR)	21-113
	21.20.17	TOUnPWM Output-Prohibit Level Control Register (TOnPOLVCR)	21-114
	21.20.18	TOUnm Mode Control Register (TOnmMCR)	21-116
	21.20.19	TOUnm Counter (TOnmCNT)	21-118
	21.20.20	TOUnm Reload Register (TOnmRLD)	21-122
21.21	Operation	n of Timer TOU	21-128
	21.21.1	Operation in PWM Output Mode	21-128
	21.21.2	Operation in One-Shot PWM Output Mode	21-133
	21.21.3	Operation in One-Shot Output Mode	21-136
	21.21.4	Operation in Continuous Output Mode	21-138
	21.21.5	0% or 100% Duty Cycle in PWM Output/One-Shot PWM Output Mode	21-140
	21.21.6	F/F Output in Each Operating Mode	21-147
	21.21.7	PWM Output-Prohibit Function.	21-150
	21.21.8	Short-Circuit Prevention Function	21-153
a .	22 5	No. 11 to (The STA)	22.1
		imer Unit (TMU)	
22.1		V	
22.2	-	Descriptions	
	22.2.1	TM Start Register (TMSTR)	
	22.2.2	TMn Constant Register (TMnCOR)	
	22.2.3	TMn Counter (TMnCNT)	
	22.2.4	TMn Control Register (TMnCR)	
22.3	-	n	
		Counter Operation	
22.4	-	S	
22.5		otes	
	22.5.1	Register Writes	
	22.5.2	Reading from TMnCNT Counter	22-8
04:	an 22 C	anial Communication Intenface with EIEO (CCIE)	22.1
		erial Communication Interface with FIFO (SCIF)	
23.1		V	
23.2	-	tput Pins	
23.3	_	Descriptions	
	23.3.1	SCi Receive Shift Register (SCiRSR)	
	23.3.2	SCi Receive FIFO Data Register (SCiFRDR)	
	23.3.3	SCi Transmit Shift Register (SCiTSR)	
	23.3.4	SCi Transmit FIFO Data Register (SCiFTDR)	
	23.3.5	SCi Serial Mode Register (SCiSMR)	
	23.3.6	SCi Serial Control Register (SCiSCR)	23-9
	23.3.7	SCi Serial Status Register (SCiFSR)	

	23.3.8	SCi Bit Rate Register (SCiBRR)	23-18
	23.3.9	SCi FIFO Control Register (SCiFCR)	23-22
	23.3.10	SCi FIFO Data Count Set Register (SCiFDR)	23-24
	23.3.11	SCi Serial Port Register (SCiSPTR)	23-25
	23.3.12	SCi Line Status Register (SCiLSR)	23-27
	23.3.13	SCi Serial Extension Mode Register (SCiEMR)	23-28
23.4	Operatio	n	23-29
	23.4.1	Overview	
	23.4.2	Operation in Asynchronous Mode	23-31
	23.4.3	Operation in Clock Synchronous Mode	
23.5	SCIFi In	terrupt Sources and DMAC	
23.6		otes	
	23.6.1	SCiFTDR Register Writing and TDFE Flag	
	23.6.2	SCiFRDR Reading and RDF Flag	
	23.6.3	Break Detection and Processing	
	23.6.4	Sending a Break Signal	
	23.6.5	Receive Data Sampling Timing in Asynchronous Mode	
Secti	on 24 F	Renesas Serial Peripheral Interface (RSPI)	24-1
24.1	Overviev	W	24-1
24.2	Input/Ou	ıtput Pins	24-3
24.3	Register	Descriptions	24-4
	24.3.1	RSPIi Control Register (SPiCR)	24-6
	24.3.2	RSPIi Slave Select Polarity Register (SPiSSLP)	24-8
	24.3.3	RSPIi Pin Control Register (SPiPCR)	24-9
	24.3.4	RSPIi Status Register (SPiSR)	24-10
	24.3.5	RSPIi Data Register (SPiDR)	24-13
	24.3.6	RSPIi Sequence Control Register (SPiSCR)	24-14
	24.3.7	RSPIi Sequence Status Register (SPiSSR)	24-15
	24.3.8	RSPIi Bit Rate Register (SPiBR)	
	24.3.9	RSPIi Data Control Register (SPiDCR)	
	24.3.10	RSPIi Clock Delay Register (SPiCKD)	
	24.3.11	RSPIi Slave Select Negation Delay Register (SPiSSLND)	
	24.3.12	RSPIi Next-Access Delay Register (SPiND)	
	24.3.13	RSPIi Command Registers 0 to 3 (SPiCMD0 to SPiCMD3)	
24.4		n	
	24.4.1	Overview of RSPIi Operations	
	24.4.2	Controlling RSPIi Pins.	
	24.4.3	RSPI System Configuration Example	
	24.4.4	Transfer Format	
	24.4.5	Data Format	
	24.4.6	Transmission Buffer Empty/Receive Buffer Full Flags	
	24.4.7	Error Detection	
	24.4.8	Initializing RSPI	
	24.4.9	SPI Operation	
	24.4.10	Clock Synchronous Operation	
	24.4.11	Error Handling	
	24.4.11	Loopback Mode	
	24.4.12	Interrupt Sources	
		DMA Transfer Sources	
	∠ ¬.⊤.⊥≒	121111 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	



Secti	ion 25 I	² C Bus Interface 3 (IIC3)	25-1
25.1		W	
25.2		ıtput Pins	
25.3	Register Descriptions		25-4
	25.3.1	I ² C Bus Control Register 1 (ICCR1)	
	25.3.2	I ² C Bus Control Register 2 (ICCR2)	25-6
	25.3.3	I ² C Bus Mode Register (ICMR)	25-7
	25.3.4	I ² C Bus Interrupt Enable Register (ICIER)	25-8
	25.3.5	I ² C Bus Status Register (ICSR)	25-10
	25.3.6	I ² C Bus Slave Address Register (ICSAR)	25-12
	25.3.7	I ² C Bus Transmit Data Register (ICDRT)	25-12
	25.3.8	I ² C Bus Receive Data Register (ICDRR)	25-13
	25.3.9	I ² C Bus Shift Register (ICDRS)	25-13
	25.3.10	I ² C Bus NF2CYC Register (ICNF2CYC)	25-14
25.4	Operation	on	25-15
	25.4.1	I ² C Bus Format	
	25.4.2	Master Transmit Operation	
	25.4.3	Master Receive Operation	
	25.4.4	Slave Transmit Operation	
	25.4.5	Slave Receive Operation	
	25.4.6	Clocked Synchronous Serial Format	
	25.4.7	Noise Filter	
	25.4.8	I ² C Bus Interface 3 Reset by the IICRST Bit	
	25.4.9	Example of Use	
25.5	-	Requests	
25.6		ransfer Requests	
25.7	Bit Synchronous Circuit		
25.8	_	otes	
	25.8.1	Notes on Multi-Master Usage	
	25.8.2	Notes on Master Reception Mode	
	25.8.3	Notes on ACKBT Settings in Master Reception Mode	
	25.8.4	Notes on the MST and TRN Bit States at Arbitration Lost	
	25.8.5	Notes on Setting up DMA Transfer Requests	
	25.8.6	Notes on the I ² C Bus Pull-up Voltage.	
	25.8.7 25.8.8	ICE and IICRST Bit Access During I ² C Bus Operation	
	25.8.8	Register Initialization with the IICRST Bit	
	25.8.10	Notes on Master Reception Mode of I ² C Bus Interface Mode	
	25.8.11	Notes on the Time of Stop Condition Generation in Master Transmit Mode	
	23.6.11	Notes on the Time of Stop Condition Generation in Waster Transmit Wode	23-34
Secti	ion 26 (CAN Module	26-1
26.1		W	
26.2		ıtput Pins	
26.3	-	Descriptions	
- 3.0	26.3.1	CANi Control Register (CiCTLR) (i = 0 to 4)	
	26.3.2	CANi Clock Select Register (CiCLKR) (i = 0 to 4)	
	26.3.3	CANi Bit Configuration Register (CiBCR) (i = 0 to 4)	
	26.3.4	CANi Mask Register k (CiMKRk) (i = 0 to 4; k = 0 to 9)	
	26.3.5	CANi FIFO Received ID Compare Registers (CiFIDCR0 and CiFIDCR1) (i = 0 to 4)	
	26.3.6	CANi Mask Invalid Registers (CiMKIVLR0 and CiMKIVLR1) (i = 0 to 4)	
	26.3.7	CANi Mailbox Register j (CiMBj) ($i = 0$ to 4; $j = 0$ to 63)	


	26.3.8	CANi Mailbox Interrupt Enable Registers (CiMIER0 and CiMIER1) (i = 0 to 4)	26-31
	26.3.9	CANi Message Control Register j (CiMCTLj) (i = 0 to 4; j = 0 to 63)	26-34
	26.3.10	CANi Receive FIFO Control Register (CiRFCR) (i = 0 to 4)	26-39
	26.3.11	CANi Receive FIFO Pointer Control Register (CiRFPCR) (i = 0 to 4)	26-42
	26.3.12	CANi Transmit FIFO Control Register (CiTFCR) (i = 0 to 4)	
	26.3.13	CANi Transmit FIFO Pointer Control Register (CiTFPCR) (i = 0 to 4)	
	26.3.14	CANi Status Register (CiSTR) (i = 0 to 4)	
	26.3.15	CANi Mailbox Search Mode Register (CiMSMR) (i = 0 to 4)	
	26.3.16	CANi Mailbox Search Status Register (CiMSSR) (i = 0 to 4)	
	26.3.17	CANi Channel Search Support Register (CiCSSR) (i = 0 to 4)	
	26.3.18	CANi Acceptance Filter Support Register (CiAFSR) (i = 0 to 4)	
	26.3.19	CANi Error Interrupt Enable Register (CiEIER) (i = 0 to 4)	
	26.3.20	CANi Error Interrupt Factor Judge Register (CiEIFR) (i = 0 to 4)	
	26.3.21	CANi Receive Error Count Register (CiRECR) (i = 0 to 4)	
	26.3.22	CANi Transmit Error Count Register (CiTECR) (i = 0 to 4)	
	26.3.23	CANi Error Code Store Register (CiECSR) (i = 0 to 4)	
	26.3.24	CANi Time Stamp Register (CiTSR) (i = 0 to 4)	
	26.3.25	CANi Test Control Register (CiTCR) (i = 0 to 4)	
	26.3.26	CANi Interrupt Status Register (CiISR) (i = 0 to 4)	
	26.3.27	CANi Interrupt Enable Register (CiIER) (i = 0 to 4)	
	26.3.28	CANi Mailbox Search Mask Register (CiMBSMR) (i = 0 to 4)	
26.4		ng Mode	
20.4	26.4.1	CAN Reset Mode	
	26.4.2	CAN Halt Mode	
	26.4.3	CAN Sleep Mode	
	26.4.4	CAN Operation Mode (Excluding Bus-Off State)	
	26.4.5	CAN Operation Mode (Bus-Off State)	
26.5		ommunication Speed Configuration	
20.3	26.5.1	CAN Clock Configuration	
	26.5.2	Bit Timing Configuration	
	26.5.3	Bit-rate	
26.6		and Mask Register Structure	
26.7		nce Filtering and Masking Function	
26.8		on and Transmission	
20.0	-	Reception	26-85
	26.8.2	Transmission	
26.9		errupt	
20.7	CAIVIII	upt	20-00
Secti	on 27	A/D Converter (ADC)	27-1
27.1		W	
27.2		itput Pins	
27.2	-	ns Assigned to Each Channel	
27.3		Descriptions	
∠ / . ¬	27.4.1	A/D0 Data Registers m and DIAG0 (AD0DRm and AD0DRD)	27 0
	27.7.1	A/D1 Data Registers n and DIAG1 (AD1DRn and AD1DRD)	27.8
	27.4.2	A/Di Control Register (ADiCSR)	
	27.4.2	A/Di Control Extended Register (ADiCER)	
	27.4.3	A/Di Channel Select Register (ADiANS)	
	27.4.4	A/Di Conversion Status Register (ADiREF)	
	27.4.5	A/Di-Converted Value Addition Mode Select Register (ADiADS)	
	27.4.0	A/Di-Converted Value Addition Count Select Register (ADiADS)	
	41.4.1	ADI-CONVENEU VANGE AUGINON COUNT SCIECT REGISTER (ADIADC)	∠ / - ∠U



	27.4.8	A/Di Interrupt Trigger Enable Register (ADiTRE)	27-21
	27.4.9	A/Di Interrupt Trigger Source Select Register (ADiTRS)	27-22
	27.4.10	A/Di Interrupt Software Trigger Register (ADiSTRG)	27-24
	27.4.11	A/Di Interrupt Trigger Conversion End Flag Register (ADiTRF)	27-26
	27.4.12	A/Di Interrupt Trigger Conversion End Interrupt Enable Register (ADiTRD)	27-28
	27.4.13	Interface with CPU	27-29
27.5	Operation	ncn	27-30
	27.5.1	Scan Conversion	27-30
	27.5.2	Single-Cycle Scan Conversion Mode	27-30
	27.5.3	Continuous Scan Conversion Mode	27-32
	27.5.4	Interrupt Conversion	27-33
	27.5.5	Example Operation of Interrupt Conversion	27-34
	27.5.6	Interrupt Conversion during Scan Conversion	27-36
	27.5.7	Analog Input Sampling and Scan Conversion Time	27-38
	27.5.8	Starting Scan Conversion with External Trigger	27-39
	27.5.9	Starting Scan Conversion with ATU-IIIS Timer Trigger	27-40
	27.5.10	Monitoring via AD0END and AD1END Pins	
27.6	Interrup	t Sources and DMA Transfer Request	27-42
	27.6.1	Interrupt Requests on Completion of Scan Conversion	
	27.6.2	Interrupt Requests on Completion of Interrupt Conversion	
27.7	Definition	on of A/D Conversion Accuracy	
27.8		lotes	
	27.8.1	Analog Input Voltage Range	
	27.8.2	Relationship among AV_{cc} , AV_{ss} , V_{cc} , and V_{ss}	
	27.8.3	Allowable Settings for Pins AVREFH and AVREFL	
	27.8.4	Precautions on Board Design	
	27.8.5	Precautions on Noise Measures	
	27.8.6	Notes on Use of Analog Input Pins as Digital Inputs	
Secti	ion 28 1	Direct RAM Input Interface (DRI)	28-1
28.1		W	
28.2		utput Pins	
28.3		Descriptions	
	28.3.1	DRIDIN Interrupt Request Status Register (DRIDINIST)	
	28.3.2	DRIiDIN Interrupt Request Enable Register (DRIiDINIEN)	
	28.3.3	DRIODIN DMA Transfer Request Status Register (DRIODINDST)	
	28.3.4	DRIODIN DMA Transfer Enable Register (DRIODINDEN)	
	28.3.5	DRIiDEC Interrupt Request Status Register (DRIiDECIST)	
	28.3.6	DRIIDEC Interrupt Request Enable Register (DRIIDECIEN)	
	28.3.7	DRI0DEC DMA Transfer Request Status Register (DRI0DECDST)	
	28.3.8	DRIODEC DMA Transfer Enable Register (DRIODECDEN)	
	28.3.9	DRIi Transfer Interrupt Request Status Register (DRIiTRMIST)	
	28.3.10	DRIi Transfer Interrupt Request Enable Register (DRIiTRMIEN)	
	28.3.11	DRI0 DMA Transfer Request Status Register (DRI0TRMDST)	
	28.3.12	DRI0 DMA Transfer Enable Register (DRI0TRMDEN)	
	28.3.13	DRIi Transfer Control Register (DRITRMCNT)	
	28.3.14	DRIi Special Mode Register (DRIiSPMOD)	
	28.3.15	DRIi Data Acquisition Control Register (DRIiDCAPCNT)	
	28.3.16	DRII Data Decimation Control Register (DRIIDEAL CIVI)	
	28.3.17	DRIi Data Decimation Event Selection Register (DRIIDEVTCNT)	
	28.3.17	DRIIDIN Input Event Selection Register (DRIIDINSEL)	
	ں.ں.ں۔	PRIIDIT IIIPUL DYCIL DOLOGIOII ROGISIUI (DIXIIDII IDEL/	∠∪-+ 1

RENESAS





	28.3.19	DRIiDD Input Enable Register (DRIiDDEN)	28-42
	28.3.20	DRIi Data Acquisition Event Count Setting Register (DRIiDCAPNUM)	
	28.3.21	DRIi Acquisition Event Counter (DRIiDCAPCT)	
	28.3.22	DRIi Transfer Counter (DRIiTRMCT)	
	28.3.23	DRIi Address Reload Registers 0 and 1 (DRIiADR0RLD and DRIiADR1RLD)	
	28.3.24	DRIi Address Counters 0 and 1 (DRIiADR0CT and DRIiADR1CT)	
	28.3.25	DRIi Input Processing Control Register (DRIiDINCNT)	
	28.3.26	DRIiDEC0 Control Register (DRIiDEC0CNT)	
	28.3.27	DRIiDEC1 Control Register (DRIiDEC1CNT)	
	28.3.28	DRIiDEC2 Control Register (DRIiDEC2CNT)	
	28.3.29	DRIiDEC3 Control Register (DRIiDEC3CNT)	
	28.3.30	DRIiDEC4 Control Register (DRIiDEC4CNT)	
	28.3.31	DRIiDEC5 Control Register (DRIiDEC5CNT)	
	28.3.32	DRIiDEC0 to DRIiDEC5 Reload Registers (DRIiDEC0RLD to DRIiDEC5RLD)	
	28.3.33	DRIiDEC0 to DRIiDEC5 Counters (DRIiDEC0CT to DRIiDEC5CT)	
28.4	Operatio	n	
	28.4.1	DRI Initialization Flowchart	
	28.4.2	Event Counter (DEC) Operating Modes	
28.5	DEC Co	nnection Diagram	28-68
28.6	Relation	s between DRI Pins and DRI Module Signals	28-69
28.7		ecial Mode	
28.8	Usage N	otes	28-71
	28.8.1	Module Stop Function Setting before Using the DRI	28-71
	28.8.2	Contention between the DRO/DRI Module and the SuperHyway Bus Master	
	28.8.3	Number of Acquisition Events in Special Mode	
	28.8.4	Registers that May Not Be Rewritten During Operation	28-72
Secti	on 29 I	Direct RAM Output Interface (DRO)	29-1
29.1	Overviev	N	29-1
29.2	Input/Ou	tput Pins	29-2
29.3	Register	Descriptions	29-3
	29.3.1	DRO Interrupt Request Status Register (DROIST)	29-4
	29.3.2	DRO Interrupt Request Enable Register (DROIEN)	29-5
	29.3.3	DRO Operating Mode Register (DROMOD)	29-6
	29.3.4	DRO Output Control Register (DROCNT)	29-9
	29.3.5	DRO Output Data Counter (DRODCT)	29-10
	29.3.6	DRO Address Counter (DROADRCT)	29-11
29.4	Initial Se	etup Example	29-12
	29.4.1	DRO Setup Example	29-12
	29.4.2	Output Data Format	29-13
29.5	Usage N	otes	29-15
	29.5.1	Module Stop Function Setting before Using the DRO	29-15
	29.5.2	Contention Between the DRO/DRI Module and the SuperHyway Bus Master	29-15
Secti	on 30 F	Parallel DAC Control (PDAC)	30-1
30.1	Overviev	V	30-1
30.2	Block D	iagram	30-2
30.3	Input/Ou	tput Pins	30-2
30.4	Register	s Descriptions	30-3
	30.4.1	PDAC Forced Stop Register (PDISTOP)	30-5
	30.4.2	PDAC Basic Resolution Setting Register (PDIPRE)	30-6




30.4.3	PDAC Control Period Event Selection Register (PDICPT)	30-7
30.4.4	PDAC Status Register (PDISTATUS)	30-8
30.4.5	PDAC Status Register A (PDISTAA)	30-9
30.4.6	PDAC Status Register B (PDISTAB)	30-9
30.4.7	PDAC Status Register C (PDISTAC)	30-10
30.4.8	PDAC Interrupt Control Register (PDIINT)	30-10
30.4.9	PDAC Write Signal Period Adjustment Register (PDIWRC)	30-11
30.4.10	PDAC Wait Time Control Register (PDIWTEN)	30-12
30.4.11	PDAC Output Event Selection A Register (PDISELA)	30-13
30.4.12	PDAC Output Event Selection B Register (PDISELB)	30-14
30.4.13	PDAC Output Event Selection C Register (PDISELC)	30-15
30.4.14	PDAC Output Event Selection D Register (PDISELD)	30-16
30.4.15	PDAC Output Event Selection E Register (PDISELE)	30-17
30.4.16	PDAC Output Event Selection F Register (PDISELF)	30-18
30.4.17	PDAC Output Event Selection G Register (PDISELG)	30-19
30.4.18	PDAC Output Event Selection H Register (PDISELH)	30-20
30.4.19	PDAC Modulation A Rise Step Count Register (PDIRSA)	
30.4.20	PDAC Modulation A Fall Step Count Register (PDIFSA)	
30.4.21	PDAC Modulation A Rise Initial Value Register (PDIRIA)	
30.4.22	PDAC Modulation A Fall Initial Value Register (PDIFIA)	
30.4.23	PDAC Modulation A Rise Delta Value Register (PDIRDA)	
30.4.24	PDAC Modulation A Fall Delta Value Register (PDIFDA)	
30.4.25	PDAC Modulation A Output Start Wait Time Register (PDIWT0A)	
30.4.26	PDAC Modulation A Post-Rise Wait Time Register (PDIWT1A)	
30.4.27	PDAC Modulation A Post-Fall Wait Time Register (PDIWT2A)	
30.4.28	PDAC Modulation A Repeat Count Register (PDIREPA)	
30.4.29	PDAC Modulation B Rise Step Count Register (PDIRSB)	
30.4.30	PDAC Modulation B Fall Step Count Register (PDIFSB)	
30.4.31	PDAC Modulation B Rise Initial Value Register (PDIRIB)	
30.4.32	PDAC Modulation B Fall Initial Value Register (PDIFIB)	
30.4.33	PDAC Modulation B Rise Delta Value Register (PDIRDB)	
30.4.34	PDAC Modulation B Fall Delta Value Register (PDIFDB)	
30.4.35	PDAC Modulation B Output Start Wait Time Register (PDIWT0B)	
30.4.36	PDAC Modulation B Post-Rise Wait Time Register (PDIWT1B)	
30.4.37	PDAC Modulation B Post-Rise Wait Time Register (PDIWT1B)	
30.4.38	PDAC Modulation B Repeat Count Register (PDIREPB)	
30.4.39		
30.4.40	PDAC Modulation C Fall Step Count Register (PDIFSC)	
30.4.41	PDAC Modulation C Rise Initial Value Register (PDIRIC)	
30.4.42	PDAC Modulation C Fall Initial Value Register (PDIFIC)	
30.4.43	PDAC Modulation C Rise Delta Value Register (PDIRDC)	
30.4.44	PDAC Modulation C Fall Delta Value Register (PDIFDC)	
30.4.45	PDAC Modulation C Output Start Wait Time Register (PDIWT0C)	
30.4.46	PDAC Modulation C Post-Rise Wait Time Register (PDIWT1C)	
30.4.47	PDAC Modulation C Post-Fall Wait Time Register (PDIWT2C)	
30.4.48	PDAC Modulation C Repeat Count Register (PDIREPC)	
30.4.49	PDAC Modulation A Rise Output Time Registers 1 to 120 (PDIRTA1 to 120)	
30.4.50	PDAC Modulation A Fall Output Time Registers 1 to 120 (PDIFTA1 to 120)	
30.4.51	PDAC Modulation B Rise Output Time Registers 1 to 200 (PDIRTB1 to 200)	
30.4.52	PDAC Modulation B Fall Output Time Registers 1 to 200 (PDIFTB1 to 200)	
30.4.53	PDAC Modulation C Rise Output Time Registers 1 to 600 (PDIRTC1 to 600)	30-40



	30.4.54	PDAC Modulation C Fall Output Time Registers 1 to 600 (PDIFTC1 to 600)	30-41
30.5	Operation	ncn	30-42
	30.5.1	Overview	30-42
	30.5.2	Modulation A Output Processing	30-47
	30.5.3	Modulation B Output Processing	30-48
	30.5.4	Modulation C Output Processing	30-49
	30.5.5	Coordination with Other Modules	30-50
	30.5.6	PDAC Initialization Procedure	30-51
30.6	Timing	Charts	30-54
30.7	Event F	lag Wiring	30-57
30.8	Usage N	lotes	30-58
Secti	ion 31	Parallel Selector (PSEL)	31-1
31.1	Overvie	W	31-1
31.2		utput Pins	
31.3	Register	Descriptions	31-3
	31.3.1	PSEL Event Selection Register (PSLCTRL)	31-4
	31.3.2	PSEL Output Clock Divisor Setting Register (PSLPRE)	31-5
	31.3.3	PSEL Channel Count Selection Register (PSLSEL)	31-6
	31.3.4	PSEL Output Polarity Control Register (PSLPOL)	31-7
	31.3.5	PSEL Trigger Register (PSLTRIG)	31-8
	31.3.6	PSEL Status Register (PSLSTATUS)	31-8
	31.3.7	PSEL Clock A Delay Register (PSLDLYA)	31-9
	31.3.8	PSEL Clock B Delay Register (PSLDLYB)	31-9
	31.3.9	PSEL Clear Delay Period Register (PSLCLRD)	31-10
	31.3.10	PSEL Clear Control Register (PSLCLRC)	31-11
	31.3.11	PSEL Data Buffer 0/1 Register (PSLDT0001)	31-12
	31.3.12	PSEL Data Buffer 2/3 Register (PSLDT0203)	31-13
	31.3.13	PSEL Data Buffer 4/5 Register (PSLDT0405)	31-14
	31.3.14	PSEL Data Buffer 6/7 Register (PSLDT0607)	31-15
	31.3.15	PSEL Data Buffer 8/9 Register (PSLDT0809)	31-16
	31.3.16	PSEL Data Buffer 10/11 Register (PSLDT1011)	
	31.3.17	PSEL Data Buffer 12/13 Register (PSLDT1213)	
	31.3.18	PSEL Data Buffer 14/15 Register (PSLDT1415)	
	31.3.19		
31.4		on	
	31.4.1	Overview	
	31.4.2	Timing Charts	
31.5	Usage N	lotes	
	31.5.1	Module Stop Function Setting before Using the PSEL	
	31.5.2	Notes on Register Access During PSEL Module Operation	
Secti	ion 32 1	FlexRay Module	32-1
32.1		W	
32.2		Descriptions	
32.3	•	nd Abbreviations	
32.4		Registers	
J2.7	32.4.1	FlexRay Operation Control Register (FXROC)	
	32.4.1	FlexRay Lock Register (FRLCK)	
32.5		t Registers	
J4.J	_	FlexRay Error Interrupt Register (FREIR)	
	J 4. J . I	I IVALUE, LIEVI IIIVII UPI INCLIUVI (I INLIII)	



	32.5.2	FlexRay Status Interrupt Register (FRSIR)	32-21
	32.5.3	FlexRay Error Interrupt Line Select Register (FREILS)	32-24
	32.5.4	FlexRay Status Interrupt Line Select Register (FRSILS)	32-26
	32.5.5	FlexRay Error Interrupt Enable Set Register (FREIES)	32-28
	32.5.6	FlexRay Error Interrupt Enable Reset Register (FREIER)	32-32
	32.5.7	FlexRay Status Interrupt Enable Set Register (FRSIES)	32-36
	32.5.8	FlexRay Status Interrupt Enable Reset Register (FRSIER)	32-40
	32.5.9	FlexRay Interrupt Line Enable Register (FRILE)	
	32.5.10	FlexRay Timer0 Configuration Register (FRT0C)	32-45
	32.5.11	FlexRay Timer 1 Configuration Register (FRT1C)	32-46
	32.5.12	FlexRay Stop Watch Register 1 (FRSTPW1)	32-47
	32.5.13	FlexRay Stop Watch Register 2 (FRSTPW2)	32-49
	32.5.14	FlexRay Timer Interrupt Request Status Register (FXRTISR)	32-50
	32.5.15	FlexRay Timer Interrupt Enable Register (FXRTIER)	32-51
32.6	CC Cont	trol Registers	32-52
	32.6.1	FlexRay SUC Configuration Register 1 (FRSUCC1)	32-52
	32.6.2	FlexRay SUC Configuration Register 2 (FRSUCC2)	32-58
	32.6.3	FlexRay SUC Configuration Register 3 (FRSUCC3)	32-59
	32.6.4	FlexRay NEM Configuration Register (FRNEMC)	
	32.6.5	FlexRay PRT Configuration Register 1 (FRPRTC1)	
	32.6.6	FlexRay PRT Configuration Register 2 (FRPRTC2)	
	32.6.7	FlexRay MHD Configuration Register (FRMHDC)	
	32.6.8	FlexRay GTU Configuration Register 1 (FRGTUC1)	
	32.6.9	FlexRay GTU Configuration Register 2 (FRGTUC2)	
	32.6.10	FlexRay GTU Configuration Register 3 (FRGTUC3)	
	32.6.11	FlexRay GTU Configuration Register 4 (FRGTUC4)	
	32.6.12	FlexRay GTU Configuration Register 5 (FRGTUC5)	
	32.6.13	FlexRay GTU Configuration Register 6 (FRGTUC6)	
	32.6.14	FlexRay GTU Configuration Register 7 (FRGTUC7)	
	32.6.15	FlexRay GTU Configuration Register 8 (FRGTUC8)	
	32.6.16	FlexRay GTU Configuration Register 9 (FRGTUC9)	
	32.6.17	FlexRay GTU Configuration Register 10 (FRGTUC10)	
	32.6.18	FlexRay GTU Configuration Register 11 (FRGTUC11)	
32.7	CC Statu	ıs Registers	32-76
	32.7.1	FlexRay CC Status Vector Register (FRCCSV)	32-76
	32.7.2	FlexRay CC Error Vector Register (FRCCEV)	
	32.7.3	FlexRay Slot Counter Value Register (FRSCV)	
	32.7.4	FlexRay Macrotick and Cycle Counter Value Register (FRMTCCV)	
	32.7.5	FlexRay Rate Correction Value Register (FRRCV)	
	32.7.6	FlexRay Offset Correction Value (FROCV)	
	32.7.7	FlexRay Sync Frame Status Register (FRSFS)	
	32.7.8	FlexRay Symbol Window and NIT Status Register (FRSWNIT)	
	32.7.9	FlexRay Aggregated Channel Status Register (FRACS)	
	32.7.10	FlexRay Even Sync ID i Register (FRESIDi) (i = 1 to 15)	
	32.7.11	FlexRay Odd Sync ID i Register (FROSIDi) (i = 1 to 15)	
	32.7.11	FlexRay Network Management Vector i Register (FRNMVi) (i = 1 to 3)	
32.8		Buffer Control Registers	
	32.8.1	FlexRay Message RAM Configuration Register (FRMRC)	
	32.8.2	FlexRay FIFO Rejection Filter Register (FRFRF)	
	32.8.3	FlexRay FIFO Rejection Filter Mask Register (FRFRFM)	
	32.8.4	FlexRay FIFO Critical Level Register (FRFCL)	
	J2.U.T	Tioning I II O Cition Devoi Region (I RI CD)	····· 54-77





32.9	Message	Buffer Status Registers	32-100
	32.9.1	FlexRay Message Handler Status Register (FRMHDS)	32-100
	32.9.2	FlexRay Last Dynamic Transmit Slot Register (FRLDTS)	32-102
	32.9.3	FlexRay FIFO Status Register (FRFSR)	32-103
	32.9.4	FlexRay Message Handler Constraints Flags Register (FRMHDF)	32-104
	32.9.5	FlexRay Transmission Request Register i (FRTXRQi) (i = 1 to 4)	32-106
	32.9.6	FlexRay New Data Register i (FRNDATi) (i = 1 to 4)	32-110
	32.9.7	FlexRay Message Buffer Status Changed Register i (FRMBSCi) (i = 1 to 4)	32-114
32.10	Input Bu	ıffer	32-118
	32.10.1	FlexRay Write Data Section i Register (FRWRDSi) (i = 1 to 64)	32-119
	32.10.2	FlexRay Write Header Section Register 1 (FRWRHS1)	32-120
	32.10.3	FlexRay Write Header Section Register 2 (FRWRHS2)	32-122
	32.10.4	FlexRay Write Header Section Register 3 (FRWRHS3)	32-123
	32.10.5	FlexRay Input Buffer Command Mask Register (FRIBCM)	32-124
	32.10.6	FlexRay Input Buffer Command Request Register (FRIBCR)	32-125
32.11	Output E	Buffer	32-127
	32.11.1	FlexRay Read Data Section Register i (FRRDDSi) (i = 1 to 64)	32-127
	32.11.2	FlexRay Read Header Section Register 1 (FRRDHS1)	
	32.11.3	FlexRay Read Header Section Register 2 (FRRDHS2)	
	32.11.4	FlexRay Read Header Section Register 3 (FRRDHS3)	
	32.11.5	FlexRay Message Buffer Status Register (FRMBS)	
	32.11.6	FlexRay Output Buffer Command Mask Register (FROBCM)	
	32.11.7	FlexRay Output Buffer Command Request Register (FROBCR)	
32.12		nication Cycle	
32.12	32.12.1	Static Segment	
	32.12.2	Dynamic Segment	
	32.12.3	Symbol Window	
	32.12.4	Network Idle Time (NIT).	
	32.12.4	Configuration of NIT Start and Offset Correction Start	
32 13		nication Modes	
32.13	32.13.1	Time-triggered Distributed (TT-D)	
32 1 <i>1</i>		ynchronization	
32.14	32.14.1	Global Time	
	32.14.1	Local Time	
		Synchronization Process	32-140
		•	
22 15		External Clock Synchronizationandling	
32.13		Clock Correction Failed Counter	
	32.15.2	Passive to Active Counter HALT Command	
	32.15.4	FREEZE Command	
22.16			
32.10		nication Controller Status	
	32.16.1	Communication Controller State Diagram	
		DEFAULT_CONFIG State	
	32.16.3	CONFIG State	
	32.16.4	READY State.	
	32.16.5	WAKEUP State	
	32.16.6	STARTUP State	
	32.16.7	NORMAL_ACTIVE State	
	32.16.8	NORMAL_PASSIVE State	
	32.16.9	HALT State	32-156



32.17	Network Management	32-157
32.18	Filtering and Masking	32-158
	32.18.1 Slot Counter Filtering	32-158
	32.18.2 Cycle Counter Filtering	32-158
	32.18.3 Channel ID Filtering	32-159
	32.18.4 FIFO Filtering	32-160
32.19	Transmit Process	32-161
	32.19.1 Static Segment	32-161
	32.19.2 Dynamic Segment	32-161
	32.19.3 Transmit Buffers	32-161
	32.19.4 Frame Transmission	32-162
	32.19.5 Null Frame Transmission	32-162
32.20	Receive Process	32-163
	32.20.1 Dedicated Receive Buffers	32-163
	32.20.2 Frame Reception	32-163
	32.20.3 Null Frame Reception	
32.21	FIFO Function.	
	32.21.1 Description	
	32.21.2 Configuration of the FIFO	
	32.21.3 Access to the FIFO	
32.22	Message Handling	
	32.22.1 Reconfiguration of Message Buffers	
	32.22.2 CPU Access to Message RAM	
	32.22.3 FlexRay Protocol Controller Access to Message RAM	
32.23	Message RAM	
	32.23.1 Header Partition	
	32.23.2 Data Partition	
	32.23.3 Parity Check	
32.24	Module Interrupt	
	32.24.1 Module Interrupt FlexRay interrupt 0, 1	
	32.24.2 FlexRay timer interrupt 0, 1	
32.25	Assignment of FlexRay Configuration Parameters	
Section	on 33 Module Stop Function	33-1
	Overview	
	33.1.1 Module Stop Function	
33.2	Register Descriptions	
	33.2.1 Module Stop Register 0 (MSTPCR0)	
	33.2.2 Register Access Notes	
33.3	Operation	
	33.3.1 Overview	
33.4	Usage Notes	
33.1	05450 110105	
Section	on 34 Power Supply Circuit	34-1
34.1	Structure of the Power Supply Circuit	
34.1	Power On Sequence	
34.2 34.3	Power Off Sequence	
J T. J	1 Ower Off Sequence	
Section	on 35 User Break Controller (UBC)	35 1
35.1	Overview	
35.1 35.2	Register Descriptions	
JJ.4	100510101 D00011DH0110	

	35.2.1	Match Condition Setting Registers 0 and 1 (CBR0 and CBR1)	35-4
	35.2.2	Match Operation Setting Registers 0 and 1 (CRR0 and CRR1)	35-9
	35.2.3	Match Address Setting Registers 0 and 1 (CAR0 and CAR1)	35-11
	35.2.4	Match Address Mask Setting Registers 0 and 1 (CAMR0 and CAMR1)	35-12
	35.2.5	Match Data Setting Register 1 (CDR1)	35-13
	35.2.6	Match Data Mask Setting Register 1 (CDMR1)	35-14
	35.2.7	Execution Count Break Register 1 (CETR1)	35-14
	35.2.8	Channel Match Flag Register (CCMFR)	35-15
	35.2.9	Break Control Register (CBCR)	35-16
35.3	Operation	on Description	35-17
	35.3.1	Definition of Words Related to Accesses	35-17
	35.3.2	User Break Operation Sequence	35-17
	35.3.3	Instruction Fetch Cycle Break	
	35.3.4	Operand Access Cycle Break	
	35.3.5	Sequential Break	
	35.3.6	Program Counter Value to be Saved	
35.4		eak Debugging Support Function	
35.5		eak Examples	
35.6		Notes	
		AUD RAM Monitor (AUDR)	
36.1		w	
36.2		Module Usage Example	
	36.2.1	Example 1: RAM Monitor/Calibration	
	36.2.2	Example 2: Flash Memory Write	
36.3		utput Pins	
36.4	_	r Descriptions	
	36.4.1	AUDR Enable Register (AUDRENB)	
36.5	RAM M	Ionitor Functions	
	36.5.1	Communication Protocol	36-6
	36.5.2	Operation	36-6
	36.5.3	AUDRD Data Format	36-8
	36.5.4	RAM Monitor Function Usage Notes	36-10
36.6	Event D	Detection Function	36-10
	36.6.1	AUDR Event Generation Register (AUDREVNT)	36-10
36.7	Configu	ration Information Retention Function	36-11
	36.7.1	Block Diagram	36-11
	36.7.2	AUDR Configuration Information Retention Register (AUDISR)	36-11
	36.7.3	Operation	36-12
36.8	Synchro	onous Communication (message board) Function	
	36.8.1	Block Diagram	36-12
	36.8.2	AUDR Message Board Register (AUDMBR)	
	36.8.3	Synchronous Communication Function Usage Notes	
C	27	Hero Debras dan Laterface (H. HDD)	27.1
		User Debugging Interface (H-UDI)	
37.1		w	
37.2	•	utput Pins	37-3
37.3		ry Scan TAP Controllers	
		DE, EXTEST, SAMPLE/PRELOAD, BYPASS, CLAMP, and HIGHZ)	
37.4		r Descriptions	
	37.4.1	Instruction Register (SDIR)	37-7



	37.4.2	Interrupt Source Register (SDINT)	37-8
	37.4.3	Bypass Register (SDBPR)	37-8
	37.4.4	Boundary Scan Register (SDBSR)	37-9
37.5	Operation	on	37-10
	37.5.1	TAP Control	
	37.5.2	H-UDI Reset	
	37.5.3	H-UDI Interrupt	
37.6	Usage N	lotes	37-11
Secti	on 38	Electrical Characteristics	38-1
38.1	Absolut	e Maximum Ratings	38-1
38.2	DC Cha	racteristics	38-2
38.3	AC Cha	racteristics	38-13
	38.3.1	Power-On/Off Timing	
	38.3.2	Operation Mode and Oscillation Timing	
	38.3.3	Clock Timing	
	38.3.4	Control Signal Timing	
	38.3.5	Bus Timing	
	38.3.6	DMAC Timing	
	38.3.7	ATU-IIIS Module Timing	
	38.3.8	I/O Port Timing	
	38.3.9	WDT Timing	
	38.3.10	SCIF Interface Timing	
	38.3.11	RSPI Timing	
	38.3.12 38.3.13	IIC3 Timing	
	38.3.14	DRI Timing DRO Timing	
	38.3.15	PDAC Timing	
	38.3.16	PSEL Timing	
	38.3.17	A/D Converter Timing	
	38.3.18	H-UDI Interface Timing	
	38.3.19	AUDR Module Timing	
38.4		nverter Characteristics	
38.5		emory Characteristics	
00.0	1 10011 112		
Appe	endix A	CPU Operation Mode Register (CPUOPM)	A-1
Appe	endix B	Instruction Prefetching and Its Side Effects	B-3
Appe	endix C	Speculative Execution for Subroutine Return	
Appe	endix D	Processor Version Register (PVR)	D-7
Appe	endix E	Package Dimensions	E-9
Appe	endix F	Index Indication	F-11
		Register Assignments	
		Processing of Unused Pins	
PP			

Section 1 Overview

1.1 Features

The SH7450 Group and SH7451 Group are a single-chip RISC (reduced instruction set computer) microcontroller based on a Renesas original RISC CPU core. It provides an extensive set of peripheral functions necessary for implementing application systems integrated on the same chip.

The CPU used in the SH7450 Group and SH7451 Group features a RISC instruction set and adopts a superscalar architecture to radically increase instruction execution speed. It uses the Renesas SH-4A as the CPU core and can implement high-performance/high-functionality systems at low cost, even for real-time control and other applications that require high-speed performance and could not be implemented with earlier microcontrollers.

The SH7450 Group and SH7451 Group include 32 Kbytes of instruction cache and 32 Kbytes of operand cache. Either copy-back or write-through can be selected for the operand cache. It furthermore includes a memory management unit (MMU) that can access a 4 GB address space. It includes a 4-entry fully associative TLB for instructions and a 64-entry fully associative TLB for both instruction and operands.

The SH7450 Group and SH7451 Group also include 8 Kbytes of IL memory, 16 Kbytes of OL memory and 512 Kbytes of SuperHyway RAM (SHwyRAM) as internal SRAM. The IL and OL memory units are capable of high-speed access and can be used as system stack area required high performance.

The SH7450 Group and SH7451 Group provide a direct RAM interface function (DRI) that transfers parallel data directly to internal SHwyRAM and can transfer data input from, for example, an image sensor, to internal SHwyRAM.

The SH7450 Group and SH7451 Group integrate on the same chip a wide range of peripheral functions necessary for system construction. These include a floating point unit (FPU), large-capacity ROM and RAM blocks, a direct memory access controller (DMAC), several types of timer, the Renesas serial peripheral interface (RSPI), a user break controller (UBC), a RAM monitor function, a serial communication interface with FIFO (SCIF), a controller area network (CAN), A/D converters (ADC), a DAC interface function, an interrupt controller (INTC), and I/O ports.

The SH7450 Group and SH7451 Group can connect with external memory or peripheral ICs using an external memory access function. This can significantly reduce total system costs.

Programs of a ROM (F-ZTAT™ version flash memory) can be downloaded or erased either using a ROM programmer or with software. This means that the user can reload software with the SH7450 Group and SH7451 Group mounted on a board.

Note: • F-ZTAT is a trademark of Renesas Electronics Corp.

1.1.1 Applications

Automobile equipment control (driver-assist systems, etc.) and industrial equipment system control.



1.1.2 Specifications Overview

Table 1.1 lists an overview of the SH7450 Group and SH7451 Group specifications.


Table 1.1 Specifications Overview

Item	Description
CPU	Renesas original Super-H architecture
	 Compatibility at the object code level between the SH-1, SH-2, SH-3, and SH-4.
	32-bit internal data bus
	General-purpose register file
	16 32-bit general-purpose registers (and 8 32-bit shadow registers) 7 32-bit control registers
	4 32-bit system registers Register banks for rapid interrupt response
	 RISC type instruction set (upwards compatible with the SH series) Instruction length: fixed 16-bit length for improved code efficiency Load/store architecture Delayed branch instructions Conditional execution Instruction set based on the C programming language Two-instruction simultaneous execution superscalar architecture, including FPU
	 Instruction execution time: a maximum of two instructions per cycle
	Address space: 4 GB
	 Address space identifier (ASID): 8 bits for 256 virtual address spaces
	Built-in multiplier
	Eight stage pipeline
	Harvard architecture

Item	Description
FPU	Built-in floating point coprocessor (FPU)
	 Single precision (32 bits) and double precision (64 bits) support
	Supports IEEE 754 standard data formats and exceptions
	Rounding mode: round to nearest and round toward zero
	 Handling unnormalized numbers: truncating towards zero, generating an interrupt to conform to the IEEE 754 standard
	 Floating point registers: 32 bits × 16 registers × 2 banks (16 standard precision or 8 double precision) × 2 banks
	32-bit CPU-FPU floating point communication register (FPUL)
	Supports an FMAC (multiply and accumulate) instruction
	Supports the FDIV (division) and FSQRT (square root) instructions
	Supports the FLDI0/FLDI1 (load the constants 0 or 1) instructions
	Instruction execution times
	Latency (FADD/FSUB): 3 cycles (single precision), 5 cycles (double precision) Latency (FMAC/FMUL): 5 cycles (single precision), 7 cycles (double precision) Pitch (FADD/FSUB): 1 cycle (single precision), 1 cycle (double precision) Pitch (FMAC/FMUL): 1 cycle (single precision), 3 cycles (double precision)
	Note: • FMAC is only supported for single precision.
	3D graphics instructions (single precision only)
	Four-dimensional vector transformation and matrix operation (FTRV): 4 cycles (pitch), 8 cycles (latency)
	Four-dimensional vector inner product (FIPR): 1 cycle (pitch), 5 cycles (latency)
	11-stage pipeline
Memory	 4 GB address space, 256 address space identifiers (ASID: 8 bits)
management unit (MMU)	Single virtual memory mode and multiple virtual memory mode
,	 Supports multiple page sizes: 1 Kbyte, 4 Kbytes, 8 Kbytes, 64 Kbytes, 256 Kbytes, 1 Mbyte, 4 Mbytes, and 64 Mbytes.
	Four-entry fully associative TLB for instructions
	64-entry fully associative TLB for instructions and operands
	 Supports both software based replacement methods and random counter based replacement algorithms
	The TLB content can be accessed directly with address mapping
	Access rights check function
Cache memory	Instruction cache (IC)
	32 Kbytes, 4-way set associative
	256 entries/way, 32-byte block length
	Low-power function (way prediction structure)
	Operand cache (OC)
	32 Kbytes, 4-way set associative
	256 entries/way, 32-byte block length
	Single stage copy-back buffer, single stage write-through buffer Store guero (32 bytes × 2 entries)
	Store queue (32 bytes × 2 entries)



Item	Description
IL memory	8-Kbyte high-speed access RAM
	Two-page structure
	Allows read/write access from following three ports
	SuperHyway bus
	Cache/RAM internal bus
	Instruction bus
	Allows CPU access to 8, 16, 32, and 64-bit operands
	• Allows accesses in 8, 16, 32, and 64-bit, as well as 16 and 32-byte, units by external requests
OL memory	16-Kbyte high-speed access RAM
	4-page structure
	Allows read/write access from following three ports
	SuperHyway bus
	Cache/RAM internal bus
	Operand bus
	 Allows CPU access to 8, 16, 32, and 64-bit operands
	• Allows accesses in 8, 16, 32, and 64-bit, as well as 16 and 32-byte, units by external requests
ROM	2-Mbyte flash memory: SH74504
	1.5-Mbyte flash memory: SH74513
RAM	512-Kbyte SRAM
Operating modes	Operating modes
	Single-chip mode
	ROM enabled extended mode
	On-board programming modes
	User mode
	Boot mode
	User boot mode
	Processing states
	Reset state
	Instruction execution state
User break controller (UBC)	
(000)	Two break channels
	The address, data value, access type, and data size can all be used as break conditions.
	Supports a sequential break function
Clock generator	Internal clocks
(CPG)	CPU clock (Ick): 240 MHz maximum
	SHwy clock (SHck): 80 MHz maximum
	Peripheral clock (Pck): 40 MHz maximum
	Peripheral A clock (PAck): 80 MHz maximum
	FlexRay clock (FRck): 80 MHz maximum
Pue etate controlle	Input clock frequency: 20 MHz maximum - External manager access made (see he directly connected to SDAM or DOM) - Type and the second manager access made (see he directly connected to SDAM or DOM) - Type and the second manager access made (see he directly connected to SDAM or DOM) - Type and the second manager access made (see he directly connected to SDAM or DOM)
Bus state controller (BSC)	External memory access mode (can be directly connected to SRAM or ROM) But width at 0. 40 and 0.0 kins. Output Description:
· /	Bus widths: 8, 16, and 32 bits
	Supports access to linear address spaces of up to 64 Mbytes for each of the CS0 to CS2
	spaces






Item	Description
Watchdog timer (WDT)	 One channel In watchdog timer mode, a reset is issued internally by a counter overflow and the WDTOVF# signal is output.
	• In interval timer mode, the interval timer interrupt is generated by a counter overflow.
Interrupt controller (INTC)	 Interrupt priority IRQ interrupt (IRQ0 to IRQ7): 15 levels On-chip peripheral module interrupt: 30 levels
Direct memory access controller (DMAC)	 6 channels (DMA0 to DMA5) + 6 channels (DMA6 to DMA11) Transfer data size: 1 byte, 2 bytes (word), 4 bytes (long word), 16 bytes, 32 bytes Maximum number of transfers: 16,777,216 Transfer address method: dual address Transfer modes: cycle stealing mode 1, cycle stealing mode 2, or burst mode Transfer request sources: automatic request (software request), on-chip peripheral module request (SCIF, RSPI, IIC3, ATU-IIIS, ADC, DRI), and external request (DMA0 to DMA3 only) Priority between modules The priority between the DMAC0 module (DMA0 to DMA5) and the DMAC1 module (DMA6 to DMA11) is round robin. Channel priority within a module Either a fixed priority (DMA0 > DMA1 > DMA2 > DMA3 > DMA4 > DMA5) or round robin can be selected for DMA0 to DMA5. Either a fixed priority (DMA6 > DMA7 > DMA8 > DMA9 > DMA11) or round robin
Advanced timer unit IIIS (ATU-IIIS)	 can be selected for DMA6 to DMA11. 62 channels Provides timer A (6 channels × 2 systems), timer F (4 channels), timer G (6 channels), and timer TOU (8 channels × 5 systems)
Timer unit (TMU)	 Three auto-reload 32-bit timer channels Each channel can select one of five counter input clocks: one of 5 peripheral clocks (Pck/4, Pck/16, Pck/256, or Pck/1024) (Note: Pck is the peripheral clock)
Serial communication interface with FIFO (SCIF) Renesas serial peripheral interface (RSPI)	 Four channels Transmit and receive FIFOs each with 16 bytes Supports both asynchronous and synchronous modes Supports full-duplex communication The transfer clock can be selected from either an internal clock from a baud rate generator or an external clock input to the SCK pin Maximum transfer rate in clock synchronous mode: 3.3 Mbps Maximum transfer rate in asynchronous mode: 5 Mbps Three channels Synchronous serial communication Supports both master and slave modes Programmable bit length, clock polarity, and clock phase
	 Supports sequential iterative execution of transfer operations Supports both MSB first and LSB first transfer Maximum transfer rate: 10 Mbps



Item	Description
I ² C interface (IIC)	One channel
	Supports the Philips proposed I ² C bus (Inter IC Bus) interface standard
	Master and slave functions
Controller area	Five channels
network (CAN)	64 mailboxes
A/D converter (ADC)	Two modules
,	12 bits, 24 channels (AD0: 16 channels, AD1: 8 channels)
	Provides three conversion modes
	Continuous scan mode
	Single cycle scan mode
	A/D conversion value summation mode (performs an A/D conversion of the same channel 2 to 4 times and adds the converted values)
	Conversion times
	When AVcc = 5 V: 1.25 μs
	When AVcc = 3.3 V: 1.25 μs
	Absolute error
	When AVcc = 5 V and high-speed conversion: ±16LSB
B # DAG	When AVcc = 3.3 V and high-speed conversion: ±32LSB
Parallel DAC control (PDAC)	C.10 G.14.11.5
(1 5/10)	10-bit parallel output
	This is a parallel DAC control circuit that controls a 10-bit D/A converter
	Generates modulation A, modulation B, and modulation C output waveforms.
Direct RAM input	Three channels
interface (DRI)	Acquisition timing adjustment function
	Decimation control function
	Minimum acquisition period: 25 ns (special mode enabled)
Direct RAM output	One channel
interface (DRO)	Reads SHwyRAM and outputs parallel data to off-chip circuits
	Data width: 8 or 16 bits
	Maximum transfer speed: 20 Mbytes/s (when 16 bits is selected, and a 10 MHz of DRO
	transfer clock is specified by a register setting)
Parallel selector	One channel
(PSEL)	This is a parallel selector circuit that periodically changes the external selector outputs
	This module is activated by an activation event and stopped by either a stop command or a termination event
	4-bit selector output
	Two clock output and one clear signal output
FlexRay	Two channels: SH7450 Group
	None: SH7451 Group
AUD RAM monitor function (AUDR)	Functions for reading/writing memory mapped modules connected to an internal or external bus
	Parallel 4-bit data input and output
	Transfer frequency: 12.5 MHz maximum
I/O ports	Number of ports: 166
	 Built-in input threshold value switching function (0.35, 0.5, or 0.7 × Vcc)
	Bank in impact an obligion value of whoming famous in (0.00, 0.0, 0.0, 0.0, 0.0)





Item	Description
Module stop function	Supports the module stop function for the PDAC, PSEL, DRI, and DRO modules.
User debugging interface	H-UDI (User Debugging Interface)
Supply voltage	Internal logic voltage: 1.5 V +0.15 V, -0.1 V
	 I/O voltage: 3.3 V ±0.3 V or 5.0 V ±0.5 V
Operating temperature	• Ta = -40 to +125°C
Package	PRBG0292GB-A (0.8 mm pitch)

1.2 Product Line Overview

Table 1.2 lists the products.

Table 1.2 Products

Product	Model	ROM Capacity	RAM Capacity	Package	FlexRay
SH74504	R5F74504KBG	2 Mbytes	IL memory: 8 Kbytes,	PRBG0292GB-A	Yes
SH74513	R5F74513KBG	1.5 Mbytes	OL memory: 16 Kbytes, and SHwyRAM: 512 Kbytes		No



1.3 Block Diagram

Figure 1.1 shows the block diagram.




Figure 1.1 Block Diagram

1.4 Pin Arrangement

Figure 1.2 shows the pin arrangement.

$\overline{}$	1 1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	т
Α	Vss (N.C.)	Vss (N.C.)	Vdd	Voc	Vcc	PF5/ SCL/ (CTX3)	PF1/ CTX0/ DINA1/ DACK1#	Vss	PL9/ TIA15/ DDC31	PL5/ TIA11/ (TIF0B)/ DDC27	PL1/ CTX4	PH15/ DROD7/ (TO37)/ DDC15	PH12/ DROD4/ (TO34)/ DDC12	Vss	PVcc	PH6/ DROD14/ (TO26)/ DDC06/	PH3/ DROD11/ (TO23)/ DDC03/	Vdd	Vss (N.C.)	Vss (N.C.)	А
В	Vss (N.C.)	Vss	Vss	Vdd	Vcc	PF4/ SDA/ DINA4/ (CRX3)	PF0/ CRX0/ DINA0/ DACK0#	Vss	PL8/ TIA14/ IRQ7/ DDC30/ DREQ3	PL4/ TIA10/ (TIF0A)/ DDC26	PL0/ CRX4/ (IRQ3)	PH14/ DROD6/ (TO36)/ DDC14/ (IRQ1)	PH10/ DROD2/ (TO32)/ DDC10	PH7/ DROD15/ (TO27)/ DDC07/ TIA03	PVcc	TIA02 PH4/ DROD12/ (TO24)/ DDC04/	TIF1B PH0/ DROD8/ (TO20)/ DDC00/ TIF0A	Vdd	Vss	Vss (N.C.)	В
С	PG7/ CTX2/ TO47/ AD1END/	PG5/ IRQ3/ TO45/ SSL02	PG0/ MOSI0/ TO40	Vss	Vdd	Vcc	DET3OR5	ASEBRK#/ BRKACK	DREQ3 PL7/ TIA13/ (TIF1B)/ DDC29	PL6/ TIA12/ (TIF1A)/ DDC28	PL2/ DROWR	(IRQ1) PH13/ DROD5/ (TO35)/ DDC13	PH9/ DROD1/ (TO31)/ DDC09/	PH8/ DROD0/ (TO30)/ DDC08/	PH2/ DROD10/ (TO22)/ DDC02/ TIF1A	TIA00 PH1/ DROD9/ (TO21)/ DDC01/	TIF0A Vdd	Vss	PK13/ AUDRCLK	PK10/ AUDRD1/ CTS3#	С
D	(IRQ4)	PG6/ CRX2/ TO46/ SSL03/ AD1TRG#	PG1/ MISO0/ TO41	PG2/ RSPCK0/ TO42	Vss	Vdd	PF3/ CTX1/ DINA3	PF2/ CRX1/ TCLKA/ DINA2	Vss (N.C.)	Vss (N.C.)	PL3/ IRQ6	Vss (N.C.)	PH11/ DROD3/ (TO33)/ DDC11	PH5/ DROD13/ (TO25)/ DDC05/	TIF1A Vdd	TIF0B Vdd	Vss	PK14/ AUDRSYN#	PK11/ AUDRD2	PK7/ AUDREVT# SCK3	,, D
E	Vss	AD1TRG# RESET#	PG3/ TO43/	PG4/ IRQ2/				DINAZ					DDC11	TIA01			PK9/ AUDRD0/ RTS3#	PK12/ AUDRD3	PK4/ DINC3	PK5/ DINC4/ RXD3	E
_	MPMD	NMI	SSL00/ (IRQ7) WDTOVF#	TO44/ SSL01	-												PK6/ TXD3	PK8/ DREQ2	PK1/ SSL11/	PK2/ SSL12/ DINC1/ DACK3#	╂
F	PLLVcc	EXTAL	MD0	Vss													PK0/	PK3/	DINCO/ DACK2#	DINC1/ DACK3# Vss	F
G	PLLVss	XTAL	MD2	TRST#				Vss	Vdd	Vdd	Vdd	Vdd	Vss	1			IRQ5/ SSL10	SSL13/ DINC2/ DREQ1	TXD1/ MOSI1/ DDC24	PVcc	G
Н																	PJ13/ RXD1/ MISO1/ DDC23	PJ15/ SCK1/ PSPCK1/ DDC25			Н
J	TCK	TMS	Vss	PD0/ D0/ PDIDATA0/ DDB16				Vss	Vdd	Vdd	Vdd	Vdd	Vss				PJ9/ DDC19/ CTS1#/ (IRQ2)	PJ12/ SCK0/ TCLKB/ DDC22/ (IRQ0)	PJ10/ RXD0/ PWMOFF4/ DDC20/ AD0TRG#	PJ11/ TXD0/ DDC21/ AD0END	J
K	Vcc	Vcc	TDI	PD3/ D3/ PDIDATA3/ DDB19]			Vss	Vdd	Vdd	Vdd	Vdd	Vss	1			PJ5/ (CTX2)/ FTXENB/ SCK2	PJ8/ IRQ4/ DDC18/ RTS1#	PJ6/ CRX3/ TIF2A/ DDC16/ RXD2/ TIA04	PJ7/ CTX3/ TIF2B/ DDC17/ TXD2	К
L	Vss	TDO	PD1/ D1/ PDIDATA1/ DDB17	PD7/ D7/ PDIDATA7/ DDB23	1			Vss	Vss	Vdd	Vdd	Vss	Vss	1			PJ1/ (CTX0)/ FTXA	PJ4/ (CRX2)/ FTXENA/ CTS0#	PJ3/ (CTX1)/ FTXB/ RTS0#	PJ2/ (CRX1)/ FRXB	L
М	PD5/ D5/ PDIDATA5/ DDB21	PD2/ D2/ PDIDATA2/ DDB18	PD4/ D4/ PDIDATA4/ DDB20	PD11/ D11/ DDB27	1			Vss	Vss	Vss	Vss	Vss	Vss	1			PJ0/ (CRX0)/ FRXA	PN2/ AD1IN2	PN0/ AD1IN0	PN3/ AD1IN3	м
N	PD8/ D8/ PDIDATA8/ DDB24	PD6/ D6/ PDIDATA6/ DDB22	PD10/ D10/ PDIWR/ DDB26	PD15/ D15/ DDB31	1			Vss	Vss	Vss	Vss	Vss	Vss	1			PN1/ AD1IN1	PN5/ AD1IN5	AVREFL	AVss	N
P	PD12/ D12/ DDB28	PD9/ D9/ PDIDATA9/ DDB25		PE6/ D22/ DDA06	1					<u> </u>	<u> </u>			J			PN4/ AD1IN4	PM0/ AD0IN0	AVREFH	AVcc	P
R	PD14/ D14/ DDB30	PE1/ D17/ DDA01	PE2/ D18/ DDA02	PE9/ D25/ TO21/ DDA09/	1												PN6/ AD1IN6	PM2/ AD0IN2	PM1/ AD0IN1	PN7/ AD1IN7	R
т	PE0/ D16/ DDA00	PE4/ D20/ DDA04	PE5/ D21/ DDA05	PE11/ D27/ TO23/	1												AVcc (N.C.)	PM5/ AD0IN5	AVREFH	AVcc	1 _⊤
	PE3/ D19/ DDA03	PE7/ D23/ PWMOFF2/ DDA07	PE12/ D28/ TO24/ DDA12/	DDA11/ (PSLDATA0) Vss (N.C.)	PA0/ A0/ TO00/ DDB00	PA7/ A7/ TO07/ DDB07	PA11/ A11/ TO13/ DDB11/	PA14/ A14/ TO16/ DDB14/	PA15/ A15/ TO17/ DDB15	Vss (N.C.)	Vss (N.C.)	Vss (N.C.)	PC3/ CS0#/ TO33/	Vss (N.C.)	PC9/ WE1#/ DDA25	PC13/ CS2#/ DDA29	AVss (N.C.)	PM3/ AD0IN3	AVREFL	AVss	U
_	PE8/ D24/ TO20/	ı	DDA12/ (PSLDATA1 Vss	PE13/ D29/	PA4/ A4/ TO04/	PA9/ A9/ TO11/	PA10/ A10/ TO12/	DDB14/ PSLCLR PA13/ A13/ TO15/	PB0/ A16/ PWMOFF0/	PB2/ A18/ DINB2	PB5/ A21/ TIF3B/	PC0/ A23/ TO30/ DDA16/ MOSI2/	DDA19/ SSL20/ IRG0 PC7/ BS#/ TO37/	PC6/ CLKOUT/ TO36/	PC11/ WE3#/ DDA27	PC14/ RD#/ DDA30	PM9/ AD0IN9	PM8/ AD0IN8	PM6/ AD0IN6	PM4/ AD0IN4	t
٧	TO20/ DDA08 Vss (N.C.)	PE10/ D26/ TO22/ DDA10/ (PSLCLKA) Vss	Vcc	D29/ TO25/ DDA13/ (PSLDATA2) PE14/	TO04/ DDB04) PE15/ D31/ TO27/	TO11/ DDB09/ PSLCLKA PA2/ A2/ TO02/	TO12/ DDB10/ PSLDATA0 PA6/ A6/ TO06/	TO15/ DDB13/ PSLDATA3 Vcc	PWMOFF0/ DINB0 Vss	DINB2 PB1/ A17/	PB4/ A20/	(IRQ6)	PC5/ WAIT#/ TO35/	TO36/ DDA22 PC12/ CS1#/ DDA28	PC15/ RD_WR#/ DDA31	PM13/ AD0IN13	PM11/ AD0IN11	PM10/ AD0IN10	PM7/ AD0IN7	AVss (N.C.)	\ }
W	Vcc (N.C.)	Vcc (N.C.)	PA1/	D30/ TO26/ DDA14/ (PSLDATA3	DDA15/ (PSLCLR)	DDB02	DDB06	Vcc	Vss	PWMOFF1/ DINB1	DINB4/ (IRQ5)	PC1/ A24/ TO31/ DDA17/ MISO2	DDA21						AVcc (N.C.)	AVss (N.C.)	W
Υ		(5.)	PA1/ A1/ TO01/ DDB01	PA3/ A3/ TO03/ DDB03	PA5/ A5/ TO05/ DDB05	A8/ TO10/ DDB08/ PSLCLKB	PA12/ A12/ TO14/ DDB12/		-	PB3/ A19/ PWMOFF3/ DINB3	PB6/ A22/ TIF3A/ TIA05/	PC2/ A25/ TO32/ DDA18/ RSPCK2/	PC4/ TO34/ DDA20/ SSL21/ IRQ1	PC8/ WE0#/ DDA24	PC10/ WE2#/ DDA26	PM15/ AD0IN15	PM14/ AD0IN14	PM12/ AD0IN12			Y

Figure 1.2 Pin Arrangement (Top Transparent View)

1.5 Pin Functions

Table 1.3 lists the pin functions.

Table 1.3 Pin Functions

		User Pin						_		Switching	Pin State aft	er a Reset		
								Power Supp	ely	Output				Input
Pin								Name in		Driving				Enabled/Di
No.	Pin Name	Function 1	Function 2	Function 3	Function 4	Function 5	Function 6	Circuit	Input Buffer Type	Ability	Function	I/O	Pin State ^{®1}	sabled
F1	MPMD							Vcc	Schmitt	_	MPMD	Input	Hiz (pull-up)	Enabled
H3	MD2							Vcc	Schmitt	_	MD2	Input	Hiz (pull-up)	Enabled
F4	MD1							Vcc	Schmitt	_	MD1	Input	Hiz (pull-up)	Enabled
G3	MD0							Vcc	Schmitt	-	MD0	Input	Hiz (pull-up)	Enabled
D1	FWE							Vcc	Schmitt	_	FWE	Input	Hiz (pull-up)	Enabled
E2	RESET#							Vcc	Schmitt	-	RESET#	Input	Hiz	Enabled
F2	NMI							Vcc	Schmitt	-	NMI	Input	Hiz	Enabled
G2	EXTAL							Vcc	CMOS	-	EXTAL	Input	_	Enabled
H2	XTAL							Vcc		_	XTAL	Output	XTAL	_
F3	WDTOVF#							Vcc		No	WDTOVF#	Output	WDTOVF#	-
H4	TRST#							Vcc	Schmitt	-	TRST#	Input	Hiz	Enabled
J1	тск							Vcc	TTL	-	тск	Input	Hiz	Enabled
J2	TMS							Vcc	Schmitt	_	TMS	Input	Hiz	Enabled
КЗ	TDI							Vcc	Schmitt	_	TDI	Input	Hiz	Enabled
L2	TDO							Vcc		_	TDO	Output	Hiz	_
C8	ASEBRK#/BRKACK							Vcc	Schmitt	No	ASEBRK#/	Input	Hiz	Enabled
											BRKACK			
C7	DET3OR5							Vcc	Schmitt	-	DET3OR5	Input	Hiz (pull-up)	Enabled
U5	PA0/A0/TO00/DDB00	PA0	A0	TO00	DDB00			Vcc	Threshold value	Yes	PA0	Input	Hiz	Disabled
_									switching					
Y3	PA1/A1/TO01/DDB01	PA1	A1	TO01	DDB01			Vcc	Threshold value switching	Yes	PA1	Input	Hiz	Disabled
W6	PA2/A2/TO02/DDB02	PA2	A2	TO02	DDB02			Vcc	Threshold value	Yes	PA2	Input	Hiz	Disabled
****	T REINET OVER DOBBE	172	AL.	1002	00002			VCC	switching	163	TAL	input	1112	Disabled
Y4	PA3/A3/TO03/DDB03	PA3	A3	TO03	DDB03			Vcc	Threshold value	Yes	PA3	Input	Hiz	Disabled
									switching					
V5	PA4/A4/TO04/DDB04	PA4	A4	TO04	DDB04			Vcc	Threshold value	Yes	PA4	Input	Hiz	Disabled
_									switching					
Y5	PA5/A5/TO05/DDB05	PA5	A5	TO05	DDB05			Vcc	Threshold value switching	Yes	PA5	Input	Hiz	Disabled
W7	PA6/A6/TO06/DDB06	PA6	A6	TO06	DDB06			Vcc	Threshold value	Yes	PA6	Input	Hiz	Disabled
**/	FA0/A0/1000/DDB00	FAO	AO	1000	DDB00			VCC	switching	res	FAO	input	FIIZ	Disabled
U6	PA7/A7/TO07/DDB07	PA7	A7	TO07	DDB07			Vcc	Threshold value	Yes	PA7	Input	Hiz	Disabled
									switching					
Y6	PA8/A8/TO10/DDB08/PSLCLKB	PA8	A8	TO10	DDB08	PSLCLKB		Vcc	Threshold value	Yes	PA8	Input	Hiz	Disabled
_									switching					
V6	PA9/A9/TO11/DDB09/PSLCLKA	PA9	A9	TO11	DDB09	PSLCLKA		Vcc	Threshold value	Yes	PA9	Input	Hiz	Disabled
									switching					



		User Pin								Switching	Pin State aft	er a Reset		
								Power Supp	ly	Output				Input
Pin								Name in		Driving				Enabled/Di
No.	Pin Name	Function 1	Function 2	Function 3	Function 4	Function 5	Function 6	Circuit	Input Buffer Type	Ability	Function	I/O	Pin State*1	sabled
V7	PA10/A10/TO12/DDB10/PSLDATA0	PA10	A10	TO12	DDB10	PSLDATA0		Vcc	Threshold value switching	Yes	PA10	Input	Hiz	Disabled
U7	PA11/A11/TO13/DDB11/PSLDATA1	PA11	A11	TO13	DDB11	PSLDATA1		Vcc	Threshold value switching	Yes	PA11	Input	Hiz	Disabled
Y7	PA12/A12/TO14/DDB12/PSLDATA2	PA12	A12	TO14	DDB12	PSLDATA2		Vcc	Threshold value	Yes	PA12	Input	Hiz	Disabled
V8	PA13/A13/TO15/DDB13/PSLDATA3	PA13	A13	TO15	DDB13	PSLDATA3		Vcc	Threshold value switching	Yes	PA13	Input	Hiz	Disabled
U8	PA14/A14/TO16/DDB14/PSLCLR	PA14	A14	TO16	DDB14	PSLCLR		Vcc	Threshold value switching	Yes	PA14	Input	Hiz	Disabled
U9	PA15/A15/TO17/DDB15	PA15	A15	TO17	DDB15			Vcc	Threshold value switching	Yes	PA15	Input	Hiz	Disabled
V9	PB0/A16/PWMOFF0/DINB0	PB0	A16	PWMOFF0	DINB0			Vcc	Threshold value switching	Yes	PB0	Input	Hiz	Disabled
W10	PB1/A17/PWMOFF1/DINB1	PB1	A17	PWMOFF1	DINB1			Vcc	Threshold value switching	Yes	PB1	Input	Hiz	Disabled
V10	PB2/A18/DINB2	PB2	A18		DINB2			Vcc	Threshold value switching	Yes	PB2	Input	Hiz	Disabled
Y10	PB3/A19/PWMOFF3/DINB3	PB3	A19	PWMOFF3	DINB3			Vcc	Threshold value switching	Yes	PB3	Input	Hiz	Disabled
W11	PB4/A20/DINB4/(IRQ5)	PB4	A20		DINB4		(IRQ5)	Vcc	Threshold value switching	Yes	PB4	Input	Hiz	Disabled
V11	PB5/A21/TIF3B/SSL22	PB5	A21	TIF3B		SSL22		Vcc	Threshold value switching	Yes	PB5	Input	Hiz	Disabled
Y11	PB6/A22/TIF3A/TIA05/SSL23	PB6	A22	TIF3A	TIA05	SSL23		Vcc	Threshold value switching	Yes	PB6	Input	Hiz	Disabled
V12	PC0/A23/TO30/DDA16/MOSI2/(IRQ6)	PC0	A23	TO30	DDA16	MOSI2	(IRQ6)	Vcc	Threshold value switching	Yes	PC0	Input	Hiz	Disabled
W12	PC1/A24/TO31/DDA17/MISO2	PC1	A24	TO31	DDA17	MISO2		Vcc	Threshold value	Yes	PC1	Input	Hiz	Disabled
Y12	PC2/A25/TO32/DDA18/RSPCK2/DREQ0	PC2	A25	TO32	DDA18	RSPCK2	DREQ0	Vcc	Threshold value switching	Yes	PC2	Input	Hiz	Disabled
U13	PC3/CS0#/TO33/DDA19/SSL20/IRQ0	PC3	CS0#	TO33	DDA19	SSL20	IRQ0	Vcc	Threshold value	Yes	PC3	Input	Hiz	Disabled
Y13	PC4/TO34/DDA20/SSL21/IRQ1	PC4		TO34	DDA20	SSL21	IRQ1	Vcc	Threshold value switching	Yes	PC4	Input	Hiz	Disabled
W13	PC5/WAIT#/TO35/DDA21	PC5	WAIT#	TO35	DDA21			Vec	Threshold value switching	Yes	PC5	Input	Hiz	Disabled
V14	PC6/CLKOUT/TO36/DDA22	PC6	CLKOUT	TO36	DDA22			Vec	Threshold value switching	Yes	PC6	Input	Hiz	Disabled
V13	PC7/BS#/TO37/DDA23	PC7	BS#	TO37	DDA23			Vcc	Threshold value switching	Yes	PC7	Input	Hiz	Disabled
Y14	PC8/WE0#/DDA24	PC8	WE0#		DDA24			Vcc	Threshold value switching	Yes	PC8	Input	Hiz	Disabled
U15	PC9/WE1#/DDA25	PC9	WE1#		DDA25			Vec	Threshold value switching	Yes	PC9	Input	Hiz	Disabled



		User Pin								Switching	Pin State aft	er a Reset		
								Power Supp	ly	Output				Input
Pin								Name in		Driving				Enabled/Di
No.	Pin Name	Function 1	Function 2	Function 3	Function 4	Function 5	Function 6	Circuit	Input Buffer Type	Ability	Function	1/0	Pin State ⁶¹	sabled
Y15	PC10/WE2#/DDA26	PC10	WE2#		DDA26			Vcc	Threshold value switching	Yes	PC10	Input	Hiz	Disabled
V15	PC11/WE3#/DDA27	PC11	WE3#		DDA27			Vcc	Threshold value switching	Yes	PC11	Input	Hiz	Disabled
W14	PC12/CS1#/DDA28	PC12	CS1#		DDA28			Vcc	Threshold value switching	Yes	PC12	Input	Hiz	Disabled
U16	PC13/CS2#/DDA29	PC13	CS2#		DDA29			Vcc	Threshold value switching	Yes	PC13	Input	Hiz	Disabled
V16	PC14/RD#/DDA30	PC14	RD#		DDA30			Vcc	Threshold value switching	Yes	PC14	Input	Hiz	Disabled
W15	PC15/RD_WR#/DDA31	PC15	RD_WR#		DDA31			Vcc	Threshold value switching	Yes	PC15	Input	Hiz	Disabled
J4	PD0/D0/PDIDATA0/DDB16	PD0	D0	PDIDATA0	DDB16			Vcc	Threshold value switching	Yes	PD0	Input	Hiz	Disabled
L3	PD1/D1/PDIDATA1/DDB17	PD1	D1	PDIDATA1	DDB17			Vcc	Threshold value switching	Yes	PD1	Input	Hiz	Disabled
M2	PD2/D2/PDIDATA2/DDB18	PD2	D2	PDIDATA2	DDB18			Vcc	Threshold value switching	Yes	PD2	Input	Hiz	Disabled
K4	PD3/D3/PDIDATA3/DDB19	PD3	D3	PDIDATA3	DDB19			Vcc	Threshold value switching	Yes	PD3	Input	Hiz	Disabled
M3	PD4/D4/PDIDATA4/DDB20	PD4	D4	PDIDATA4	DDB20			Vcc	Threshold value switching	Yes	PD4	Input	Hiz	Disabled
M1	PD5/D5/PDIDATA5/DDB21	PD5	D5	PDIDATA5	DDB21			Vcc	Threshold value switching	Yes	PD5	Input	Hiz	Disabled
N2	PD6/D6/PDIDATA6/DDB22	PD6	D6	PDIDATA6	DDB22			Vcc	Threshold value	Yes	PD6	Input	Hiz	Disabled
L4	PD7/D7/PDIDATA7/DDB23	PD7	D7	PDIDATA7	DDB23			Vcc	Threshold value	Yes	PD7	Input	Hiz	Disabled
N1	PD8/D8/PDIDATA8/DDB24	PD8	D8	PDIDATA8	DDB24			Vcc	Threshold value switching	Yes	PD8	Input	Hiz	Disabled
P2	PD9/D9/PDIDATA9/DDB25	PD9	D9	PDIDATA9	DDB25			Vcc	Threshold value	Yes	PD9	Input	Hiz	Disabled
N3	PD10/D10/PDIWR/DDB26	PD10	D10	PDIWR	DDB26			Vcc	Threshold value	Yes	PD10	Input	Hiz	Disabled
M4	PD11/D11/DDB27	PD11	D11		DDB27			Vcc	Threshold value	Yes	PD11	Input	Hiz	Disabled
P1	PD12/D12/DDB28	PD12	D12		DDB28			Vcc	Threshold value	Yes	PD12	Input	Hiz	Disabled
P3	PD13/D13/DDB29	PD13	D13		DDB29			Vcc	Threshold value switching	Yes	PD13	Input	Hiz	Disabled
R1	PD14/D14/DDB30	PD14	D14		DDB30			Vcc	Threshold value switching	Yes	PD14	Input	Hiz	Disabled
N4	PD15/D15/DDB31	PD15	D15		DDB31			Vcc	Threshold value	Yes	PD15	Input	Hiz	Disabled
T1	PE0/D16/DDA00	PE0	D16		DDA00			Vcc	Switching Threshold value switching	Yes	PE0	Input	Hiz	Disabled
									Switchilly					



		User Pin								Switching	Pin State aft	er a Reset		
								Power Supp	lly	Output				Input
Pin								Name in		Driving			B1 B1 +1	Enabled/Di
No.	PE1/D17/DDA01	Function 1	Function 2	Function 3	DDA01	Function 5	Function 6	Vcc	Threshold value	Ability	Function PE1	I/O Input	Pin State*1	Disabled
R3	PE2/D18/DDA02	PE2	D18		DDA02			Vcc	Threshold value switching	Yes	PE2	Input	Hiz	Disabled
U1	PE3/D19/DDA03	PE3	D19		DDA03			Vec	Threshold value	Yes	PE3	Input	Hiz	Disabled
T2	PE4/D20/DDA04	PE4	D20		DDA04			Vcc	Threshold value	Yes	PE4	Input	Hiz	Disabled
T3	PE5/D21/DDA05	PE5	D21		DDA05			Vcc	Threshold value switching	Yes	PE5	Input	Hiz	Disabled
P4	PE6/D22/DDA06	PE6	D22		DDA06			Vcc	Threshold value switching	Yes	PE6	Input	Hiz	Disabled
U2	PE7/D23/PWMOFF2/DDA07	PE7	D23	PWMOFF2	DDA07			Vcc	Threshold value switching	Yes	PE7	Input	Hiz	Disabled
V1	PE8/D24/TO20/DDA08	PE8	D24	TO20	DDA08			Vcc	Threshold value switching	Yes	PE8	Input	Hiz	Disabled
R4	PE9/D25/TO21/DDA09/(PSLCLKB)	PE9	D25	TO21	DDA09	(PSLCLKB)		Vcc	Threshold value switching	Yes	PE9	Input	Hiz	Disabled
V2	PE10/D26/TO22/DDA10/(PSLCLKA)	PE10	D26	TO22	DDA10	(PSLCLKA)		Vcc	Threshold value switching	Yes	PE10	Input	Hiz	Disabled
T4	PE11/D27/TO23/DDA11/(PSLDATA0)	PE11	D27	TO23	DDA11	(PSLDATA0)		Vcc	Threshold value switching	Yes	PE11	Input	Hiz	Disabled
U3	PE12/D28/TO24/DDA12/(PSLDATA1)	PE12	D28	TO24	DDA12	(PSLDATA1)		Vec	Threshold value switching	Yes	PE12	Input	Hiz	Disabled
V4	PE13/D29/TO25/DDA13/(PSLDATA2)	PE13	D29	TO25	DDA13	(PSLDATA2)		Voc	Threshold value switching	Yes	PE13	Input	Hiz	Disabled
W4	PE14/D30/TO26/DDA14/(PSLDATA3)	PE14	D30	TO26	DDA14	(PSLDATA3)		Vcc	Threshold value switching	Yes	PE14	Input	Hiz	Disabled
W5	PE15/D31/TO27/DDA15/(PSLCLR)	PE15	D31	TO27	DDA15	(PSLCLR)		Vcc	Threshold value switching	Yes	PE15	Input	Hiz	Disabled
В7	PF0/CRX0/DINA0/DACK0#	PF0	CRX0		DINAO		DACK0#	Vcc	Threshold value switching	Yes	PF0	Input	Hiz	Disabled
A7	PF1/CTX0/DINA1/DACK1#	PF1	CTX0		DINA1		DACK1#	Vec	Threshold value switching	Yes	PF1	Input	Hiz	Disabled
D8	PF2/CRX1/TCLKA/DINA2	PF2	CRX1	TCLKA	DINA2			Vcc	Threshold value switching	Yes	PF2	Input	Hiz	Disabled
D7	PF3/CTX1/DINA3	PF3	CTX1		DINA3			Vcc	Threshold value switching	Yes	PF3	Input	Hiz	Disabled
B6	PF4/SDA/DINA4/(CRX3)	PF4	SDA		DINA4		(CRX3)	Vcc	Threshold value switching	Yes	PF4	Input	Hiz	Disabled
A6	PF5/SCL/(CTX3)	PF5	SCL				(CTX3)	Vcc	Threshold value switching	Yes	PF5	Input	Hiz	Disabled
СЗ	PG0/MOSI0/TO40	PG0	MOSI0	TO40				Vcc	CMOS	Yes	PG0	Input	Hiz	Enabled
D3	PG1/MISO0/TO41	PG1	MISO0	TO41				Vcc	CMOS	Yes	PG1	Input	Hiz	Enabled
D4	PG2/RSPCK0/TO42	PG2	RSPCK0	TO42				Vcc	CMOS	Yes	PG2	Input	Hiz	Enabled
E3	PG3/TO43/SSL00/(IRQ7)	PG3		TO43	SSL00		(IRQ7)	Vcc	CMOS	Yes	PG3	Input	Hiz	Enabled



		User Pin								Switching	Pin State aft	er a Reset		
								Power Supp	oly	Output				Input
Pin								Name in		Driving				Enabled/Di
No.	Pin Name	Function 1	Function 2	Function 3	Function 4	Function 5	Function 6	Circuit	Input Buffer Type	Ability	Function	1/0	Pin State ^{®1}	sabled
E4	PG4/IRQ2/TO44/SSL01	PG4	IRQ2	TO44	SSL01			Vcc	Threshold value switching	Yes	PG4	Input	Hiz	Disabled
C2	PG5/IRQ3/TO45/SSL02	PG5	IRQ3	TO45	SSL02			Vcc	Threshold value switching	Yes	PG5	Input	Hiz	Disabled
D2	PG6/CRX2/TO46/SSL03/AD1TRG#	PG6	CRX2	TO46	SSL03	AD1TRG#		Vcc	CMOS	Yes	PG6	Input	Hiz	Enabled
C1	PG7/CTX2/TO47/AD1END/(IRQ4)	PG7	CTX2	TO47		AD1END	(IRQ4)	Vcc	CMOS	Yes	PG7	Input	Hiz	Enabled
B17	PH0/DROD8/(TO20)/DDC00/TIF0A	PH0	DROD8	(TO20)	DDC00	TIF0A		PVcc	Threshold value switching	Yes	PH0	Input	Hiz	Disabled
C16	PH1/DROD9/(TO21)/DDC01/TIF0B	PH1	DROD9	(TO21)	DDC01	TIF0B		PVcc	Threshold value switching	Yes	PH1	Input	Hiz	Disabled
C15	PH2/DROD10/(TO22)/DDC02/TIF1A	PH2	DROD10	(TO22)	DDC02	TIF1A		PVcc	Threshold value	Yes	PH2	Input	Hiz	Disabled
A17	PH3/DROD11/(TO23)/DDC03/TIF1B	PH3	DROD11	(TO23)	DDC03	TIF1B		PVcc	Threshold value	Yes	PH3	Input	Hiz	Disabled
				,,					switching					
B16	PH4/DROD12/(TO24)/DDC04/TIA00	PH4	DROD12	(TO24)	DDC04	TIA00		PVcc	Threshold value switching	Yes	PH4	Input	Hiz	Disabled
D14	PH5/DROD13/(TO25)/DDC05/TIA01	PH5	DROD13	(TO25)	DDC05	TIA01		PVcc	Threshold value switching	Yes	PH5	Input	Hiz	Disabled
A16	PH6/DROD14/(TO26)/DDC06/TIA02	PH6	DROD14	(TO26)	DDC06	TIA02		PVcc	Threshold value switching	Yes	PH6	Input	Hiz	Disabled
B14	PH7/DROD15/(TO27)/DDC07/TIA03	PH7	DROD15	(TO27)	DDC07	TIA03		PVcc	Threshold value switching	Yes	PH7	Input	Hiz	Disabled
C14	PH8/DROD0/(TO30)/DDC08/RTS2#	PH8	DROD0	(TO30)	DDC08	RTS2#		PVcc	Threshold value switching	Yes	PH8	Input	Hiz	Disabled
C13	PH9/DROD1/(TO31)/DDC09/CTS2#	PH9	DROD1	(TO31)	DDC09	CTS2#		PVcc	Threshold value	Yes	PH9	Input	Hiz	Disabled
B13	PH10/DROD2/(TO32)/DDC10	PH10	DROD2	(TO32)	DDC10			PVcc	Threshold value switching	Yes	PH10	Input	Hiz	Disabled
D13	PH11/DROD3/(TO33)/DDC11	PH11	DROD3	(TO33)	DDC11			PVcc	Threshold value switching	Yes	PH11	Input	Hiz	Disabled
A13	PH12/DROD4/(TO34)/DDC12	PH12	DROD4	(TO34)	DDC12			PVcc	Threshold value	Yes	PH12	Input	Hiz	Disabled
C12	PH13/DROD5/(TO35)/DDC13	PH13	DROD5	(TO35)	DDC13			PVcc	Threshold value	Yes	PH13	Input	Hiz	Disabled
B12	PH14/DROD6/(TO36)/DDC14/(IRQ1)	PH14	DROD6	(TO36)	DDC14		(IRQ1)	PVcc	Threshold value	Yes	PH14	Input	Hiz	Disabled
A12	PH15/DROD7/(TO37)/DDC15	PH15	DROD7	(TO37)	DDC15			PVcc	Switching Threshold value	Yes	PH15	Input	Hiz	Disabled
M17	PJ0/(CRX0)/FRXA	PJ0	(CRX0)	FRXA				PVcc	switching Threshold value	Yes	PJ0	Input	Hiz	Disabled
_									switching					
L17	PJ1/(CTX0)/FTXA	PJ1	(CTX0)	FTXA				PVcc	CMOS	Yes	PJ1	Input	Hiz	Enabled
L20	PJ2/(CRX1)/FRXB	PJ2	(CRX1)	FRXB				PVcc	Threshold value switching	Yes	PJ2	Input	Hiz	Disabled
L19	PJ3/(CTX1)/FTXB/RTS0#	PJ3	(CTX1)	FTXB		RTS0#		PVcc	CMOS	Yes	PJ3	Input	Hiz	Enabled
L18	PJ4/(CRX2)/FTXENA/CTS0#	PJ4	(CRX2)	FTXENA		CTS0#		PVcc	CMOS	Yes	PJ4	Input	Hiz	Enabled
	. ,	-	17								-			



Part			User Pin								Switching	Pin State aft	er a Reset		
Mathematical Math									Power Supp	ıly					Input
	Pin								Name in		Driving				Enabled/Di
Part	No.		Function 1	Function 2		Function 4	Function 5	Function 6	Circuit		Ability	Function	1/0	Pin State ⁴¹	sabled
Part	K17	PJ5/(CTX2)/FTXENB/SCK2	PJ5	(CTX2)	FTXENB		SCK2		PVcc	CMOS	Yes	PJ5	Input	Hiz	Enabled
Property	K19	PJ6/CRX3/TIF2A/DDC16/RXD2/TIA04	PJ6	CRX3	TIF2A	DDC16	RXD2	TIA04	PVcc		Yes	PJ6	Input	Hiz	Disabled
Page															
Page	K20	PJ7/CTX3/TIF2B/DDC17/TXD2	PJ7	CTX3	TIF2B	DDC17	TXD2		PVcc		Yes	PJ7	Input	Hiz	Disabled
Page	K18	P.I8/IRO4/DDC18/RTS1#	P.I8	IBO4		DDC18	RTS1#		PVcc		Yes	P.I8	Input	Hiz	Disabled
Mathematical Content															
	J17	PJ9/DDC19/CTS1#/(IRQ2)	PJ9			DDC19	CTS1#	(IRQ2)	PVcc	Threshold value	Yes	PJ9	Input	Hiz	Disabled
Process Proc										switching					
Prioriticological/ACCEND Priority Trade Priority Priorit	J19	PJ10/RXD0/PWMOFF4/DDC20/AD0TRG#	PJ10	RXD0	PWMOFF4	DDC20	AD0TRG#		PVcc	Threshold value	Yes	PJ10	Input	Hiz	Disabled
Price Pric										switching					
	J20	PJ11/TXD0/DDC21/AD0END	PJ11	TXD0		DDC21	AD0END		PVcc		Yes	PJ11	Input	Hiz	Disabled
197										switching					
Process Proc	J18	PJ12/SCK0/TCLKB/DDC22/(IRQ0)	PJ12	SCK0	TCLKB	DDC22		(IRQ0)	PVcc		Yes	PJ12	Input	Hiz	Disabled
		D IAO/DVD4/MICO4/DDC00	DIAO	DVD4	MICOA	DDCCC			D)/		V	DIAG	lance de	15-	Disabled
	HI7	PJ13/HXD1/MISO1/DDC23	PJ13	HADI	MISOT	DDC23			PVCC		res	PJ13	input	HIZ	Disabled
Part	G19	PJ14/TXD1/MOSI1/DDC24	PJ14	TXD1	MOSI1	DDC24			PVcc	Threshold value	Yes	PJ14	Input	Hiz	Disabled
Property															
Procession Pro	H18	PJ15/SCK1/RSPCK1/DDC25	PJ15	SCK1	RSPCK1	DDC25			PVcc	Threshold value	Yes	PJ15	Input	Hiz	Disabled
PK PK PK PK PK PK PK PK										switching					
PK PK PK PK PK PK PK PK	G17	PK0/IRQ5/SSL10	PK0	IRQ5	SSL10				PVcc	Threshold value	Yes	PK0	Input	Hiz	Enabled
Page										switching					
Page	F19	PK1/SSL11/DINC0/DACK2#	PK1		SSL11	DINC0	DACK2#		PVcc		Yes	PK1	Input	Hiz	Enabled
Section PKS SEL13 DINC2 DREQ1 PVcc Threshold value Ves PKS Input Hiz Enabled															
PKS PKSSKL13DINC2DREC1	F20	PK2/SSL12/DINC1/DACK3#	PK2		SSL12	DINC1	DACK3#		PVcc		Yes	PK2	Input	Hiz	Enabled
PK4 DINC3	G19	DK2/SSI 12/DINC2/DDEO1	DK3		SSI 12	DINCS	DREO1		PVcc		Vac	DK3	Input	Hiz	Enabled
E20 PKS/DINC4/RXD3 PKS DINC4 RXD3 PVcc Threshold value Yes PKS Input Hiz Enabled	0.0	Tradoctal birtoctonical	110		00210	BINOL	Sile Gi		1 400		100	110	mpat	1112	Litabled
PKS/DINC4/RXD3 PKS DINC4 RXD3 PVcc Threshold value Yes PKS Input Hiz Enabled switching F17 PK6/TXD3 PK6 TXD3 PVcc Threshold value Yes PK6 Input Hiz Enabled switching D20 PK7/AUDREVT#SCK3 PK7 AUDREVT# SCK3 PK7 Input Hiz Enabled switching F18 PK8/DREC2 PK8 DREC2 PK8 DREC2 PK8 AUDRDO RTS3# PVcc Threshold value Yes PK9 Input Hiz Enabled switching E17 PK9/AUDRO/RTS3# PK9 AUDRDO RTS3# PVcc Threshold value Yes PK9 Input Hiz Enabled switching E17 PK9/AUDRO/RTS3# PK9 AUDRDO RTS3# PVcc Threshold value Yes PK9 Input Hiz Enabled switching E18 PK10/AUDRDO/RTS3# PK10 AUDRDO RTS3# PVcc Threshold value Yes PK9 Input Hiz Enabled switching E19 PK10/AUDRDO/RTS3# PK10 AUDRDO RTS3# PVcc Threshold value Yes PK10 Input Hiz Enabled switching	E19	PK4/DINC3	PK4			DINC3			PVcc	Threshold value	Yes	PK4	Input	Hiz	Enabled
F17 PK6/TXD3 PK6 TXD3 PK6 TXD3 PVcc Threshold value Yes PK6 Input Hiz Enabled Switching D20 PK7/AUDREVT#/SCK3 PK7 AUDREVT# SCK3 PK6 DREQ2 PK8 DREQ2 PK8 DREQ2 PK9 AUDRDO/RTS3# PK9 AUDRDO RTS3# PK9 AUDRDO RTS3# PK9 AUDRDO RTS3# PK9 AUDRDO RTS3# PK10 AUDRDO RTS3# PVcc Threshold value Yes PK10 Input Hiz Enabled Switching D19 PK11/AUDRDO RTS3# PK11 AUDRDO PK11 AUDRDO PVcc Threshold value Yes PK10 Input Hiz Enabled Switching										switching					
PK6/TXD3 PK6/TXD3 PK6 PK6 PK6 Input Hiz Enabled PK7 AUDREVT#/SCK3 PK7 AUDREVT#/SCK3 PK7 AUDREVT# SCK3 PK6 Input Hiz Enabled PK8/DREQ2 PK8/DREQ2 PK8 DREQ2 PK8 DREQ2 PK8 AUDRDO RTS3# PVcc Threshold value Yes PK9 Input Hiz Enabled PK8/DREQ2 PK9/AUDRDO/RTS3# PK9 AUDRDO RTS3# PVcc Threshold value Yes PK9 Input Hiz Enabled Switching PK9/CCT Threshold value Yes PK9 Input Hiz Enabled Switching Switching PVcc Threshold value Yes PK9 Input Hiz Enabled Switching PK10 AUDRD1 CTS3# PVcc Threshold value Yes PK10 Input Hiz Enabled Switching PK10 AUDRD2 PK11/AUDRD2 PK11 AUDRD2 PVcc Threshold value Yes PK10 Input Hiz Enabled	E20	PK5/DINC4/RXD3	PK5			DINC4	RXD3		PVcc	Threshold value	Yes	PK5	Input	Hiz	Enabled
PK7/AUDREVT#SCK3 PK7 AUDREVT# SCK3 PK6/DREO2 PK8/DREO2 PK8/DREO2 PK8 DREC2 PK8/AUDRDO/RTS3# PK9 AUDRDO RTS3# PK9 AUDRDO RTS3# PVcc Threshold value Yes Witching PVcc Threshold value Yes PK8 PK8 PK8 Input Hiz Enabled Switching PVcc Threshold value Yes PK9 PK9 Input Hiz Enabled Switching PVcc Threshold value Yes PK9 PK9 Input Hiz Enabled Switching PVcc Threshold value Yes PK10 Input Hiz Enabled Switching PVcc Threshold value Yes PK10 Input Hiz Enabled Switching										switching					
PK7/AUDREVT#/SCK3 PK7 AUDREVT# SCK3 PK6/BDREQ2 PK8/DREQ2 PK8 DREQ2 PK8 DREQ2 PK9/AUDRD0/RTS3# PK9 AUDRD0 RTS3# PK9 AUDRD0 RTS3# PVcc Threshold value Yes PK9 Input Hiz Enabled switching PK9/AUDRD1/CTS3# PK9 AUDRD1 CTS3# PVcc Threshold value Yes PK9 Input Hiz Enabled switching PK9 AUDRD1 CTS3# PVcc Threshold value Yes PK10 Input Hiz Enabled switching PK10/AUDRD1/CTS3# PK10 AUDRD1 CTS3# PVcc Threshold value Yes PK10 Input Hiz Enabled switching	F17	PK6/TXD3	PK6				TXD3		PVcc		Yes	PK6	Input	Hiz	Enabled
F18 PK8/DREQ2 PK8 DREQ2 PK8 DREQ2 PK8 DREQ2 PK9 AUDRDO RTS3# PK9 AUDRDO RTS3# PK10/AUDRD1/CTS3# PK10 AUDRD1 CTS3# PK10 AUDRD2 PK11/AUDRD2 PK11 AUDRD2 PK11 AUDRD2 PK11 AUDRD2 PK11 AUDRD2 PK8 DREQ2 PK10 Pk8 DREQ2 PK8 DREQ2 PK10 Pk8 DREQ2 PK10 Pk8 DREQ2 PK10 Pk10 Pk8 DREQ2 PK8 DREQ2 PK10 Pk10 Pk8 DREQ2 PK8 D										switching					
PK8/DREQ2 PK8 DREQ2 PK8 DREQ2 PK8 DREQ2 PVc Threshold value Yes PK8 Input Hiz Enabled	D20	PK7/AUDREVT#/SCK3	PK7	AUDREVT#			SCK3		PVcc		Yes	PK7	Input	Hiz	Enabled
Switching E17 PK9/AUDRDO/RTS3# PK9 AUDRDO RTS3# PVc Threshold value Yes PK9 Input Hiz Enabled switching C20 PK10/AUDRD1/CTS3# PK10 AUDRD1 CTS3# PVc Threshold value Yes PK10 Input Hiz Enabled switching D19 PK11/AUDRD2 PK11 AUDRD2 PK11 AUDRD2 PK10 AUDRD2 PVc Threshold value Yes PK11 Input Hiz Enabled	_														
PK9 AUDRDO RTS3# PK9 AUDRDO RTS3# PK9 AUDRDO RTS3# PVcc Threshold value Yes PK9 Input Hiz Enabled switching C20 PK10/AUDRD1/CTS3# PK10 AUDRD1 CTS3# PVcc Threshold value Yes PK10 Input Hiz Enabled switching D19 PK11/AUDRD2 PK11 AUDRD2 PK11 AUDRD2 PK10 AUDRD1 RTS3# PVcc Threshold value Yes PK11 Input Hiz Enabled	F18	PK8/DREQ2	PK8	DREQ2					PVcc		Yes	PK8	Input	Hiz	Enabled
Switching	F17	PK9/AUDRD0/RTS3#	PK9	AUDRD0			RTS3#		PVcc		Yes	PK9	Input	Hiz	Enabled
Switching D19 PK11/AUDRD2 PK11 AUDRD2 PVc Threshold value Yes PK11 Input Hiz Enabled							20"								
D19 PK11/AUDRD2 PK11 AUDRD2 PVcc Threshold value Yes PK11 Input Hiz Enabled	C20	PK10/AUDRD1/CTS3#	PK10	AUDRD1			CTS3#		PVcc	Threshold value	Yes	PK10	Input	Hiz	Enabled
										switching					
switching	D19	PK11/AUDRD2	PK11	AUDRD2					PVcc	Threshold value	Yes	PK11	Input	Hiz	Enabled
										switching					



		User Pin								Switching	Pin State aft	er a Reset		
								Power Supp	ly	Output				Input
Pin								Name in		Driving				Enabled/Di
No.	Pin Name	Function 1	Function 2	Function 3	Function 4	Function 5	Function 6	Circuit	Input Buffer Type	Ability	Function	I/O	Pin State*1	sabled
E18	PK12/AUDRD3	PK12	AUDRD3					PVcc	Threshold value switching	Yes	PK12	Input	Hiz	Enabled
C19	PK13/AUDRCLK	PK13	AUDROLK					PVcc	Threshold value switching	Yes	PK13	Input	Hiz	Enabled
D18	PK14/AUDRSYN#	PK14	AUDRSYN#					PVcc	Threshold value switching	Yes	PK14	Input	Hiz	Enabled
B11	PL0/CRX4/(IRQ3)	PL0	CRX4				(IRQ3)	PVcc	Threshold value	Yes	PL0	Input	Hiz	Disabled
A11	PL1/CTX4	PL1	CTX4					PVcc	Threshold value switching	Yes	PL1	Input	Hiz	Disabled
C11	PL2/DROWR	PL2	DROWR					PVcc	Threshold value switching	Yes	PL2	Input	Hiz	Disabled
D11	PL3/IRQ6	PL3		IRQ6				PVcc	Threshold value switching	Yes	PL3	Input	Hiz	Disabled
B10	PL4/TIA10/(TIF0A)/DDC26	PL4	TIA10	(TIF0A)	DDC26			PVcc	Threshold value switching	Yes	PL4	Input	Hiz	Disabled
A10	PL5/TIA11/(TIF0B)/DDC27	PL5	TIA11	(TIF0B)	DDC27			PVcc	Threshold value	Yes	PL5	Input	Hiz	Disabled
C10	PL6/TIA12/(TIF1A)/DDC28	PL6	TIA12	(TIF1A)	DDC28			PVcc	Threshold value	Yes	PL6	Input	Hiz	Disabled
									switching					
C9	PL7/TIA13/(TIF1B)/DDC29	PL7	TIA13	(TIF1B)	DDC29			PVcc	Threshold value switching	Yes	PL7	Input	Hiz	Disabled
В9	PL8/TIA14/IRQ7/DDC30/DREQ3	PL8	TIA14	IRQ7	DDC30	DREQ3		PVcc	Threshold value switching	Yes	PL8	Input	Hiz	Disabled
A9	PL9/TIA15/DDC31	PL9	TIA15		DDC31			PVcc	Threshold value	Yes	PL9	Input	Hiz	Disabled
P18	PM0/AD0IN0	PM0	AD0IN0					AVcc	CMOS (function 1) Analog (function 2)	_	AD0IN0	Input	Hiz	Enabled
R19	PM1/AD0IN1	PM1	AD0IN1					AVcc	CMOS (function 1)	_	AD0IN1	Input	Hiz	Enabled
									Analog (function 2)					
R18	PM2/AD0IN2	PM2	AD0IN2					AVcc	CMOS (function 1) Analog (function 2)	_	AD0IN2	Input	Hiz	Enabled
U18	PM3/AD0IN3	PM3	AD0IN3					AVcc	CMOS (function 1) Analog (function 2)	-	AD0IN3	Input	Hiz	Enabled
V20	PM4/AD0IN4	PM4	AD0IN4					AVcc	CMOS (function 1) Analog (function 2)	-	AD0IN4	Input	Hiz	Enabled
T18	PM5/AD0IN5	PM5	AD0IN5					AVcc	CMOS (function 1) Analog (function 2)	_	AD0IN5	Input	Hiz	Enabled
V19	PM6/AD0IN6	PM6	AD0IN6					AVcc	CMOS (function 1)	-	AD0IN6	Input	Hiz	Enabled
W19	PM7/AD0IN7	PM7	AD0IN7					AVcc	Analog (function 2) CMOS (function 1)	_	AD0IN7	Input	Hiz	Enabled
									Analog (function 2)					
V18	PM8/AD0IN8	PM8	AD0IN8					AVcc	CMOS (function 1) Analog (function 2)	-	AD0IN8	Input	Hiz	Enabled
V17	PM9/AD0IN9	PM9	AD0IN9					AVcc	CMOS (function 1)	_	AD0IN9	Input	Hiz	Enabled
									Analog (function 2)					



		User Pin								Switching	Pin State aft	er a Reset		
								Power Suppl	ly	Output				Input
Pin								Name in		Driving				Enabled/Di
No.	Pin Name	Function 1	Function 2	Function 3	Function 4	Function 5	Function 6	Circuit	Input Buffer Type	Ability	Function	1/0	Pin State ^{®1}	sabled
W18	PM10/AD0IN10	PM10	AD0IN10					AVcc	CMOS (function 1) Analog (function 2)	-	AD0IN10	Input	Hiz	Enabled
W17	PM11/AD0IN11	PM11	AD0IN11					AVcc	CMOS (function 1)	_	AD0IN11	Input	Hiz	Enabled
									Analog (function 2)					
Y18	PM12/AD0IN12	PM12	AD0IN12					AVcc	CMOS (function 1) Analog (function 2)	-	AD0IN12	Input	Hiz	Enabled
W16	PM13/AD0IN13	PM13	AD0IN13					AVcc	CMOS (function 1)	_	AD0IN13	Input	Hiz	Enabled
									Analog (function 2)					
Y17	PM14/AD0IN14	PM14	AD0IN14					AVcc	CMOS (function 1) Analog (function 2)	_	AD0IN14	Input	Hiz	Enabled
Y16	PM15/AD0IN15	PM15	AD0IN15					AVcc	CMOS (function 1)	_	AD0IN15	Input	Hiz	Enabled
									Analog (function 2)					
M19	PN0/AD1IN0	PN0	AD1IN0					AVcc	CMOS (function 1) Analog (function 2)	_	AD1IN0	Input	Hiz	Enabled
N17	PN1/AD1IN1	PN1	AD1IN1					AVcc	CMOS (function 1)	_	AD1IN1	Input	Hiz	Enabled
									Analog (function 2)					
M18	PN2/AD1IN2	PN2	AD1IN2					AVcc	CMOS (function 1) Analog (function 2)	-	AD1IN2	Input	Hiz	Enabled
M20	PN3/AD1IN3	PN3	AD1IN3					AVcc	CMOS (function 1)	-	AD1IN3	Input	Hiz	Enabled
P17	PN4/AD1IN4	PN4	AD1IN4					AVcc	Analog (function 2) CMOS (function 1)	_	AD1IN4	Input	Hiz	Enabled
P17	PN4/AD IIN4	PN4	ADTIN4					AVCC	Analog (function 2)	_	ADTIN4	input	HIZ	Enabled
N18	PN5/AD1IN5	PN5	AD1IN5					AVcc	CMOS (function 1)	-	AD1IN5	Input	Hiz	Enabled
	DNG/ADVING	PN6	AD1IN6					A\/	Analog (function 2)	_	ADAING	land.	15-	Fachlad
R17	PN6/AD1IN6	PN6	ADTING					AVcc	CMOS (function 1) Analog (function 2)	_	AD1IN6	Input	Hiz	Enabled
R20	PN7/AD1IN7	PN7	AD1IN7					AVcc	CMOS (function 1) Analog (function 2)	-	AD1IN7	Input	Hiz	Enabled
T19	AVREFH									-	AVREFH	-	-	-
U19	AVREFL									_	AVREFL	_	_	_
P19	AVREFH									-	AVREFH	-	-	_
N19	AVREFL									_	AVREFL	-	_	_
T20	AVcc									-	AVcc	-	-	_
U20	AVss									-	AVss	-	-	_
P20	AVcc									-	AVcc	-	-	_
N20	AVss									-	AVss	-	-	_
G1	PLLVcc									_	PLLVcc	_	_	_
H1	PLLVss									-	PLLVss	-	-	_
A3	Vdd									_	Vdd	_	-	
A18	Vdd									_	Vdd	_	_	
B4	Vdd									_	Vdd		-	
B18	Vdd									_	Vdd	_	_	
C5	Vdd									-	Vdd	-	_	
C17	Vdd									_	Vdd	_	-	



		User Pin								Switching	Pin State aft	er a Reset		
								Power Suppl	ly	Output				Input
Pin								Name in		Driving				Enabled/Di
No.	Pin Name	Function 1	Function 2	Function 3	Function 4	Function 5	Function 6	Circuit	Input Buffer Type	Ability	Function	1/0	Pin State ⁶¹	sabled
D6	Vdd									_	Vdd	_	_	
D15	Vdd									_	Vdd	_	_	
D16	Vdd									_	Vdd	_	_	
H9	Vdd									_	Vdd	_	_	
H10	Vdd									_	Vdd	_	_	
H11	Vdd									_	Vdd	_	_	
H12	Vdd									_	Vdd	_	_	_
J9	Vdd									_	Vdd	_	_	_
J10	Vdd									-	Vdd	_	-	_
J11	Vdd									_	Vdd	_	_	
J12	Vdd									_	Vdd	_	_	_
K9	Vdd									_	Vdd	_	_	_
K10	Vdd									-	Vdd	-	-	_
K11	Vdd									-	Vdd	_	-	
K12	Vdd									_	Vdd	_	_	_
L10	Vdd									-	Vdd	-	-	_
L11	Vdd									-	Vdd	-	-	_
A14	Vss									-	Vss	-	-	_
B2	Vss									-	Vss	-	-	_
В3	Vss									_	Vss	_	_	_
B19	Vss									-	Vss	-	-	_
C4	Vss									-	Vss	-	-	-
C18	Vss									-	Vss	-	-	_
D5	Vss									-	Vss	-	-	-
D17	Vss									-	Vss	-	-	-
G20	Vss									-	Vss	-	-	-
Н8	Vss									-	Vss	-	-	-
H13	Vss									-	Vss	-	-	_
J8	Vss									_	Vss	_	_	_
J13	Vss									_	Vss	_	_	_
K8	Vss									-	Vss	-	_	_
K13	Vss									_	Vss	-	-	_
L1	Vss									-	Vss	-	-	_
L8	Vss									_	Vss	_	_	_
L9	Vss									_	Vss	_	_	_
L12	Vss									_	Vss	_	_	_
L13	Vss									_	Vss	_	_	_
M8	Vss									_	Vss	_	_	_
M9	Vss									_	Vss	_	_	_
M10	Vss									_	Vss	_	_	_



		User Pin								Switching	Pin State aff			
								Power Suppl	ly	Output				Input
Pin								Name in		Driving				Enabled/Di
No.	Pin Name	Function 1	Function 2	Function 3	Function 4	Function 5	Function 6	Circuit	Input Buffer Type	Ability	Function	1/0	Pin State ⁶¹	sabled
A4	Vcc									-	Vcc	-	-	
A5	Vcc									_	Vcc	_	_	
B5	Vcc									_	Vcc	_	_	
C6	Vcc									_	Vcc	-	-	_
K1	Vcc									-	Vcc	-	-	_
K2	Vcc									-	Vcc	-	-	-
W3	Vcc									-	Vcc	-	-	_
W8	Vcc									-	Vcc	-	-	_
Y8	Vcc									-	Vcc	-	-	-
M11	Vss									-	Vss	-	-	-
M12	Vss									-	Vss	-	_	_
M13	Vss									-	Vss	-	-	_
N8	Vss									_	Vss	-	_	_
N9	Vss									_	Vss	_	_	_
N10	Vss									_	Vss	_	_	_
N11	Vss									-	Vss	-	-	-
N12	Vss									-	Vss	-	-	-
N13	Vss									-	Vss	-	-	_
A15	PVcc									_	PVcc	-	-	-
B15	PVcc									-	PVcc	-	-	_
H19	PVcc									-	PVcc	-	-	_
H20	PVcc									-	PVcc	-	-	-
V3	Vss									-	Vss	-	-	_
W2	Vss									-	Vss	-	-	_
W9	Vss									-	Vss	-	-	-
Y9	Vss									-	Vss	-	-	_
E1	Vss									-	Vss	-	-	-
J3	Vss									_	Vss	-	-	_
G4	Vss									_	Vss	_	_	_
В8	Vss									_	Vss	-	-	_
A8	Vss									-	Vss	-	_	_
Y1	Vcc(N.C.)									_	Vcc	_	_	_
Y2	Vcc(N.C.)									_	Vcc	_	_	_
A1	Vss(N.C.)									_	Vss	_	_	_
A2	Vss(N.C.)									_	Vss	_	_	_
A19	Vss(N.C.)									_	Vss	_	_	_
A20	Vss(N.C.)									_	Vss	_	_	-
B1	Vss(N.C.)									_	Vss	_	_	-
B20	Vss(N.C.)									_	Vss	_	_	_
D9	Vss(N.C.)									_	Vss	_	_	_



		User Pin						_		Switching	Pin State aff			
								Power Supp	ply	Output				Input
Pin								Name in		Driving				Enabled/Di
No.	Pin Name	Function 1	Function 2	Function 3	Function 4	Function 5	Function 6	Circuit	Input Buffer Type	Ability	Function	1/0	Pin State ⁶¹	sabled
D10	Vss(N.C.)									-	Vss	-	-	_
D12	Vss(N.C.)									-	Vss	_	_	_
U4	Vss(N.C.)									_	Vss	_	-	_
U10	Vss(N.C.)									-	Vss	_	_	-
U11	Vss(N.C.)									-	Vss	_	_	_
U12	Vss(N.C.)									-	Vss	_	-	_
U14	Vss(N.C.)									-	Vss	-	-	_
W1	Vss(N.C.)									-	Vss	-	-	_
Y19	AVcc(N.C.)									-	AVcc	-	-	-
W20	AVss(N.C.)									-	AVss	-	-	-
Y20	AVss(N.C.)									-	AVss	-	-	-
T17	AVcc(N.C.)								-	-	AVcc	-	-	_
U17	AVss(N.C.)								-	-	AVss	-	_	_

Notes: *1 The meanings of the notations "pull up" and "pull down" are as follows. See section 38, Electrical Characteristics, for the MOS pull-up and pull-down transistor current drains.

Pull up: A pull-up function is provided for the pin.

Pull down: A pull-down function is provided for the pin.

- There is no FlexRay module (FRXA, FTXA, FRXB, FTXB, FTXENA, and FTXENB) in the SH7451 Group.
- All Vcc and Vcc (N.C.) pins are connected.
- All Vss and Vss (N.C.) pins are connected.
- AVcc (N.C.) [the Y19 pin] and AVcc [the T20 pin] are connected to the AD0 module AVcc.
- AVcc (N.C.) [the T17 pin] and AVcc [the P20 pin] are connected to the AD1 module AVcc.
- AVss (N.C.) [the W20 and Y20 pins] and AVss [the U20 pin] are connected to the AD0 module AVss.
- AVss (N.C.) [the U17 pin] and AVss [the N20 pin] are connected to the AD1 module AVss.
- AVREFH [the T19 pin] is connected to the AD0 module AVREFH.
- AVREFH [the P19 pin] is connected to the AD1 module AVREFH.
- AVREFL [the U19 pin] is connected to the AD0 module AVREFL.
- AVREFL [the N19 pin] is connected to the AD1 module AVREFL.
- Although the power supply pins marked "(N.C.)" may be left open without affecting microcontroller operation, we recommend connecting them for power supply stabilization.
- When the same pin function is assigned to two pin locations, descriptions are separately given to the pin location not represented in parentheses and the one represented in parentheses. Here, the pin function of the two pin locations is identical. For details on the pin function assignment, refer to table 18.15.



1.6 Descriptions of Pin Functions

Table 1.4 lists the descriptions of pin functions.

Table 1.4 Descriptions of Pin Functions

Classification	Pins Name	I/O	Functions
Power supply	Vcc	I	System and I/O port power supply. All these pins must be connected.
	PVcc	I	I/O port power supply. All these pins must be connected.
	Vss	I	Ground pins. All these pins must be connected to ground (GND).
	Vdd	I	IC internal logic circuit power supply. All these pins must be connected.
	DET3OR5	I	Vcc voltage level specification pin.
	PLLVcc	I	PLL frequency multiplier power supply
	PLLVss	I	PLL frequency multiplier ground
Clock	EXTAL	I	Crystal resonator or external clock input
	XTAL	0	Crystal resonator connection
	CLKOUT	0	System clock output pin
System control	MD0 to MD2	I	Operating mode setting pins. Do not change the signal levels on these pins during operation.
	FWE	I	This pin enables or disables ROM programming.
	MPMD	I	Operating mode setting pins. Do not change the signal levels on these pins during operation.
	RESET#	I	Reset input pin. This MCU goes to the hardware reset state when the RESET# pin is set "L" level.
Interrupt	NMI	I	Nonmaskable interrupt request signal pin.
	IRQ0 to IRQ7	I	External interrupt request signal input pin.
Watchdog timer (WDT)	WDTOVF#	0	Counter overflow output pin.
Bus state controller	A25 to A0	0	External address bus
(BSC)	D31 to D0	I/O	External data bus
	CS0# to CS2#	0	Chip select
	RD_WR#	0	Read or write signal (This signal can be connected to the WE pin when byte control SRAM is used.)
	RD#	0	Read pulse signal (read data output enable signal)
	WE3#	0	Byte write command for D31 to D24. Byte select command when byte control SRAM is used.
	WE2#	0	Byte write command for D23 to D16. Byte select command when byte control SRAM is used.
	WE1#	0	Byte write command for D15 to D8. Byte select command when byte control SRAM is used.
	WE0#	0	Byte write command for D7 to D0. Byte select command when byte control SRAM is used.
	WAIT#	I	External wait input pins
	BS#	0	Bus cycle start signal output pins

Classification	Pins Name	I/O	Functions
I/O ports	PA0 to PA15	I/O	16-pin general input/output ports.
	PB0 to PB6	I/O	7-pin general input/output ports.
	PC0 to PC15	I/O	16-pin general input/output ports.
	PD0 to PD15	I/O	16-pin general input/output ports.
	PE0 to PE15	I/O	16-pin general input/output ports.
	PF0 to PF5	I/O	6-pin general input/output ports.
	PG0 to PG7	I/O	8-pin general input/output ports.
	PH0 to PH15	I/O	16-pin general input/output ports.
	PJ0 to PJ15	I/O	16-pin general input/output ports.
	PK0 to PK14	I/O	15-pin general input/output ports.
	PL0 to PL9	I/O	10-pin general input/output ports.
	PM0 to PM15	I	16-pin general input ports.
	PN0 to PN7	I	8-pin general input ports.
Direct memory access	DREQ0 to DREQ3	I	DMA transfer request input pins.
controller (DMAC)	DACK0# to DACK3#	0	Strobe output pin from DMA to external device which has output, regarding DMA transfer request.
Advanced timer unit IIIS	TCLKA	I	External clock input to clock bus 4.
ATU-IIIS)	TCLKB	I	External clock input to clock bus 5.
	TIA00 to TIA05, TIA10 to TIA15	I	Input-capture triggers for timer A channels.
	TIF0A, TIF0B, TIF1A, TIF1B, TIF2A, TIF2B, TIF3A, TIF3B	I	Event inputs for timer F channels.
	PWMOFF0 to PWMOFF4	1	Timer TOU PWM output-prohibit control signal inputs.
	TO00 to TO07, TO10 to TO17, TO20 to TO27, TO30 to TO37, TO40 to TO47	0	Pulse/PWM outputs for timer TOU channels.
Serial communication	SCK0 to SCK3	I/O	Clock input/output pins.
nterface with FIFO SCIF)	RXD0 to RXD3	I	Receive data input pins.
	TXD0 to TXD3	0	Transmit data output pins.
	RTS0# to RTS3#	I/O	Request to send.
	CTS0# to CTS3#	I/O	Clear to send.
Renesas serial	RSPCK0 to RSPCK2	I/O	RSPI0 to RSPI2 clock input/output pins.
peripheral interface	MOSI0 to MOSI2	I/O	RSPI0 to RSPI2 master transmit data input/output pins.
RSPI)	MISO0 to MISO2	I/O	RSPI0 to RSPI2 slave transmit data input/output pins.
	SSL00, SSL10, SSL20	I/O	RSPI0 to RSPI2 slave select data input/output pins.
	SSL00, 33E10, 33E20 SSL01 to SSL03, SSL11 to SSL13, SSL21 to SSL23	0	RSPI0 to RSPI2 slave select data output pin.

Classification	Pins Name	I/O	Functions
I ² C bus interface 3 (IIC3)	SCL	I/O	I ² C serial clock input/output pin.
	SDA	I/O	I ² C serial data input/output pin.
CAN module	CRX0 to CRX4	I	Pins for receiving data.
	CTX0 to CTX4	0	Pins for transmitting data.
A/D converter (ADC)	AVcc	1	A/D converter power supply. All these pins must be connected.
	AVss	I	Analog ground pin. All these pins must be connected.
	AVREFL	I	Input pin for analog reference voltage. All these pins must be connected.
	AVREFH	I	Input pin for analog reference voltage. All these pins must be connected.
	AD0IN0 to AD0IN15	Į	Analog input pins for AD0 module.
	AD1IN0 to AD1IN7	I	Analog input pins for AD1 module.
	AD0TRG#	I	Input pin for scan conversion trigger of A/D module.
	AD1TRG#	I	Input pin for scan conversion trigger of A/D module.
	AD0END	0	Output pin for monitoring AD0 module conversion timing of AD0IN0.
	AD1END	0	Output pin for monitoring AD1 module conversion timing of AD1IN0.
Direct RAM input	DDA00 to DDA31	I	Input pins of DRI input data.
interface (DRI)	DDB00 to DDB31	I	Input pins of DRI input data.
	DDC00 to DDC31	I	Input pins of DRI input data.
	DINA0 to DINA4	I	Input pins of DRI event input.
	DINB0 to DINB4	I	Input pins of DRI event input.
	DINC0 to DINC4	I	Input pin of DRI event input.
Direct RAM output	DROD0 to DROD15	0	DRO output data bus.
interface (DRO)	DROWR	0	DRO output data strobe.
Parallel DAC controller (PDAC)	PDIDATA0 to PDIDATA9	0	Setting data output to the D/A converter.
	PDIWR	0	Write signal output to the D/A converter.
Parallel selector (PSEL)	PSLCLKA	0	PSEL clock A output pin.
	PSLCLKB	0	PSEL clock B output pin.
	PSLDATA0 to PSLDATA3	0	PSEL select data output pins.
	PSLCLR	0	PSEL clear pulse output pin.
FlexRay module	FRXA	ı	Channel A receive data input pin.
	FTXA	0	Channel A transmit data output pin.
	FTXENA	0	Channel A transmit enable pin. Data transmission is disabled when this pin is "H" level. Data transmission is enabled when this pin is "L" level.
	FRXB	I	Channel B receive data input pin.
	FTXB	0	Channel B transmit data output pin.
FlexRay module	FTXENB	0	Channel B transmit enable pin. Data transmission is disabled when this pin is "H" level. Data transmission is enabled when this pin is "L" level.



Classification	Pins Name	I/O	Functions			
AUD RAM monitor (AUDR)	AUDRCLK	I	Synchronization clock input pin. Input the clock to be used for debugging to this pin. Frequencies up to 12.5 MHz can be used.			
	AUDRSYN#	I	Data start position recognition signal input.			
	AUDRD0 to AUDRD3	I/O	Command, address, and data input/output pins.			
	AUDREVT#	0	Event output pin.			
User debugging interface	TCK	I	JTAG serial clock input pin.			
(H-UDI)	TMS	I	Mode select input pin.			
	TRST#	I	H-UDI reset input pin.			
	TDI	I	Data input pin.			
	TDO	0	Data output pin.			
	ASEBRK#/BRKACK	I/O	Pins for an emulator.			

Section 2 Programming Model

The programming model of the SH-4A is explained in this section. The SH-4A has registers and data formats as shown below.

2.1 Data Formats

The data formats supported by the SH-4A are shown in figure 2.1.




Figure 2.1 Data Formats

2.2 Register Descriptions

2.2.1 Privileged Mode and Banks

(1) Processing Modes

The SH-4A has two processing modes, user mode, and privileged mode. The SH-4A normally operates in user mode, and switches to privileged mode when an exception occurs or an interrupt is accepted. There are four kinds of registers—general registers, system registers, control registers, and floating-point registers—and the registers that can be accessed differ in the two processing modes.

(2) General Registers

There are 16 general registers, designated R0 to R15. General registers R0 to R7 are banked registers which are switched by a processing mode change.

· Privileged mode

In privileged mode, the register bank bit (RB) in the status register (SR) defines which banked register set is accessed as general registers, and which set is accessed only through the load control register (LDC) and store control register (STC) instructions.

When the RB bit is "1" (that is, when bank 1 is selected), the 16 registers comprising bank 1 general registers R0_BANK1 to R7_BANK1 and non-banked general registers R8 to R15 can be accessed as general registers R0 to R15. In this case, the eight registers comprising bank 0 general registers R0_BANK0 to R7_BANK0 are accessed by the LDC/STC instructions.

When the RB bit is "0" (that is, when bank 0 is selected), the 16 registers comprising bank 0 general registers R0_BANK0 to R7_BANK0 and non-banked general registers R8 to R15 can be accessed as general registers R0 to R15. In this case, the eight registers comprising bank 1 general registers R0_BANK1 to R7_BANK1 are accessed by the LDC/STC instructions.

• User mode

In user mode, the 16 registers comprising bank 0 general registers R0_BANK0 to R7_BANK0 and non-banked general registers R8 to R15 can be accessed as general registers R0 to R15. The eight registers comprising bank 1 general registers R0_BANK1 to R7_BANK1 cannot be accessed.

(3) Control Registers

Control registers comprise the global base register (GBR) and status register (SR), which can be accessed in both processing modes, and the saved status register (SSR), saved program counter (SPC), vector base register (VBR), saved general register 15 (SGR), and debug base register (DBR), which can only be accessed in privileged mode. Some bits of the status register (such as the RB bit) can only be accessed in privileged mode.

(4) System Registers

System registers comprise the multiply-and-accumulate registers (MACH/MACL), the procedure register (PR), and the program counter (PC). Access to these registers does not depend on the processing mode.



(5) Floating-Point Registers and System Registers Related to FPU

There are thirty-two floating-point registers, FR0–FR15 and XF0–XF15. FR0–FR15 and XF0–XF15 can be assigned to either of two banks (FPR0_BANK0–FPR15_BANK0 or FPR0_BANK1–FPR15_BANK1).

FR0–FR15 can be used as the eight registers DR0/2/4/6/8/10/12/14 (double-precision floating-point registers, or pair registers) or the four registers FV0/4/8/12 (register vectors), while XF0–XF15 can be used as the eight registers XD0/2/4/6/8/10/12/14 (register pairs) or register matrix XMTRX.

System registers related to the FPU comprise the floating-point communication register (FPUL) and the floating-point status/control register (FPSCR). These registers are used for communication between the FPU and the CPU, and the exception handling setting.

Register values after a reset are shown in table 2.1.

Table 2.1 Initial Register Values

Туре	Registers	After Reset*1				
General registers	R0_BANK0 to R7_BANK0, R0_BANK1 to R7_BANK1, R8 to R15	Undefined				
Control registers	SR	MD bit = "1", RB bit = "1", BL bit = "1", IMASK = "B'1111", others including reserved bits = "0"				
	GBR, SSR, SPC, SGR, DBR	Undefined				
	VBR	H'0000 0000				
System registers	MACH, MACL, PR	Undefined				
	PC	H'A000 0000				
Floating-point	FR0 to FR15, XF0 to XF15, FPUL	Undefined				
registers	FPSCR	H'0004 0001				

Note: *1 Initialized by a hardware reset.

The CPU register configuration in each processing mode is shown in figure 2.2.

User mode and privileged mode are switched by the processing mode bit (MD) in the status register.






Figure 2.2 CPU Register Configuration in Each Processing Mode

2.2.2 General Registers

Figure 2.3 shows the relationship between the processing modes and general registers. The SH-4A has twenty-four 32-bit general registers (R0_BANK0 to R7_BANK0, R0_BANK1 to R7_BANK1, and R8 to R15). However, only 16 of these can be accessed as general registers R0 to R15 in one processing mode. The SH-4A has two processing modes, user mode and privileged mode.

- R0_BANK0 to R7_BANK0
 Allocated to R0 to R7 in user mode (SR.MD = "0")
 Allocated to R0 to R7 when SR.RB = "0" in privileged mode (SR.MD = "1").
- R0_BANK1 to R7_BANK1

Cannot be accessed in user mode.

Allocated to R0 to R7 when SR.RB = "1" in privileged mode.

SR.MD = "0" or		(OD MD 4 OD DD 4)
(SR.MD = "1", SR.RB =		(SR.MD = "1", SR.RB = "1")
R0	R0_BANK0	R0_BANK0
R1	R1_BANK0	R1_BANK0
R2	R2_BANK0	R2_BANK0
R3	R3_BANK0	R3_BANK0
R4	R4_BANK0	R4_BANK0
R5	R5_BANK0	R5_BANK0
R6	R6_BANK0	R6_BANK0
R7	R7_BANK0	R7_BANK0
R0_BANK1	R0_BANK1	R0
R1_BANK1	R1_BANK1	R1
R2_BANK1	R2_BANK1	R2
R3_BANK1	R3_BANK1	R3
R4_BANK1	R4_BANK1	R4
R5_BANK1	R5_BANK1	R5
R6_BANK1	R6_BANK1	R6
R7_BANK1	R7_BANK1	R7
R8	R8	R8
R9	R9	R9
R10	R10	R10
R11	R11	R11
R12	R12	R12
R13	R13	R13
R14	R14	R14
R15	R15	R15
	-	•

Figure 2.3 General Registers

Note on Programming:

As the user's R0 to R7 are assigned to R0_BANK0 to R7_BANK0, and after an exception or interrupt R0 to R7 are assigned to R0_BANK1 to R7_BANK1, it is not necessary for the interrupt handler to save and restore the user's R0 to R7 (R0_BANK0 to R7_BANK0).

2.2.3 Floating-Point Registers

Figure 2.4 shows the floating-point register configuration. There are thirty-two 32-bit floating-point registers, FPR0_BANK0 to FPR15_BANK0, AND FPR0_BANK1 to FPR15_BANK1, comprising two banks. These registers are referenced as FR0 to FR15, DR0/2/4/6/8/10/12/14, FV0/4/8/12, XF0 to XF15, XD0/2/4/6/8/10/12/14, or XMTRX. Reference names of each register are defined depending on the state of the FR bit in FPSCR (see figure 2.4).

- Floating-point registers, FPRn_BANKi (32 registers)
 FPR0_BANK0, FPR 1_BANK0, FPR2_BANK0, FPR3_BANK0,
 FPR4_BANK0, FPR5_BANK0, FPR6_BANK0, FPR7_BANK0,
 FPR8_BANK0, FPR9_BANK0, FPR10_BANK0, FPR11_BANK0,
 FPR12_BANK0, FPR13_BANK0, FPR14_BANK0, FPR15_BANK0
 FPR0_BANK1, FPR1_BANK1, FPR2_BANK1, FPR3_BANK1,
 FPR4_BANK1, FPR5_BANK1, FPR6_BANK1, FPR7_BANK1,
 FPR8_BANK1, FPR9_BANK1, FPR10_BANK1, FPR11_BANK1,
 FPR12_BANK1, FPR13_BANK1, FPR14_BANK1, FPR15_BANK1
- 2. Single-precision floating-point registers, FRi (16 registers)

 When FPSCR.FR = "0", FR0 to FR15 are assigned to FPR0_BANK0 to FPR15_BANK0; when FPSCR.FR = "1", FR0 to FR15 are assigned to FPR0_BANK1 to FPR15_BANK1.
- 3. Double-precision floating-point registers or single-precision floating-point registers, DRi (8 registers): A DR register comprises two FR registers.

```
DR0 = {FR0, FR1}, DR2 = {FR2, FR3}, DR4 = {FR4, FR5}, DR6 = {FR6, FR7}, DR8 = {FR8, FR9}, DR10 = {FR10, FR11}, DR12 = {FR12, FR13}, DR14 = {FR14, FR15}
```

4. Single-precision floating-point vector registers, FVi (4 registers): An FV register comprises four FR registers.

```
FV0 = {FR0, FR1, FR2, FR3}, FV4 = {FR4, FR5, FR6, FR7},
FV8 = {FR8, FR9, FR10, FR11}, FV12 = {FR12, FR13, FR14, FR15}
```

5. Single-precision floating-point extended registers, XFi (16 registers)

```
When FPSCR.FR = "0", XF0 to XF15 are assigned to FPR0_BANK1 to FPR15_BANK1; when FPSCR.FR = "1", XF0 to XF15 are assigned to FPR0_BANK0 to FPR15_BANK0.
```

6. Double-precision floating-point extended registers, XDi (8 registers): An XD register comprises two XF registers.

```
XD0 = {XF0, XF1}, XD2 = {XF2, XF3}, XD4 = {XF4, XF5}, XD6 = {XF6, XF7}, XD8 = {XF8, XF9}, XD10 = {XF10, XF11}, XD12 = {XF12, XF13}, XD14 = {XF14, XF15}
```

7. Single-precision floating-point extended register matrix, XMTRX: XMTRX comprises all 16 XF registers.

$$XMTRX = \begin{bmatrix} XF0 & XF4 & XF8 & XF12 \\ XF1 & XF5 & XF9 & XF13 \\ XF2 & XF6 & XF10 & XF14 \\ XF3 & XF7 & XF11 & XF15 \end{bmatrix}$$


FPS	CR.FR = 0)		FPSCR.FR = 1					
FV0	DR0	FR0	FPR0_BANK0	XF0	XD0	XMTRX			
		FR1	FPR1_BANK0	XF1					
	DR2	FR2	FPR2_BANK0	XF2	XD2				
		FR3	FPR3_BANK0	XF3					
FV4	DR4	FR4	FPR4_BANK0	XF4	XD4				
		FR5	FPR5_BANK0	XF5					
	DR6	FR6	FPR6_BANK0	XF6	XD6				
		FR7	FPR7_BANK0	XF7					
FV8	DR8	FR8	FPR8_BANK0	XF8	XD8				
		FR9	FPR9_BANK0	XF9					
	DR10	FR10	FPR10_BANK0	XF10	XD10				
		FR11	FPR11_BANK0	XF11					
FV12	DR12	FR12	FPR12_BANK0	XF12	XD12				
		FR13	FPR13_BANK0	XF13					
	DR14	FR14	FPR14_BANK0	XF14	XD14				
		FR15	FPR15_BANK0	XF15					
XMTRX	XD0	XF0	FPR0_BANK1	FR0	DR0	FV0			
		XF1	FPR1_BANK1	FR1					
	XD2	XF2	FPR2_BANK1	FR2	DR2				
		XF3	FPR3_BANK1	FR3					
	XD4	XF4	FPR4_BANK1	FR4	DR4	FV4			
		XF5	FPR5_BANK1	FR5					
	XD6	XF6	FPR6_BANK1	FR6	DR6				
		XF7	FPR7_BANK1	FR7					
	XD8	XF8	FPR8_BANK1	FR8	DR8	FV8			
		XF9	FPR9_BANK1	FR9					
	XD10	XF10	FPR10_BANK1	FR10	DR10				
		XF11	FPR11_BANK1	FR11					
	XD12	XF12	FPR12_BANK1	FR12	DR12	FV12			
		XF13	FPR13_BANK1	FR13					
	XD14	XF14	FPR14_BANK1	FR14	DR14				
		XF15	FPR15_BANK1	FR15					

Figure 2.4 Floating-Point Registers

2.2.4 Control Registers

(1) Status Register (SR)

Startus Register (SR)



<After Reset: H'7000 00F0>

Bit	Abbreviation	After Reset	R	W	Description
31	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
30	MD	1	R	W	Processing Mode
					Selects the processing mode.
					User mode (Some instructions cannot be executed and some resources cannot be accessed.)
					1: Privileged mode
					This bit is set to "1" by an exception or interrupt.
29	RB	1	R	W	Privileged Mode General Register Bank Specification Bit
					0: R0_BANK0 to R7_BANK0 are accessed as general registers R0 to R7 and R0_BANK1 to R7_BANK1 can be accessed using LDC/STC instructions
					 R0_BANK1 to R7_BANK1 are accessed as general registers R0 to R7 and R0_BANK0-R7_BANK0 can be accessed using LDC/STC instructions
					This bit is set to "1" by an exception or interrupt.
28	BL	1	R	W	Exception/Interrupt Block Bit
					This bit is set to "1" by a reset, a general exception, or an interrupt.
					While this bit is set to "1", an interrupt request is masked. In this case, this processor enters the reset state when a general exception other than a user break occurs.
27 to 16	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
15	FD	0	R	W	FPU Disable Bit
					When this bit is set to "1" and an FPU instruction is not in a delay slot, a general FPU disable exception occurs. When this bit is set to "1" and an FPU instruction is in a delay slot, a slot FPU disable exception occurs. (FPU instructions: H'F*** instructions and LDS (.L)/STS(.L) instructions using FPUL/FPSCR)
14 to 10	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
9	М	0	R	W	M Bit
					Used by the DIV0S, DIV0U, and DIV1 instructions.
8	Q	0	R	W	Q Bit
					Used by the DIV0S, DIV0U, and DIV1 instructions.

Bit	Abbreviation	After Reset	R	W	Description
7 to 4	IMASK	All 1	R	W	Interrupt Mask Level Bits
					An interrupt whose priority is equal to or less than the value of the IMASK bits is masked. It can be chosen by CPU operation mode register (CPUOPM) whether the level of IMASK is changed to accept an interrupt or not when an interrupt is occurred. For details, see appendix A, CPU Operation Mode Register (CPUOPM).
3, 2	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
1	S	0	R	W	S Bit
					Used by the MAC instruction.
0	Т	0	R	W	T Bit
					Indicates true/false condition, carry/borrow, or overflow/underflow.
					For details, see section 3, Instruction Set.

(2) Saved Status Register (SSR) (32 bits, Privileged Mode, After Reset = Undefined)

The contents of SR are saved to SSR in the event of an exception or interrupt.

(3) Saved Program Counter (SPC) (32 bits, Privileged Mode, After Reset = Undefined)

The address of an instruction at which an interrupt or exception occurs is saved to SPC.

(4) Global Base Register (GBR) (32 bits, After Reset = Undefined)

GBR is referenced as the base address of addressing @(disp,GBR) and @(R0,GBR).

(5) Vector Base Register (VBR) (32 bits, Privileged Mode, After Reset = H'0000 0000)

VBR is referenced as the branch destination base address in the event of an exception or interrupt. For details, see section 5, Exception Handling.

(6) Saved General Register 15 (SGR) (32 bits, Privileged Mode, After Reset = Undefined)

The contents of R15 are saved to SGR in the event of an exception or interrupt.

(7) Debug Base Register (DBR) (32 bits, Privileged Mode, After Reset = Undefined)

When the user break debugging function is enabled (CBCR.UBDE = 1), DBR is referenced as the branch destination address of the user break handler instead of VBR.



2.2.5 System Registers

(1) Multiply-and-Accumulate Registers (MACH and MACL) (32 bits, After Reset = Undefined)

MACH and MACL are used for the added value in a MAC instruction, and to store the operation result of a MAC or MUL instruction.

(2) Procedure Register (PR) (32 bits, After Reset = Undefined)

The return address is stored in PR in a subroutine call using a BSR, BSRF, or JSR instruction. PR is referenced by the subroutine return instruction (RTS).

(3) Program Counter (PC) (32 bits, After Reset = H'A000 0000)

PC indicates the address of the instruction currently being executed.

(4) Floating-Point Status/Control Register (FPSCR)

Floating-Point Status/Control Register (FPSCR)

Blt:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_	_			-			_		_	FR	SZ	PR	DN	Cau	ıse
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
Blt:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Ca	use			Er	nable (E	N)				Flag			R	М
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

<After Reset: H'0004 0001>

Bit	Abbreviation	After Reset	R	W	Description
31 to 22	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
21	FR	0	R	W	Floating-Point Register Bank
					0: FPR0_BANK0 to FPR15_BANK0 are assigned to FR0 to FR15 and
					FPR0_BANK1 to FPR15_BANK1 are assigned to XF0 to XF15
					1: FPR0_BANK0 to FPR15_BANK0 are assigned to XF0 to XF15 and
					FPR0_BANK1 to FPR15_BANK1 are assigned to FR0 to FR15
20	SZ	0	R	W	Transfer Size Mode
					0: Data size of FMOV instruction is 32-bits
					1: Data size of FMOV instruction is a 32-bit register pair (64 bits)
					For relationship between the SZ bit, PR bit, and endian, see figure 2.5.
19	PR	0	R	W	Precision Mode
					0: Floating-point instructions are executed as single-precision
					operations
					1: Floating-point instructions are executed as double-precision
					operations (graphics support instructions are undefined)
					For relationship between the SZ bit, PR bit, and endian, see figure 2.5.
18	DN	1	R	W	Denormalization Mode
					0: Denormalized number is treated as such
					1: Denormalized number is treated as zero

Bit	Abbreviation	After Reset	R	W	Description	
17 to 12	Cause	All 0	R	W	FPU Exception Cause Field	
11 to 7	Enable (EN)	All 0	R	W	FPU Exception Enable Field	
6 to 2	Flag	All 0	R	W	EDIT Evention Flog Field	
1, 0	RM	01	R	W	Rounding Mode These bits select the rounding mode. 00: Round to Nearest 01: Round to Zero 10: Reserved 11: Reserved	




Figure 2.5 Relationship between SZ Bit and Endian

Table 2.2 Bit Allocation for FPU Exception Handling

Field Naı	me	FPU Error (E)	Invalid Operation (V)	Division by Zero (Z)	Overflow (O)	Underflow (U)	Inexact (I)
Cause	FPU exception cause field	Bit 17	Bit 16	Bit 15	Bit 14	Bit 13	Bit 12
Enable	FPU exception enable field	None	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7
Flag	FPU exception flag field	None	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2

(5) Floating-Point Communication Register (FPUL) (32 bits, After Reset = Undefined)

Information is transferred between the FPU and CPU via FPUL.



2.3 Memory-Mapped Registers

Some control registers are mapped to the following memory areas. Each of the mapped registers has two addresses.

H'1C00 0000 to H'1FFF FFFF H'FC00 0000 to H'FFFF FFFF

These two areas are used as follows.

• H'1C00 0000 to H'1FFF FFFF

This area must be accessed using the address translation function of the MMU.

Setting the page number of this area to the corresponding field of the TLB enables access to a memory-mapped register.

The operation of an access to this area without using the address translation function of the MMU is not guaranteed.

H'FC00 0000 to H'FFFF FFFF

Access to area H'FC00 0000 to H'FFFF FFFF in user mode will cause an address error. Memory-mapped registers can be referenced in user mode by means of access that involves address translation.

Note: • Do not access addresses to which registers are not mapped in either area. The operation of an access to an address with no register mapped is undefined. Also, memory-mapped registers must be accessed using a fixed data size. The operation of an access using an invalid data size is undefined.



2.4 Data Formats in Registers

Register operands are always longwords (32 bits). When a memory operand is only a byte (8 bits) or a word (16 bits), it is sign-extended into a longword when loaded into a register.




Figure 2.6 Formats of Byte Data and Word Data in Register

2.5 Data Formats in Memory

Memory data formats are classified into bytes, words, and longwords. Memory can be accessed in an 8-bit byte, 16-bit word, or 32-bit longword form. A memory operand less than 32 bits in length is sign-extended before being loaded into a register.

A word operand must be accessed starting from a word boundary (even address of a 2-byte unit: address 2n), and a longword operand starting from a longword boundary (even address of a 4-byte unit: address 4n). An address error will result if this rule is not observed. A byte operand can be accessed from any address.

Big endian can be selected for the data format. Bit positions are numbered left to right from most-significant to least-significant. Thus, in a 32-bit longword, the leftmost bit, bit 31, is the most significant bit and the rightmost bit, bit 0, is the least significant bit.

The data format in memory is shown in figure 2.7.




Figure 2.7 Data Formats in Memory

For the 64-bit data format, see figure 2.5.



2.6 Processing States

The SH-4A has major two processing states: the reset state and instruction execution state.

(1) Reset State

In this state the CPU is reset.

The internal state of the CPU and the on-chip peripheral module registers are initialized. For details, see register descriptions for each section.

(2) Instruction Execution State

In this state, the CPU executes program instructions in sequence. The instruction execution state has the normal program execution state and the exception handling state.




Figure 2.8 Processing State Transitions

2.7 Usage Notes

2.7.1 Notes on Self-Modifying Code

To accelerate the processing speed, the instruction prefetching capability of the SH-4A has been significantly enhanced from that of the SH-4. Therefore, in the case when a code in memory is rewritten and attempted to be executed immediately, there is increased possibility that the code before being modified, which has already been prefetched, is executed.

To ensure execution of the modified code, one of the following sequence of instructions should be executed between the code rewriting instruction and execution of the modified code.

(1) When the Codes to be Modified are in Non-Cacheable Area

```
SYNCO
ICBI @Rn
```

The target for the ICBI instruction can be any address within the range where no address error exception occurs.

(2) When the Codes to be Modified are in Cacheable Area (Write-Through)

```
SYNCO
ICBI @Rn
```

All instruction cache areas corresponding to the modified codes should be invalidated by the ICBI instruction. The ICBI instruction should be issued to each cache line. One cache line is 32 bytes.

(3) When the Codes to be Modified are in Cacheable Area (Copy-Back)

```
OCBP @Rm or OCBWB @Rm
SYNCO
ICBI @Rn
```

All operand cache areas corresponding to the modified codes should be written back to the main memory by the OCBP or OCBWB instruction. Then all instruction cache areas corresponding to the modified codes should be invalidated by the ICBI instruction. The OCBP, OCBWB, and ICBI instruction should be issued to each cache line. One cache line is 32 bytes.

Note: • Self-modifying code is code that dynamically rewrites itself while the instructions that make up the code are being executed.



This page is blank for reasons of layout.

Section 3 Instruction Set

The SH-4A's instruction set is implemented with 16-bit fixed-length instructions. The SH-4A can use byte (8-bit), word (16-bit), longword (32-bit), and quadword (64-bit) data sizes for memory access. Single-precision floating-point data (32 bits) can be moved to and from memory using longword or quadword size. Double-precision floating-point data (64 bits) can be moved to and from memory using longword size. When the SH-4A moves byte-size or word-size data from memory to a register, the data is sign-extended.

3.1 Execution Environment

(1) **PC**

At the start of instruction execution, the PC indicates the address of the instruction itself.

(2) Load-Store Architecture

The SH-4A has a load-store architecture in which operations are basically executed using registers. Except for bit-manipulation operations such as logical AND that are executed directly in memory, operands in an operation that requires memory access are loaded into registers and the operation is executed between the registers.

(3) Delayed Branches

Except for the two branch instructions BF and BT, the SH-4A's branch instructions and RTE are delayed branches. In a delayed branch, the instruction following the branch is executed before the branch destination instruction.

(4) Delay Slot

This execution slot following a delayed branch is called a delay slot. For example, the BRA execution sequence is as follows:

Table 3.1 Execution Order of Delayed Branch Instructions

Instructions				Execution Order
	BRA	TARGET	(Delayed branch instruction)	BRA
	ADD		(Delay slot)	\downarrow
	:			ADD
	:			\downarrow
TARGET	target-inst		(Branch destination instruction)	target-inst

A slot illegal instruction exception may occur when a specific instruction is executed in a delay slot. For details, see section 5, Exception Handling. The instruction following BF/S or BT/S for which the branch is not taken is also a delay slot instruction.



(5) T Bit

The T bit in SR is used to show the result of a compare operation, and is referenced by a conditional branch instruction. An example of the use of a conditional branch instruction is shown below.

ADD #1, R0; T bit is not changed by ADD operation

CMP/EQ R1, R0 ; If R0 = R1, T bit is set to "1"

BT TARGET; Branches to TARGET if T bit = 1 (R0 = R1)

In an RTE delay slot, the SR bits are referenced as follows. In instruction access, the MD bit is used before modification, and in data access, the MD bit is accessed after modification. The other bits—S, T, M, Q, FD, BL, and RB—after modification are used for delay slot instruction execution. The STC and STC.L SR instructions access all SR bits after modification.

(6) Constant Values

An 8-bit constant value can be specified by the instruction code and an immediate value. 16-bit and 32-bit constant values can be defined as literal constant values in memory, and can be referenced by a PC-relative load instruction.

MOV.W @(disp, PC), Rn MOV.L @(disp, PC), Rn

There are no PC-relative load instructions for floating-point operations. However, it is possible to set 0.0 or 1.0 by using the FLDI0 or FLDI1 instruction on a single-precision floating-point register.

3.2 Addressing Modes

Addressing modes and effective address calculation methods are shown in table 3.2. When a location in virtual memory space is accessed (AT in MMUCR = 1), the effective address is translated into a physical memory address. If multiple virtual memory space systems are selected (SV in MMUCR = 0), the least significant bit of PTEH is also referenced as the access ASID. For details, see section 7, Memory Management Unit (MMU).

Table 3.2 Addressing Modes and Effective Addresses

Addressing Mode	Instruction Format	Effective Address Calculation Method	Calculation Formula
Register direct	Rn	Effective address is register Rn. (Operand is register Rn contents.)	_
Register indirect	@Rn	Effective address is register Rn contents. Rn Rn	Rn → EA (EA: effective address)
Register indirect with post-increment	@Rn+	Effective address is register Rn contents. A constant is added to Rn after instruction execution: 1 for a byte operand, 2 for a word operand, 4 for a longword operand, 8 for a quadword operand. Rn Rn Rn 1/2/4/8	$Rn \rightarrow EA$ After instruction execution Byte: $Rn + 1 \rightarrow Rn$ Word: $Rn + 2 \rightarrow Rn$ Longword: $Rn + 4 \rightarrow Rn$ Quadword: $Rn + 8 \rightarrow Rn$
Register indirect with predecrement	@-Rn	Effective address is register Rn contents, decremented by a constant beforehand: 1 for a byte operand, 2 for a word operand, 4 for a longword operand, 8 for a quadword operand. Rn Rn Rn - 1/2/4/8 Rn - 1/2/4/8	Byte: $Rn - 1 \rightarrow Rn$ Word: $Rn - 2 \rightarrow Rn$ Longword: $Rn - 4 \rightarrow Rn$ Quadword: $Rn - 8 \rightarrow Rn$ $Rn \rightarrow EA$ (Instruction executed with Rn after calculation)
Register indirect with displacement	@(disp:4, Rn)	Effective address is register Rn contents with 4-bit displacement disp added. After disp is zero-extended, it is multiplied by 1 (byte), 2 (word), or 4 (longword), according to the operand size. Rn disp (zero-extended) Rn + disp × 1/2/4	Byte: $Rn + disp \rightarrow EA$ Word: $Rn + disp \times 2 \rightarrow EA$ Longword: $Rn + disp \times 4 \rightarrow EA$

Addressing Mode	Instruction Format	Effective Address Calculation Method	Calculation Formula
Indexed register indirect	@(R0, Rn)	Effective address is sum of register Rn and R0 contents. Rn Rn + R0	Rn + R0 → EA
GBR indirect with displacement	n @(disp:8, GBR)	8-bit displacement disp added. After disp is zero-extended, it is multiplied by 1 (byte), 2 (word), or 4 (longword), according to the operand size. GBR disp (zero-extended) 1/2/4	Byte: GBR + disp \rightarrow EA Word: GBR + disp \times 2 \rightarrow EA Longword: GBR + disp \times 4 \rightarrow EA
Indexed GBR indirect	@(R0, GBR)	Effective address is sum of register GBR and R0 contents. GBR GBR + R0	GBR + R0 → EA
PC-relative with displacement	@(disp:8, PC)	Effective address is PC + 4 with 8-bit displacement disp added. After disp is zero-extended, it is multiplied by 2 (word), or 4 (longword), according to the operand size. With a longword operand, the lower 2 bits of PC are masked. PC With longword operand H'FFFF FFFC H'FFFF FFFC A Gisp (zero-extended) A With longword operand H'FFFF FFFC H'FFFF	Word: PC + 4 + disp \times 2 \rightarrow EA Longword: PC & H'FFFF FFFC + 4 + disp \times 4 \rightarrow EA

Addressing Mode	Instruction Format	Effective Address Calculation Method	Calculation Formula
PC-relative	disp:8	Effective address is PC + 4 with 8-bit displacement disp added after being sign-extended and multiplied by 2.	$\begin{array}{c} \text{PC} + 4 + \text{disp} \times 2 \rightarrow \\ \text{Branch-Target} \end{array}$
		disp (sign-extended)	
		2	
	disp:12	Effective address is PC + 4 with 12-bit displacement disp added after being sign-extended and multiplied by 2.	$PC + 4 + disp \times 2 \rightarrow$ Branch-Target
		PC	
		disp (sign-extended)	
		2	
	Rn	Effective address is sum of PC + 4 and Rn.	PC + 4 + Rn → Branch-Target
		4 + PC + 4 + Rn	
Immediate	#imm:8	8-bit immediate data imm of TST, AND, OR, or XOR instruction is zero-extended.	_
	#imm:8	8-bit immediate data imm of MOV, ADD, or CMP/EQ instruction is sign-extended.	_
	#imm:8	8-bit immediate data imm of TRAPA instruction is zero- extended and multiplied by 4.	_

Note: • For the addressing modes below that use a displacement (disp), the assembler descriptions in this manual show the value before scaling (×1, ×2, or ×4) is performed according to the operand size. This is done to clarify the operation of the MCU. Refer to the relevant assembler notation rules for the actual assembler descriptions.

@ (disp:4, Rn) ; Register indirect with displacement
 @ (disp:8, GBR) ; GBR indirect with displacement
 @ (disp:8, PC) ; PC-relative with displacement

disp:8, disp:12 ; PC-relative

3.3 Instruction Set

Table 3.3 shows the notation used in the SH instruction lists shown in tables 3.4 to 3.13.

Table 3.3 Notation Used in Instruction List

Item	Format	Description
Instruction mnemonic	OP.Sz SRC, DEST	OP: Operation code Sz: Size SRC: Source operand DEST: Source and/or destination operand Rm: Source register Rn: Destination register imm: Immediate data disp: Displacement
Operation notation		 →, ← Transfer direction (xx) Memory operand M/Q/T SR flag bits & Logical AND of individual bits I Logical OR of individual bits ∧ Logical exclusive-OR of individual bits ~ Logical NOT of individual bits <<n,>>n n-bit shift</n,>
Instruction code	MSB ↔ LSB	mmmm: Register number (Rm, FRm) nnnn: Register number (Rn, FRn) 0000: R0, FR0 0001: R1, FR1 : 1111: R15, FR15 mmm: Register number (DRm, XDm, Rm_BANK) nnn: Register number (DRn, XDn, Rn_BANK) 000: DR0, XD0, R0_BANK 001: DR2, XD2, R1_BANK : 111: DR14, XD14, R7_BANK mm: Register number (FVm) nn: Register number (FVm) 00: FV0 01: FV4 10: FV8 11: FV12 iiii: Immediate data dddd: Displacement
Privileged mode		"Privileged" means the instruction can only be executed in privileged mode.
T bit	Value of T bit after instruction execution	—: No change
New	_	"New" means that the instruction was newly added to the SH-4A version in which the value of the VER field in the processor version register (PVR) is H'20.

Note: • Scaling (\times 1, \times 2, \times 4, or \times 8) is executed according to the size of the instruction operand.

Table 3.4 Fixed-Point Transfer Instructions

Instructio	n	Operation	Instruction Code	Privileged	T Bit	New
MOV	#imm,Rn	$imm \to sign \; extension \to Rn$	1110nnnniiiiiiii	_	_	_
MOV.W	@(disp* ¹ ,PC), Rn	$ \begin{array}{l} (\text{disp} \times 2 + \text{PC} + 4) \rightarrow \text{sign extension} \\ \rightarrow \text{Rn} \end{array} $	1001nnnndddddddd	_	_	_
MOV.L	@(disp* ¹ ,PC), Rn	(disp \times 4 + PC & H'FFFF FFFC + 4) \rightarrow Rn	1101nnnndddddddd	_	_	_
MOV	Rm,Rn	$Rm \rightarrow Rn$	0110nnnnmmmm0011	_	_	_
MOV.B	Rm,@Rn	$Rm \rightarrow (Rn)$	0010nnnnmmmm0000	_	_	_
MOV.W	Rm,@Rn	$Rm \rightarrow (Rn)$	0010nnnnmmmm0001	_	_	_
MOV.L	Rm,@Rn	$Rm \rightarrow (Rn)$	0010nnnnmmmm0010	_	_	_
MOV.B	@Rm,Rn	$(Rm) \rightarrow sign \ extension \rightarrow Rn$	0110nnnnmmmm0000	_	_	_
MOV.W	@Rm,Rn	$(Rm) \rightarrow sign \ extension \rightarrow Rn$	0110nnnnmmmm0001	_	_	_
MOV.L	@Rm,Rn	$(Rm) \rightarrow Rn$	0110nnnnmmmm0010	_	_	_
MOV.B	Rm,@-Rn	$Rn-1 \rightarrow Rn, Rm \rightarrow (Rn)$	0010nnnnmmmm0100	_	_	_
MOV.W	Rm,@-Rn	$Rn-2 \rightarrow Rn, Rm \rightarrow (Rn)$	0010nnnnmmmm0101	_	_	_
MOV.L	Rm,@-Rn	$Rn-4 \rightarrow Rn, Rm \rightarrow (Rn)$	0010nnnnmmmm0110	_	_	_
MOV.B	@Rm+,Rn	$(Rm) \rightarrow sign \ extension \rightarrow Rn,$ $Rm + 1 \rightarrow Rm$	0110nnnnmmmm0100	_	_	_
MOV.W	@Rm+,Rn	$(Rm) \rightarrow sign \ extension \rightarrow Rn, \ Rm + 2 \rightarrow Rm$	0110nnnnmmm0101	_	_	_
MOV.L	@Rm+,Rn	$(Rm) \rightarrow Rn, Rm + 4 \rightarrow Rm$	0110nnnnmmmm0110	_	_	_
MOV.B	R0,@(disp*1,Rn)	$R0 \rightarrow (disp + Rn)$	10000000nnnndddd	_	_	_
MOV.W	R0,@(disp*1,Rn)	$R0 \rightarrow (disp \times 2 + Rn)$	10000001nnnndddd	_	_	_
MOV.L	Rm,@(disp*1,Rn)	$Rm \rightarrow (disp \times 4 + Rn)$	0001nnnnmmmmdddd	_	_	_
MOV.B	@(disp*1,Rm),R0	$(disp + Rm) \to sign \; extension \to R0$	10000100mmmmdddd	_	_	_
MOV.W	@(disp*1,Rm),R0		10000101mmmmdddd	_	_	_
MOV.L	@(disp*1,Rm),Rn	$(\operatorname{disp} \times \operatorname{4} + \operatorname{Rm}) \to \operatorname{Rn}$	0101nnnnmmmmdddd	_	_	_
MOV.B	Rm,@(R0,Rn)	$Rm \rightarrow (R0 + Rn)$	0000nnnnmmmm0100	_	_	_
MOV.W	Rm,@(R0,Rn)	$Rm \rightarrow (R0 + Rn)$	0000nnnnmmmm0101	_	_	
MOV.L	Rm,@(R0,Rn)	$Rm \rightarrow (R0 + Rn)$	0000nnnnmmmm0110	_	_	_
MOV.B	@(R0,Rm),Rn	$(R0 + Rm) \rightarrow$ sign extension $\rightarrow Rn$	0000nnnnmmm1100	_	_	_
MOV.W	@(R0,Rm),Rn	$(R0 + Rm) \rightarrow$ sign extension $\rightarrow Rn$	0000nnnnmmm1101	_	_	_
MOV.L	@(R0,Rm),Rn	$(R0 + Rm) \rightarrow Rn$	0000nnnnmmmm1110	_	_	_
MOV.B	R0,@(disp*1,GBR)	$R0 \rightarrow (disp + GBR)$	11000000dddddddd	_	_	_
MOV.W	R0,@(disp*1,GBR)	$R0 \to (disp \times 2 + GBR)$	11000001dddddddd			_
MOV.L	R0,@(disp*1,GBR)	$R0 \to (disp \times 4 + GBR)$	11000010dddddddd	_		_
MOV.B	@(disp* ¹ ,GBR),R0		11000100dddddddd		_	
MOV.W	@(disp*1,GBR),R0	$(disp \times 2 + GBR) \rightarrow$ sign extension \rightarrow R0	11000101dddddddd	_	_	_
MOV.L	@(disp*1,GBR),R0	$(disp \times 4 + GBR) \to R0$	11000110dddddddd	_	_	_



Instruction	ı	Operation	Instruction Code	Privileged	T Bit	New
MOVA	@(disp* ¹ ,PC),R0	$\begin{aligned} & \text{disp} \times 4 + \\ & \text{PC \& H'FFFF FFFC} \\ & + 4 \rightarrow \text{R0} \end{aligned}$	11000111dddddddd	_	_	_
MOVCO.L	R0,@Rn	$\begin{array}{c} LDST \to T \\ If \; (T == 1) \; R0 \to (Rn) \\ 0 \to LDST \end{array}$	0000nnnn01110011	_	LDST	New
MOVLI.L	@Rm,R0	$\begin{array}{l} 1 \rightarrow \text{LDST} \\ (\text{Rm}) \rightarrow \text{R0} \\ \text{When interrupt/exception occurred 0} \\ \rightarrow \text{LDST} \end{array}$	0000mmmm01100011	_	_	New
MOVUA.L	@Rm,R0	(Rm) → R0 Load non-boundary alignment data	0100mmmm10101001	_	_	New
MOVUA.L	@Rm+,R0	(Rm) → R0, Rm + 4 → Rm Load non-boundary alignment data	0100mmmm11101001	_	_	New
MOVT	Rn	$T \rightarrow Rn$	0000nnnn00101001	_	_	
SWAP.B	Rm,Rn	$Rm \rightarrow swap lower 2 bytes \rightarrow Rn$	0110nnnnmmmm1000	_	_	_
SWAP.W	Rm,Rn	$Rm o swap \ upper/lower \ words o Rn$	0110nnnnmmmm1001	_	_	_
XTRCT	Rm,Rn	Rm:Rn middle 32 bits \rightarrow Rn	0010nnnnmmmm1101	_	_	_

Note: *1 The assembler of Renesas uses the value after scaling (×1, ×2, or ×4) as the displacement (disp).

 Table 3.5
 Arithmetic Operation Instructions

Instruction		Operation	Instruction Code	Privileged	T Bit	New
ADD	Rm,Rn	$Rn + Rm \rightarrow Rn$	0011nnnnmmmm1100	_	_	_
ADD	#imm,Rn	$Rn + imm \rightarrow Rn$	0111nnnniiiiiiii	_	_	_
ADDC	Rm,Rn	$Rn + Rm + T \rightarrow Rn, carry \rightarrow T$	0011nnnnmmmm1110	_	Carry	_
ADDV	Rm,Rn	$Rn + Rm \rightarrow Rn$, overflow $\rightarrow T$	0011nnnnmmmm1111	_	Overflow	_
CMP/EQ	#imm,R0	When R0 = imm, 1 \rightarrow T Otherwise, 0 \rightarrow T	10001000iiiiiiii	_	Comparison result	_
CMP/EQ	Rm,Rn	When Rn = Rm, 1 \rightarrow T Otherwise, 0 \rightarrow T	0011nnnnmmm0000	<u> </u>	Comparison result	_
CMP/HS	Rm,Rn	When Rn \geq Rm (unsigned), 1 \rightarrow T Otherwise, 0 \rightarrow T	0011nnnnmmmm0010		Comparison result	_
CMP/GE	Rm,Rn	When Rn \geq Rm (signed), 1 \rightarrow T Otherwise, 0 \rightarrow T	0011nnnnmmmm0011	_	Comparison result	_
CMP/HI	Rm,Rn	When Rn > Rm (unsigned), $1 \rightarrow T$ Otherwise, $0 \rightarrow T$	0011nnnnmmmm0110	_	Comparison result	_
CMP/GT	Rm,Rn	When Rn > Rm (signed), $1 \rightarrow T$ Otherwise, $0 \rightarrow T$	0011nnnnmmmm0111		Comparison result	_
CMP/PZ	Rn	When Rn \geq 0, 1 \rightarrow T Otherwise, 0 \rightarrow T	0100nnnn00010001	_	Comparison result	_
CMP/PL	Rn	When Rn > 0, 1 \rightarrow T Otherwise, 0 \rightarrow T	0100nnnn00010101	_	Comparison result	_
CMP/STR	Rm,Rn	When any bytes are equal, $1 \rightarrow T$ Otherwise, $0 \rightarrow T$	0010nnnnmmm1100	_	Comparison result	_
DIV1	Rm,Rn	1-step division (Rn ÷ Rm)	0011nnnnmmmm0100	_	Calculation result	_

Instruction		Operation	Instruction Code	Privileged	T Bit	New
DIV0S	Rm,Rn	$\begin{array}{l} \text{MSB of Rn} \rightarrow \text{Q}, \\ \text{MSB of Rm} \rightarrow \text{M, M}^{\wedge}\text{Q} \rightarrow \text{T} \end{array}$	0010nnnnmmmm0111	_	Calculation result	_
DIV0U		$0 \rightarrow M/Q/T$	000000000011001	_	0	_
DMULS.L	Rm,Rn	Signed, Rn \times Rm \rightarrow MAC, $32 \times 32 \rightarrow 64$ bits	0011nnnnmmmm1101		_	_
DMULU.L	Rm,Rn	Unsigned, Rn \times Rm \rightarrow MAC, $32 \times 32 \rightarrow 64$ bits	0011nnnnmmmm0101		_	_
DT	Rn	$Rn - 1 \rightarrow Rn;$ when $Rn = 0, 1 \rightarrow T$ When $Rn \neq 0, 0 \rightarrow T$	0100nnnn00010000		Comparison result	_
EXTS.B	Rm,Rn	$Rm \ sign\text{-extended from byte} \to Rn$	0110nnnnmmmm1110	_	_	_
EXTS.W	Rm,Rn	$Rm \ sign\text{-extended from word} \to Rn$	0110nnnnmmmm1111	_	_	_
EXTU.B	Rm,Rn	$Rm \ zero\text{-extended from byte} \to Rn$	0110nnnnmmmm1100	_	_	_
EXTU.W	Rm,Rn	$Rm \ zero\text{-extended from word} \to Rn$	0110nnnnmmmm1101	_	_	_
MAC.L	@Rm+,@Rn+	Signed, $ (Rn) \times (Rm) + MAC \rightarrow MAC \\ Rn + 4 \rightarrow Rn, Rm + 4 \rightarrow Rm \\ 32 \times 32 + 64 \rightarrow 64 \text{ bits} $	0000nnnnmmm1111	_	_	_
MAC.W	@Rm+,@Rn+	Signed, $ (Rn) \times (Rm) + MAC \rightarrow MAC \\ Rn + 2 \rightarrow Rn, \\ Rm + 2 \rightarrow Rm \\ 16 \times 16 + 64 \rightarrow 64 \text{ bits} $	0100nnnnmmm1111	_	_	_
MUL.L	Rm,Rn	$Rn \times Rm \rightarrow MACL$ $32 \times 32 \rightarrow 32$ bits	0000nnnnmmmm0111	_	_	_
MULS.W	Rm,Rn	Signed, $Rn \times Rm \rightarrow MACL$ $16 \times 16 \rightarrow 32$ bits	0010nnnnmmm1111	_	_	_
MULU.W	Rm,Rn	Unsigned, Rn \times Rm \rightarrow MACL 16 \times 16 \rightarrow 32 bits	0010nnnnmmmm1110	_	_	_
NEG	Rm,Rn	$0 - Rm \rightarrow Rn$	0110nnnnmmmm1011	_	_	_
NEGC	Rm,Rn	$0-Rm-T\to Rn,borrow\to T$	0110nnnnmmmm1010	_	Borrow	_
SUB	Rm,Rn	$Rn - Rm \rightarrow Rn$	0011nnnnmmmm1000	_	_	_
SUBC	Rm,Rn	$Rn - Rm - T \rightarrow Rn$, borrow $\rightarrow T$	0011nnnnmmmm1010	_	Borrow	_
SUBV	Rm,Rn	$Rn-Rm\to Rn,underflow\to T$	0011nnnnmmmm1011	_	Underflow	_



Table 3.6 Logic Operation Instructions

Instruct	ion	Operation	Instruction Code	Privileged	T Bit	New
AND	Rm,Rn	$Rn \& Rm \rightarrow Rn$	0010nnnnmmmm1001	_	_	_
AND	#imm,R0	R0 & imm \rightarrow R0	11001001iiiiiiii	_	_	_
AND.B	#imm, @(R0,GBR)	(R0 + GBR) & imm \rightarrow (R0 + GBR)	11001101iiiiiiii	_	_	_
NOT	Rm,Rn	\sim Rm \rightarrow Rn	0110nnnnmmmm0111	_	_	_
OR	Rm,Rn	$Rn \mid Rm \rightarrow Rn$	0010nnnnmmm1011	_	_	_
OR	#imm,R0	R0 imm \rightarrow R0	11001011iiiiiiii	_	_	_
OR.B	#imm, @(R0,GBR)	$(R0 + GBR) \mid imm \rightarrow (R0 + GBR)$	110011111iiiiiii	_	_	_
TAS.B	@Rn	When (Rn) = 0, 1 \rightarrow T Otherwise, 0 \rightarrow T In both cases, 1 \rightarrow MSB of (Rn)	0100nnnn00011011	_	Test result	_
TST	Rm,Rn	Rn & Rm; when result = 0, 1 \rightarrow T Otherwise, 0 \rightarrow T	0010nnnnmmmm1000	_	Test result	_
TST	#imm,R0	R0 & imm; when result = 0, 1 \rightarrow T Otherwise, 0 \rightarrow T	11001000iiiiiii		Test result	_
TST.B	#imm, @(R0,GBR)	(R0 + GBR) & imm; when result = 0, 1 \rightarrow T Otherwise, 0 \rightarrow T	11001100iiiiiii	_	Test result	_
XOR	Rm,Rn	$Rn \wedge Rm \to Rn$	0010nnnnmmm1010	_	_	_
XOR	#imm,R0	$R0 \land imm \rightarrow R0$	11001010iiiiiiii	_	_	_
XOR.B	#imm, @(R0,GBR)	$(R0 + GBR) \wedge imm \rightarrow (R0 + GBR)$	11001110iiiiiiii	_	_	_

Table 3.7 Shift Instructions

Instruction		Operation	Instruction Code	Privileged	T Bit	New
ROTL	Rn	$T \leftarrow Rn \leftarrow MSB$	0100nnnn00000100	_	MSB	
ROTR	Rn	$LSB \to Rn \to T$	0100nnnn00000101	_	LSB	
ROTCL	Rn	$T \leftarrow Rn \leftarrow T$	0100nnnn00100100	_	MSB	
ROTCR	Rn	$T \to Rn \to T$	0100nnnn00100101	_	LSB	
SHAD	Rm,Rn	When Rm \geq 0, Rn $<<$ Rm \rightarrow Rn When Rm $<$ 0, Rn $>>$ Rm \rightarrow [MSB \rightarrow Rn]	0100nnnnmmmm1100	_	_	_
SHAL	Rn	$T \leftarrow Rn \leftarrow 0$	0100nnnn00100000	_	MSB	_
SHAR	Rn	$MSB \to Rn \to T$	0100nnnn00100001	_	LSB	_
SHLD	Rm,Rn	When Rm \geq 0, Rn $<<$ Rm \rightarrow Rn When Rm $<$ 0, Rn $>>$ Rm \rightarrow [0 \rightarrow Rn]	0100nnnnmmmm1101	_	_	_
SHLL	Rn	$T \leftarrow Rn \leftarrow 0$	0100nnnn00000000	_	MSB	
SHLR	Rn	$0 \to Rn \to T$	0100nnnn00000001	_	LSB	
SHLL2	Rn	$Rn \ll 2 \rightarrow Rn$	0100nnnn00001000	_	_	_
SHLR2	Rn	$Rn >> 2 \rightarrow Rn$	0100nnnn00001001	_	_	_
SHLL8	Rn	$Rn \ll 8 \rightarrow Rn$	0100nnnn00011000	_	_	_
SHLR8	Rn	$Rn >> 8 \rightarrow Rn$	0100nnnn00011001	_	_	_
SHLL16	Rn	$Rn \ll 16 \rightarrow Rn$	0100nnnn00101000			
SHLR16	Rn	$Rn \gg 16 \rightarrow Rn$	0100nnnn00101001	_	_	_

Table 3.8 Branch Instructions

Instruction		Operation	Instruction Code	Privileged	T Bit	New
BF	label	When T = 0, disp \times 2 + PC + 4 \rightarrow PC When T = 1, nop	10001011dddddddd	_	_	_
BF/S	label	Delayed branch; when T = 0, disp \times 2 + PC + 4 \rightarrow PC When T = 1, nop	100011111dddddddd	_	_	_
ВТ	label	When T = 1, disp \times 2 + PC + 4 \rightarrow PC When T = 0, nop	10001001dddddddd	_		_
BT/S	label	Delayed branch; when T = 1, disp \times 2 + PC + 4 \rightarrow PC When T = 0, nop	10001101dddddddd	_	_	_
BRA	label	Delayed branch, disp \times 2 + PC + 4 \rightarrow PC	1010dddddddddddd	_	_	_
BRAF	Rn	Delayed branch, Rn + PC + 4 \rightarrow PC	0000nnnn00100011	_	_	_
BSR	label	Delayed branch, PC + 4 \rightarrow PR, disp × 2 + PC + 4 \rightarrow PC	1011dddddddddddd	_	_	_
BSRF	Rn	Delayed branch, PC + 4 \rightarrow PR, Rn + PC + 4 \rightarrow PC	0000nnnn00000011	_	_	_
JMP	@Rn	Delayed branch, $Rn \rightarrow PC$	0100nnnn00101011	_	_	_
JSR	@Rn	Delayed branch, PC + 4 \rightarrow PR, Rn \rightarrow PC	0100nnnn00001011	_	_	_
RTS		Delayed branch, $PR \rightarrow PC$	0000000000001011	_	_	_

Table 3.9 System Control Instructions

Instruction		Operation	Instruction Code	Privileged	T Bit	New
CLRMAC		$0 \rightarrow MACH$, MACL	0000000000101000	_	_	_
CLRS		$0 \rightarrow S$	0000000001001000	_	_	_
CLRT		$0 \rightarrow T$	000000000001000	_	0	_
ICBI	@Rn	Invalidates instruction cache block	0000nnnn11100011	_	_	New
LDC	Rm,SR	$Rm \to SR$	0100mmmm00001110	Privileged	LSB	_
LDC	Rm,GBR	$Rm \to GBR$	0100mmmm00011110	_	_	_
LDC	Rm,VBR	$Rm \to VBR$	0100mmmm00101110	Privileged	_	_
LDC	Rm,SGR	$Rm \to SGR$	0100mmmm00111010	Privileged	_	New
LDC	Rm,SSR	$Rm \to SSR$	0100mmmm00111110	Privileged	_	
LDC	Rm,SPC	$Rm \to SPC$	0100mmmm01001110	Privileged	_	_
LDC	Rm,DBR	$Rm \to DBR$	0100mmmm11111010	Privileged	_	
LDC	Rm,Rn_BANK	$Rm \rightarrow Rn_BANK (n = 0 \text{ to } 7)$	0100mmmm1nnn1110	Privileged	_	_
LDC.L	@Rm+,SR	$(Rm) \rightarrow SR, Rm + 4 \rightarrow Rm$	0100mmmm00000111	Privileged	LSB	_
LDC.L	@Rm+,GBR	$(Rm) \rightarrow GBR, Rm + 4 \rightarrow Rm$	0100mmmm00010111	_	_	_
LDC.L	@Rm+,VBR	$(Rm) \rightarrow VBR, Rm + 4 \rightarrow Rm$	0100mmmm00100111	Privileged	_	_
LDC.L	@Rm+,SGR	$(Rm) \rightarrow SGR, Rm + 4 \rightarrow Rm$	0100mmmm00110110	Privileged	_	New
LDC.L	@Rm+,SSR	$(Rm) \rightarrow SSR, Rm + 4 \rightarrow Rm$	0100mmmm00110111	Privileged	_	_
LDC.L	@Rm+,SPC	$(Rm) \rightarrow SPC, Rm + 4 \rightarrow Rm$	0100mmmm01000111	Privileged	_	_
LDC.L	@Rm+,DBR	$(Rm) \rightarrow DBR, Rm + 4 \rightarrow Rm$	0100mmmm11110110	Privileged	_	_
LDC.L	@Rm+,Rn_ BANK	$(Rm) \rightarrow Rn_BANK,$ $Rm + 4 \rightarrow Rm$	0100mmmm1nnn0111	Privileged	_	_
LDS	Rm,MACH	Rm o MACH	0100mmmm00001010	_	_	_
LDS	Rm,MACL	Rm o MACL	0100mmmm00011010	_	_	_
LDS	Rm,PR	$Rm \to PR$	0100mmmm00101010	_	_	_
LDS.L	@Rm+,MACH	$(Rm) \rightarrow MACH, Rm + 4 \rightarrow Rm$	0100mmmm00000110	_	_	_
LDS.L	@Rm+,MACL	$(Rm) \rightarrow MACL, Rm + 4 \rightarrow Rm$	0100mmmm00010110	_	_	_
LDS.L	@Rm+,PR	$(Rm) \rightarrow PR, Rm + 4 \rightarrow Rm$	0100mmmm00100110	_	_	
LDTLB		PTEH/PTEL → TLB	000000000111000	Privileged	_	_
MOVCA.L	R0,@Rn	$R0 \rightarrow (Rn)$ (without fetching cache block)	0000nnnn11000011	_	_	_
NOP		No operation	0000000000001001	_	_	_
OCBI	@Rn	Invalidates operand cache block	0000nnnn10010011	_	_	
OCBP	@Rn	Writes back and invalidates operand cache block	0000nnnn10100011	_	_	_
OCBWB	@Rn	Writes back operand cache block	0000nnnn10110011	_	_	_
PREF	@Rn	$(Rn) \rightarrow$ operand cache	0000nnnn10000011	_	_	_
PREFI	@Rn	Reads 32-byte instruction block into instruction cache	0000nnnn11010011	_	_	New
RTE		Delayed branch, SSR/SPC \rightarrow SR/PC	0000000000101011	Privileged	_	_
SETS		$1 \rightarrow S$	0000000001011000	_	_	_
SETT		$1 \rightarrow T$	000000000011000	_	1	_
SLEEP*1		Sleep	000000000011011	Privileged	_	_
STC	SR,Rn	$SR \rightarrow Rn$	0000nnnn00000010	Privileged	_	_
STC	GBR,Rn	$GBR \to Rn$	0000nnnn00010010	_	_	_
STC	VBR,Rn	$VBR \rightarrow Rn$	0000nnnn00100010	Privileged	_	_



Instruction		Operation	Instruction Code	Privileged	T Bit	New
STC	SSR,Rn	$SSR \to Rn$	0000nnnn00110010	Privileged	_	_
STC	SPC,Rn	$SPC \rightarrow Rn$	0000nnnn01000010	Privileged	_	_
STC	SGR,Rn	$SGR \rightarrow Rn$	0000nnnn00111010	Privileged	_	_
STC	DBR,Rn	$DBR \to Rn$	0000nnnn11111010	Privileged	_	_
STC	Rm_BANK,Rn	$Rm_BANK \rightarrow Rn$ $(m = 0 \text{ to } 7)$	0000nnnn1mmm0010	Privileged	_	_
STC.L	SR,@-Rn	$Rn - 4 \rightarrow Rn, SR \rightarrow (Rn)$	0100nnnn00000011	Privileged	_	_
STC.L	GBR,@-Rn	$Rn - 4 \rightarrow Rn, GBR \rightarrow (Rn)$	0100nnnn00010011	_	_	_
STC.L	VBR,@-Rn	$Rn - 4 \rightarrow Rn, VBR \rightarrow (Rn)$	0100nnnn00100011	Privileged	_	_
STC.L	SSR,@-Rn	$Rn - 4 \rightarrow Rn, SSR \rightarrow (Rn)$	0100nnnn00110011	Privileged	_	_
STC.L	SPC,@-Rn	$Rn - 4 \rightarrow Rn, SPC \rightarrow (Rn)$	0100nnnn01000011	Privileged	_	_
STC.L	SGR,@-Rn	$Rn - 4 \rightarrow Rn, SGR \rightarrow (Rn)$	0100nnnn00110010	Privileged	_	_
STC.L	DBR,@-Rn	$Rn - 4 \rightarrow Rn, DBR \rightarrow (Rn)$	0100nnnn11110010	Privileged	_	_
STC.L	Rm_BANK, @-Rn	$Rn - 4 \rightarrow Rn$, $Rm_BANK \rightarrow (Rn)$ (m = 0 to 7)	0100nnnn1mmm0011	Privileged	_	_
STS	MACH,Rn	$MACH \rightarrow Rn$	0000nnnn00001010	_	_	_
STS	MACL,Rn	$MACL \rightarrow Rn$	0000nnnn00011010	_	_	_
STS	PR,Rn	$PR \rightarrow Rn$	0000nnnn00101010	_	_	_
STS.L	MACH,@-Rn	$Rn - 4 \rightarrow Rn, MACH \rightarrow (Rn)$	0100nnnn00000010	_	_	_
STS.L	MACL,@-Rn	$Rn-4 \rightarrow Rn, MACL \rightarrow (Rn)$	0100nnnn00010010	_	_	_
STS.L	PR,@-Rn	$Rn - 4 \rightarrow Rn, PR \rightarrow (Rn)$	0100nnnn00100010	_	_	_
SYNCO		Data accesses invoked by the following instructions are not executed until execution of data accesses which precede this instruction has been completed.	0000000010101011	_	_	New
TRAPA	#imm	#imm $<< 2 \rightarrow TRA$, PC + 2 \rightarrow SPC, SR \rightarrow SSR, R15 \rightarrow SGR, 1 \rightarrow SR.MD/BL/RB, H'160 \rightarrow EXPEVT, VBR + H'0100 \rightarrow PC	11000011iiiiiiii	_	_	_

Note: *1 Do not use the SLEEP instruction because sleep mode is not available in this MCU.

Table 3.10 Floating-Point Single-Precision Instructions

Instruction		Operation	Instruction Code	Privileged	T Bit	New
FLDI0	FRn	H'0000 0000 → FRn	1111nnnn10001101	_	_	_
FLDI1	FRn	H'3F80 0000 → FRn	1111nnnn10011101	_	_	_
FMOV	FRm,FRn	$FRm \to FRn$	1111nnnnmmmm1100	_	_	_
FMOV.S	@Rm,FRn	$(Rm) \rightarrow FRn$	1111nnnnmmmm1000	_	_	_
FMOV.S	@(R0,Rm),FRn	$(R0 + Rm) \rightarrow FRn$	1111nnnnmmmm0110	_	_	_
FMOV.S	@Rm+,FRn	$(Rm) \rightarrow FRn, Rm + 4 \rightarrow Rm$	1111nnnnmmmm1001	_	_	_
FMOV.S	FRm,@Rn	$FRm \to (Rn)$	1111nnnnmmmm1010	_	_	_
FMOV.S	FRm,@-Rn	$Rn-4 \rightarrow Rn, FRm \rightarrow (Rn)$	1111nnnnmmmm1011	_	_	_
FMOV.S	FRm,@(R0,Rn)	$FRm \rightarrow (R0 + Rn)$	1111nnnnmmmm0111	_	_	_
FMOV	DRm,DRn	$DRm \to DRn$	1111nnn0mmm01100	_	_	_
FMOV	@Rm,DRn	$(Rm) \rightarrow DRn$	1111nnn0mmmm1000	_	_	_
FMOV	@(R0,Rm),DRn	$(R0 + Rm) \rightarrow DRn$	1111nnn0mmmm0110	_	_	_
FMOV	@Rm+,DRn	$(Rm) \rightarrow DRn, Rm + 8 \rightarrow Rm$	1111nnn0mmmm1001	_	_	_
FMOV	DRm,@Rn	$DRm \rightarrow (Rn)$	1111nnnnmmm01010	_	_	
FMOV	DRm,@-Rn	$Rn-8 \rightarrow Rn, DRm \rightarrow (Rn)$	1111nnnnmmm01011	_	_	_
FMOV	DRm,@(R0,Rn)	$DRm \rightarrow (R0 + Rn)$	1111nnnnmmm00111	_	_	
FLDS	FRm,FPUL	$FRm \to FPUL$	1111mmmm00011101	_	_	
FSTS	FPUL,FRn	$FPUL \to FRn$	1111nnnn00001101	_	_	_
FABS	FRn	FRn & H'7FFF FFFF → FRn	1111nnnn01011101	_	_	_
FADD	FRm,FRn	$FRn + FRm \to FRn$	1111nnnnmmmm0000	_	_	_
FCMP/EQ	FRm,FRn	When FRn = FRm, 1 \rightarrow T Otherwise, 0 \rightarrow T	1111nnnnmmm0100	_	Comparison result	_
FCMP/GT	FRm,FRn	When FRn > FRm, 1 \rightarrow T Otherwise, 0 \rightarrow T	1111nnnnmmm0101	_	Comparison result	_
FDIV	FRm,FRn	$FRn/FRm \to FRn$	1111nnnnmmmm0011	_	_	_
FLOAT	FPUL,FRn	(float) $FPUL \rightarrow FRn$	1111nnnn00101101	_	_	_
FMAC	FR0,FRm,FRn	$FR0 \times FRm + FRn \rightarrow FRn$	1111nnnnmmmm1110	_	_	_
FMUL	FRm,FRn	$FRn \times FRm \to FRn$	1111nnnnmmmm0010	_	_	
FNEG	FRn	$FRn \wedge H'8000\ 0000 \rightarrow FRn$	1111nnnn01001101	_	_	_
FSQRT	FRn	$sqrt(FRn) \rightarrow FRn^{*1}$	1111nnnn01101101	_	_	_
FSUB	FRm,FRn	$FRn-FRm\toFRn$	1111nnnnmmmm0001	_	_	
FTRC	FRm,FPUL	(long) FRm \rightarrow FPUL	1111mmmm00111101	_	_	_

Note: *1 sqrt(FRn) is the square root of FRn.

 Table 3.11
 Floating-Point Double-Precision Instructions

Instruction		Operation	Instruction Code	Privileged	T Bit	New
FABS	DRn	DRn & H'7FFF FFFF FFFF FFFF → DRn	1111nnn001011101	_	_	_
FADD	DRm,DRn	$DRn + DRm \to DRn$	1111nnn0mmm00000	_	_	_
FCMP/EQ	DRm,DRn	When DRn = DRm, $1 \rightarrow T$ Otherwise, $0 \rightarrow T$	1111nnn0mmm00100	_	Comparison result	_
FCMP/GT	DRm,DRn	When DRn > DRm, 1 \rightarrow T Otherwise, 0 \rightarrow T	1111nnn0mmm00101	_	Comparison result	_
FDIV	DRm,DRn	$DRn/DRm\toDRn$	1111nnn0mmm00011	_	_	_
FCNVDS	DRm,FPUL	$double_to_float(DRm) \to FPUL$	1111mmm010111101	_	_	_
FCNVSD	FPUL,DRn	float_to_ double (FPUL) \rightarrow DRn	1111nnn010101101	_	_	_
FLOAT	FPUL,DRn	(float)FPUL \rightarrow DRn	1111nnn000101101	_	_	_
FMUL	DRm,DRn	$DRn \times DRm \to DRn$	1111nnn0mmm00010	_	_	_
FNEG	DRn	DRn ^ H'8000 0000 0000 0000 → DRn	1111nnn001001101	_	_	_
FSQRT	DRn	$sqrt(FRn) \rightarrow FRn^{*1}$	1111nnn001101101	_	_	_
FSUB	DRm,DRn	$DRn - DRm \to DRn$	1111nnn0mmm00001	_	_	_
FTRC	DRm,FPUL	(long) $DRm \to FPUL$	1111mmm000111101	_	_	_

Note: *1 sqrt(FRn) is the square root of FRn.

Table 3.12 Floating-Point Control Instructions

Instruction		Operation	Instruction Code	Privileged	T Bit	New
LDS	Rm,FPSCR	$Rm \to FPSCR$	0100mmmm01101010	_	_	_
LDS	Rm,FPUL	$Rm \to FPUL$	0100mmmm01011010	_	_	_
LDS.L	@Rm+,FPSCR	$(Rm) \rightarrow FPSCR, Rm+4 \rightarrow Rm$	0100mmmm01100110	_	_	
LDS.L	@Rm+,FPUL	$(Rm) \to FPUL, Rm+4 \to Rm$	0100mmmm01010110	_	_	_
STS	FPSCR,Rn	$FPSCR \to Rn$	0000nnnn01101010	_	_	_
STS	FPUL,Rn	FPUL o Rn	0000nnnn01011010	_	_	_
STS.L	FPSCR,@-Rn	$Rn - 4 \rightarrow Rn, FPSCR \rightarrow (Rn)$	0100nnnn01100010	_	_	
STS.L	FPUL,@-Rn	$Rn - 4 \rightarrow Rn, FPUL \rightarrow (Rn)$	0100nnnn01010010	_	_	

 Table 3.13
 Floating-Point Graphics Acceleration Instructions

Instruction		Operation	Instruction Code	Privileged	T Bit	New
FMOV	DRm,XDn	$DRm \to XDn$	1111nnn1mmm01100	_	_	_
FMOV	XDm,DRn	$XDm \rightarrow DRn$	1111nnn0mmm11100	_	_	_
FMOV	XDm,XDn	$XDm \rightarrow XDn$	1111nnn1mmm11100	_	_	_
FMOV	@Rm,XDn	$(Rm) \rightarrow XDn$	1111nnn1mmmm1000	_	_	_
FMOV	@Rm+,XDn	$(Rm) \rightarrow XDn, Rm + 8 \rightarrow Rm$	1111nnn1mmmm1001	_	_	_
FMOV	@(R0,Rm),XDn	$(R0 + Rm) \rightarrow XDn$	1111nnn1mmmm0110	_	_	_
FMOV	XDm,@Rn	$XDm \rightarrow (Rn)$	1111nnnnmmm11010	_	_	_
FMOV	XDm,@-Rn	$Rn - 8 \rightarrow Rn, XDm \rightarrow (Rn)$	1111nnnnmmm11011	_	_	_
FMOV	XDm,@(R0,Rn)	$XDm \rightarrow (R0 + Rn)$	1111nnnnmmm10111	_	_	_
FIPR	FVm,FVn	inner_product (FVm, FVn) \rightarrow FR[n+3]	1111nnmm11101101	_	_	_
FTRV	XMTRX,FVn	$\begin{array}{l} \text{transform_vector} \; (\text{XMTRX}, \; \text{FVn}) \rightarrow \\ \text{FVn} \end{array}$	1111nn0111111101	_	_	_
FRCHG		~FPSCR.FR → FPSCR.FR	1111101111111101	_	_	_
FSCHG		~FPSCR.SZ → FPSCR.SZ	11110011111111101	_	_	_
FPCHG		~FPSCR.PR → FPSCR.PR	11110111111111101	_	_	New
FSRRA	FRn	1/sqrt(FRn) → FRn*¹	1111nnnn01111101	_	_	New
FSCA	FPUL,DRn	$\begin{array}{c} sin(FPUL) \rightarrow FRn \\ cos(FPUL) \rightarrow FR[n+1] \end{array}$	1111nnn011111101	_	_	New

Note: *1 sqrt(FRn) is the square root of FRn.



3.4 Usage Notes

Do not use the SLEEP instruction because sleep mode is not available in this MCU.



This page is blank for reasons of layout.

Section 4 Pipelining

The SH-4A is a 2-ILP (instruction-level-parallelism) superscalar pipelining microprocessor. Instruction execution is pipelined, and two instructions can be executed in parallel.

4.1 Pipelines

Figure 4.1 shows the basic pipelines. Normally, a pipeline consists of eight stages: instruction fetch (I1/I2/I3), decode and register read (ID), execution (E1/E2/E3), and write-back (WB). An instruction is executed as a combination of basic pipelines.




Figure 4.1 Basic Pipelines

Figure 4.2 shows the instruction execution patterns. Representations in figure 4.2 and their descriptions are listed in table 4.1.

Table 4.1 Representations of Instruction Execution Patterns

Representation	Description
E1 E2 E3 WB	CPU EX pipe is occupied
S1 S2 S3 WB	CPU LS pipe is occupied (with memory access)
s1 s2 s3 WB	CPU LS pipe is occupied (without memory access)
E1/S1	Either CPU EX pipe or CPU LS pipe is occupied
E1S1, E1s1	Both CPU EX pipe and CPU LS pipe are occupied
M2 M3 MS	CPU MULT operation unit is occupied
FE1 FE2 FE3 FE4 FE5 FE6 FS	FPU-EX pipe is occupied
FS1 FS2 FS3 FS4 FS	FPU-LS pipe is occupied
ID	ID stage is locked
	Both CPU and FPU pipes are occupied




Figure 4.2 Instruction Execution Patterns (1)




Figure 4.2 Instruction Execution Patterns (2)




Figure 4.2 Instruction Execution Patterns (3)




Figure 4.2 Instruction Execution Patterns (4)




Figure 4.2 Instruction Execution Patterns (5)




Figure 4.2 Instruction Execution Patterns (6)




Figure 4.2 Instruction Execution Patterns (7)




Figure 4.2 Instruction Execution Patterns (8)




Figure 4.2 Instruction Execution Patterns (9)

4.2 Parallel-Executability

Instructions are categorized into six groups according to the internal function blocks used, as shown in table 4.2. Table 4.3 shows the parallel-executability of pairs of instructions in terms of groups. For example, ADD in the EX group and BRA in the BR group can be executed in parallel.

Table 4.2 Instruction Groups

mstruction Group	mstruction			
EX	ADD	DT	ROTL	SHLR8
	ADDC	EXTS	ROTR	SHLR16
	ADDV	EXTU	SETS	SUB
	AND #imm,R0	MOVT	SETT	SUBC
	AND Rm,Rn	MUL.L	SHAD	SUBV
	CLRMAC	MULS.W	SHAL	SWAP
	CLRS	MULU.W	SHAR	TST #imm,R0
	CLRT	NEG	SHLD	TST Rm,Rn
	CMP	NEGC	SHLL	XOR #imm,R0
	DIVOS	NOT	SHLL2	XOR Rm,Rn
	DIV0U	OR #imm,R0	SHLL8	XTRCT
	DIV1	OR Rm,Rn	SHLL16	
	DMUS.L	ROTCL	SHLR	
	DMULU.L	ROTCR	SHLR2	
MT	MOV #imm,Rn	MOV Rm,Rn	NOP	
BR	BF	BRAF	BT	JSR
	BF/S	BSR	BT/S	RTS
	BRA	BSRF	JMP	
LS	FABS	FMOV.S FR,@adr	MOV.[BWL] @adr,R	STC CR2,Rn
	FNEG	FSTS	MOV.[BWL] R,@adr	STC.L CR2,@-Rn
	FLDI0	LDC Rm,CR1	MOVA	STS SR2,Rn
	FLDI1	LDC.L @Rm+,CR1	MOVCA.L	STS.L SR2,@-Rn
	FLDS	LDS Rm,SR1	MOVUA	STS SR1,Rn
	FMOV @adr,FR	LDS Rm,SR2	OCBI	STS.L SR1,@-Rn
	FMOV FR,@adr	LDS.L @adr,SR2	OCBP	
	FMOV FR,FR	LDS.L @Rm+,SR1	OCBWB	
	FMOV.S @adr,FR	LDS.L @Rm+,SR2	PREF	
FE	FADD	FDIV	FRCHG	FSCA
	FSUB	FIPR	FSCHG	FSRRA
	FCMP (S/D)	FLOAT	FSQRT	FPCHG
	FCNVDS	FMAC	FTRC	
	FCNVSD	FMUL	FTRV	
СО	AND.B #imm,@(R0,GBR)	LDC.L @Rm+,SR	PREFI	TRAPA
	ICBI	LDTLB	RTE	TST.B #imm,@(R0,GBR)
	LDC Rm,DBR	MAC.L	SLEEP*1	XOR.B #imm,@(R0,GBR)
	LDC Rm, SGR	MAC.W	STC SR,Rn	
	LDC Rm,SR	MOVCO	STC.L SR,@-Rn	
	LDC.L @Rm+,DBR	MOVLI	SYNCO	
	LDC.L @Rm+,SGR	OR.B #imm,@(R0,GBR)	TAS.B	

Note: *1 Do not use the SLEEP instruction because sleep mode is not available in this MCU.

Legend:

R: Rm/Rn @adr: Address

SR1: MACH/MACL/PR SR2: FPUL/FPSCR

CR1: GBR/Rp_BANK/SPC/SSR/VBR

CR2: CR1/DBR/SGR

FR: FRm/FRn/DRm/DRn/XDm/XDn

The parallel execution of two instructions can be carried out under following conditions.

- 1. Both addr (preceding instruction) and addr+2 (following instruction) are specified within the minimum page size (1 Kbyte).
- 2. The execution of these two instructions is supported in table 4.3, Combination of Preceding and Following Instructions.
- 3. Data used by an instruction of addr does not conflict with data used by a previous instruction.
- 4. Data used by an instruction of addr+2 does not conflict with data used by a previous instruction.
- 5. Both instructions are valid.

CO

Table 4.3 Combination of Preceding and Following Instructions

		Precedir	Preceding Instruction (addr)						
		EX	MT	BR	LS	FE	СО		
Following Instruction (addr+2)	EX	No	Yes	Yes	Yes	Yes			
	MT	Yes	Yes	Yes	Yes	Yes			
	BR	Yes	Yes	No	Yes	Yes			
	LS	Yes	Yes	Yes	No	Yes			
	FE	Yes	Yes	Yes	Yes	No			

No




4.3 Issue Rates and Execution Cycles

Instruction execution cycles are summarized in table 4.4. Instruction Group in the table 4.4 corresponds to the category in the table 4.2. Penalty cycles due to a pipeline stall are not considered in the issue rates and execution cycles in this section.

1. Issue Rate


Issue rates indicates the issue period between one instruction and next instruction.


E.g. AND.B instruction



2. Execution Cycles

Execution cycles indicates the cycle counts an instruction occupied the pipeline based on the next rules.










Table 4.4 Issue Rates and Execution Cycles


Functional Category	No.	Instruction		Instruction Group	Issue Rate	Execution Cycles	Execution Pattern
Data transfer	1	EXTS.B	EXTS.B Rm,Rn		1	1	2-1
nstructions	2	EXTS.W	Rm,Rn	EX	1	1	2-1
	3	EXTU.B	Rm,Rn	EX	1	1	2-1
	4	EXTU.W	Rm,Rn	EX	1	1	2-1
	5	MOV	Rm,Rn	MT	1	1	2-4
	6	MOV	#imm,Rn	MT	1	1	2-3
	7	MOVA	@(disp,PC),R0	LS	1	1	2-2
	8	MOV.W	@(disp,PC),Rn	LS	1	1	3-1
	9	MOV.L	@(disp,PC),Rn	LS	1	1	3-1
	10	MOV.B	@Rm,Rn	LS	1	1	3-1
	11	MOV.W	@Rm,Rn	LS	1	1	3-1
	12	MOV.L	@Rm,Rn	LS	1	1	3-1
	13	MOV.B	@Rm+,Rn	LS	1	1	3-1
	14	MOV.W	@Rm+,Rn	LS	1	1	3-1
	15	MOV.L	@Rm+,Rn	LS	1	1	3-1
	16	MOV.B	@(disp,Rm),R0	LS	1	1	3-1
	17	MOV.W	@(disp,Rm),R0	LS	1	1	3-1
	18	MOV.L	@(disp,Rm),Rn	LS	1	1	3-1
	19	MOV.B	@(R0,Rm),Rn	LS	1	1	3-1
	20	MOV.W	@(R0,Rm),Rn	LS	1	1	3-1
	21	MOV.L	@(R0,Rm),Rn	LS	1	1	3-1
	22	MOV.B	@(disp,GBR),R0	LS	1	1	3-1
	23	MOV.W	@(disp, GBR),R0	LS	1	1	3-1
	24	MOV.L	@(disp, GBR),R0	LS	1	1	3-1
	25	MOV.B	Rm,@Rn	LS	1	1	3-1
	26	MOV.W	Rm,@Rn	LS	1	1	3-1
	27	MOV.L	Rm,@Rn	LS	1	1	3-1
	28	MOV.B	Rm,@-Rn	LS	1	1	3-1
	29	MOV.W	Rm,@-Rn	LS	1	1	3-1
	30	MOV.L	Rm,@-Rn	LS	1	1	3-1
	31	MOV.B	R0,@(disp,Rn)	LS	1	1	3-1
	32	MOV.W	R0,@(disp,Rn)	LS	1	1	3-1
	33	MOV.L	Rm,@(disp,Rn)	LS	1	1	3-1
	34	MOV.B	Rm,@(R0,Rn)	LS	1	1	3-1
	35	MOV.W	Rm,@(R0,Rn)	LS	1	1	3-1
	36	MOV.L	Rm,@(R0,Rn)	LS	1	1	3-1
	37	MOV.B	R0,@(disp,GBR)	LS	1	1	3-1
	38	MOV.W	R0,@(disp,GBR)	LS	1	1	3-1
	39	MOV.L	R0,@(disp,GBR)	LS	1	1	3-1
	40	MOVCA.L	R0,@Rn	LS	1	1	3-4



Functional Category	No.	Instruction		Instruction Group	Issue Rate	Execution Cycles	Execution Pattern
Data transfer	41	MOVCO.L	R0,@Rn	СО	1	1	3-9
nstructions	42	MOVLI.L	@Rm,R0	СО	1	1	3-8
	43	MOVUA.L	@Rm,R0	LS	2	2	3-10
	44	MOVUA.L	@Rm+,R0	LS	2	2	3-10
	45	MOVT	Rn	EX	1	1	2-1
	46	OCBI	@Rn	LS	1	1	3-4
	47	OCBP	@Rn	LS	1	1	3-4
	48	OCBWB	@Rn	LS	1	1	3-4
	49	PREF	@Rn	LS	1	1	3-4
	50	SWAP.B	Rm,Rn	EX	1	1	2-1
	51	SWAP.W	Rm,Rn	EX	1	1	2-1
	52	XTRCT	Rm,Rn	EX	1	1	2-1
Fixed-point	53	ADD	Rm,Rn	EX	1	1	2-1
arithmetic nstructions	54	ADD	#imm,Rn	EX	1	1	2-1
HSHUCHOHS	55	ADDC	Rm,Rn	EX	1	1	2-1
	56	ADDV	Rm,Rn	EX	1	1	2-1
	57	CMP/EQ	#imm,R0	EX	1	1	2-1
	58	CMP/EQ	Rm,Rn	EX	1	1	2-1
	59	CMP/GE	Rm,Rn	EX	1	1	2-1
	60	CMP/GT	Rm,Rn	EX	1	1	2-1
	61	CMP/HI	Rm,Rn	EX	1	1	2-1
	62	CMP/HS	Rm,Rn	EX	1	1	2-1
	63	CMP/PL	Rn	EX	1	1	2-1
	64	CMP/PZ	Rn	EX	1	1	2-1
	65	CMP/STR	Rm,Rn	EX	1	1	2-1
	66	DIV0S	Rm,Rn	EX	1	1	2-1
	67	DIV0U		EX	1	1	2-1
	68	DIV1	Rm,Rn	EX	1	1	2-1
	69	DMULS.L	Rm,Rn	EX	1	2	5-6
	70	DMULU.L	Rm,Rn	EX	1	2	5-6
	71	DT	Rn	EX	1	1	2-1
	72	MAC.L	@Rm+,@Rn+	СО	2	5	5-9
	73	MAC.W	@Rm+,@Rn+	CO	2	4	5-8
	74	MUL.L	Rm,Rn	EX	1	2	5-6
	75	MULS.W	Rm,Rn	EX	1	1	5-5
	76	MULU.W	Rm,Rn	EX	1	1	5-5
	77	NEG	Rm,Rn	EX	1	1	2-1
	78	NEGC	Rm,Rn	EX	1	1	2-1
	79	SUB	Rm,Rn	EX	1	1	2-1
	80	SUBC	Rm,Rn	EX	1	1	2-1
	81	SUBV	Rm,Rn	EX	1	1	2-1



Functional Category	No.	Instruction		Instruction Group	Issue Rate	Execution Cycles	Execution Pattern
_ogical	82	AND	Rm,Rn	EX	1	1	2-1
nstructions	83	AND	#imm,R0	EX	1	1	2-1
	84	AND.B	#imm,@(R0,GBR)	CO	3	3	3-2
	85	NOT	Rm,Rn	EX	1	1	2-1
	86	OR	Rm,Rn	EX	1	1	2-1
	87	OR	#imm,R0	EX	1	1	2-1
	88	OR.B	#imm,@(R0,GBR)	CO	3	3	3-2
	89	TAS.B	@Rn	CO	4	4	3-3
	90	TST	Rm,Rn	EX	1	1	2-1
	91	TST	#imm,R0	EX	1	1	2-1
	92	TST.B	#imm,@(R0,GBR)	CO	3	3	3-2
	93	XOR	Rm,Rn	EX	1	1	2-1
	94	XOR	#imm,R0	EX	1	1	2-1
	95	XOR.B	#imm,@(R0,GBR)	CO	3	3	3-2
Shift	96	ROTL	Rn	EX	1	1	2-1
instructions	97	ROTR	Rn	EX	1	1	2-1
	98	ROTCL	Rn	EX	1	1	2-1
	99	ROTCR	Rn	EX	1	1	2-1
	100	SHAD	Rm,Rn	EX	1	1	2-1
	101	SHAL	Rn	EX	1	1	2-1
	102	SHAR	Rn	EX	1	1	2-1
	103	SHLD	Rm,Rn	EX	1	1	2-1
	104	SHLL	Rn	EX	1	1	2-1
	105	SHLL2	Rn	EX	1	1	2-1
	106	SHLL8	Rn	EX	1	1	2-1
	107	SHLL16	Rn	EX	1	1	2-1
	108	SHLR	Rn	EX	1	1	2-1
	109	SHLR2	Rn	EX	1	1	2-1
	110	SHLR8	Rn	EX	1	1	2-1
	111	SHLR16	Rn	EX	1	1	2-1
Branch	112	BF	disp	BR	1+0 to 2	1	1-1
nstructions	113	BF/S	disp	BR	1+0 to 2	1	1-1
	114	BT	disp	BR	1+0 to 2	1	1-1
	115	BT/S	disp	BR	1+0 to 2	1	1-1
	116	BRA	disp	BR	1+0 to 2	1	1-1
	117	BRAF	Rm	BR	1+3	1	1-2
	118	BSR	disp	BR	1+0 to 2	1	1-1
	119	BSRF	Rm	BR	1+3	1	1-2
	120	JMP	@Rn	BR	1+3	1	1-2
	121	JSR	@Rn	BR	1+3	1	1-2
	122	RTS		BR	1+0 to 3	1	1-3






Functional Category	No.	Instruction		Instruction Group	Issue Rate	Execution Cycles	Execution Pattern
System control	123	NOP		MT	1	1	2-3
instructions	124	CLRMAC		EX	1	1	5-7
	125	CLRS		EX	1	1	2-1
	126	CLRT		EX	1	1	2-1
	127	ICBI	@Rn	СО	8+5+3	13	3-6
	128	SETS		EX	1	1	2-1
	129	SETT		EX	1	1	2-1
	130	PREFI		СО	5+5+3	10	3-7
	131	SYNCO	@Rn	СО	Undefined	Undefined	3-4
	132	TRAPA	#imm	СО	8+5+1	13	1-5
	133	RTE		СО	4+1	4	1-4
	134	SLEEP*1		СО	Undefined	Undefined	1-6
	135	LDTLB		СО	1	1	3-5
	136	LDC	Rm,DBR	СО	4	4	4-2
	137	LDC	Rm,SGR	СО	4	4	4-2
	138	LDC	Rm,GBR	LS	1	1	4-3
	139	LDC	Rm,Rp_BANK	LS	1	1	4-1
	140	LDC	Rm,SR	СО	4+3	4	4-4
	141	LDC	Rm,SSR	LS	1	1	4-1
	142	LDC	Rm,SPC	LS	1	1	4-1
	143	LDC	Rm,VBR	LS	1	1	4-1
	144	LDC.L	@Rm+,DBR	СО	4	4	4-6
	145	LDC.L	@Rm+,SGR	СО	4	4	4-6
	146	LDC.L	@Rm+,GBR	LS	1	1	4-7
	147	LDC.L	@Rm+,Rp_BANK	LS	1	1	4-5
	148	LDC.L	@Rm+,SR	СО	6+3	4	4-8
	149	LDC.L	@Rm+,SSR	LS	1	1	4-5
	150	LDC.L	@Rm+,SPC	LS	1	1	4-5
	151	LDC.L	@Rm+,VBR	LS	1	1	4-5
	152	LDS	Rm,MACH	LS	1	1	5-1
	153	LDS	Rm,MACL	LS	1	1	5-1
	154	LDS	Rm,PR	LS	1	1	4-13
	155	LDS.L	@Rm+,MACH	LS	1	1	5-2
	156	LDS.L	@Rm+,MACL	LS	1	1	5-2
	157	LDS.L	@Rm+,PR	LS	1	1	4-14
	158	STC	DBR,Rn	LS	1	1	4-9
	159	STC	SGR,Rn	LS	1	1	4-9
	160	STC	GBR,Rn	LS	1	1	4-9
	161	STC	Rp_BANK,Rn	LS	1	1	4-9
	162	STC	SR,Rn	СО	1	1	4-10
	163	STC	SSR,Rn	LS	1	1	4-9



Functional Category	No.	Instruction		Instruction Group	Issue Rate	Execution Cycles	Execution Pattern
System control	164	STC	SPC,Rn	LS	1	1	4-9
instructions	165	STC	VBR,Rn	LS	1	1	4-9
	166	STC.L	DBR,@-Rn	LS	1	1	4-11
	167	STC.L	SGR,@-Rn	LS	1	1	4-11
	168	STC.L	GBR,@-Rn	LS	1	1	4-11
	169	STC.L	Rp_BANK,@-Rn	LS	1	1	4-11
	170	STC.L	SR,@-Rn	СО	1	1	4-12
	171	STC.L	SSR,@-Rn	LS	1	1	4-11
	172	STC.L	SPC,@-Rn	LS	1	1	4-11
	173	STC.L	VBR,@-Rn	LS	1	1	4-11
	174	STS	MACH,Rn	LS	1	1	5-3
	175	STS	MACL,Rn	LS	1	1	5-3
	176	STS	PR,Rn	LS	1	1	4-15
	177	STS.L	MACH,@-Rn	LS	1	1	5-4
	178	STS.L	MACL,@-Rn	LS	1	1	5-4
	179	STS.L	PR,@-Rn	LS	1	1	4-16
Single-precision	180	FLDI0	FRn	LS	1	1	6-13
floating-point instructions	181	FLDI1	FRn	LS	1	1	6-13
	182	FMOV	FRm,FRn	LS	1	1	6-9
	183	FMOV.S	@Rm,FRn	LS	1	1	6-9
	184	FMOV.S	@Rm+,FRn	LS	1	1	6-9
	185	FMOV.S	@(R0,Rm),FRn	LS	1	1	6-9
	186	FMOV.S	FRm,@Rn	LS	1	1	6-9
	187	FMOV.S	FRm,@-Rn	LS	1	1	6-9
	188	FMOV.S	FRm,@(R0,Rn)	LS	1	1	6-9
	189	FLDS	FRm,FPUL	LS	1	1	6-10
	190	FSTS	FPUL,FRn	LS	1	1	6-11
	191	FABS	FRn	LS	1	1	6-12
	192	FADD	FRm,FRn	FE	1	1	6-14
	193	FCMP/EQ	FRm,FRn	FE	1	1	6-14
	194	FCMP/GT	FRm,FRn	FE	1	1	6-14
	195	FDIV	FRm,FRn	FE	1	14	6-15
	196	FLOAT	FPUL,FRn	FE	1	1	6-14
	197	FMAC	FR0,FRm,FRn	FE	1	1	6-14
	198	FMUL	FRm,FRn	FE	1	1	6-14
	199	FNEG	FRn	LS	1	1	6-12
	200	FSQRT	FRn	FE	1	14	6-15
	201	FSUB	FRm,FRn	FE	1	1	6-14
	202	FTRC	FRm,FPUL	FE	1	1	6-14
	203	FMOV	DRm,DRn	LS	1	1	6-9
	204	FMOV	@Rm,DRn	LS	1	1	6-9





Functional Category	No.	Instruction		Instruction Group	Issue Rate	Execution Cycles	Execution Pattern
Single-precision	205	FMOV	@Rm+,DRn	LS	1	1	6-9
floating-point instructions	206	FMOV	@(R0,Rm),DRn	LS	1	1	6-9
IIISII UCIIOIIS	207	FMOV	DRm,@Rn	LS	1	1	6-9
	208	FMOV	DRm,@-Rn	LS	1	1	6-9
	209	FMOV	DRm,@(R0,Rn)	LS	1	1	6-9
Double-precision	210	FABS	DRn	LS	1	1	6-12
floating-point instructions	211	FADD	DRm,DRn	FE	1	1	6-16
mstructions	212	FCMP/EQ	DRm,DRn	FE	1	1	6-16
	213	FCMP/GT	DRm,DRn	FE	1	1	6-16
	214	FCNVDS	DRm,FPUL	FE	1	1	6-16
	215	FCNVSD	FPUL,DRn	FE	1	1	6-16
	216	FDIV	DRm,DRn	FE	1	30	6-18
	217	FLOAT	FPUL,DRn	FE	1	1	6-16
	218	FMUL	DRm,DRn	FE	1	3	6-17
	219	FNEG	DRn	LS	1	1	6-12
	220	FSQRT	DRn	FE	1	30	6-18
	221	FSUB	DRm,DRn	FE	1	1	6-16
	222	FTRC	DRm,FPUL	FE	1	1	6-16
FPU system control	223	LDS	Rm,FPUL	LS	1	1	6-1
nstructions	224	LDS	Rm,FPSCR	LS	1	1	6-5
	225	LDS.L	@Rm+,FPUL	LS	1	1	6-3
	226	LDS.L	@Rm+,FPSCR	LS	1	1	6-7
	227	STS	FPUL,Rn	LS	1	1	6-2
	228	STS	FPSCR,Rn	LS	1	1	6-6
	229	STS.L	FPUL,@-Rn	LS	1	1	6-4
	230	STS.L	FPSCR,@-Rn	LS	1	1	6-8
Graphics	231	FMOV	DRm,XDn	LS	1	1	6-9
acceleration nstructions	232	FMOV	XDm,DRn	LS	1	1	6-9
ristructions	233	FMOV	XDm,XDn	LS	1	1	6-9
	234	FMOV	@Rm,XDn	LS	1	1	6-9
	235	FMOV	@Rm+,XDn	LS	1	1	6-9
	236	FMOV	@(R0,Rm),XDn	LS	1	1	6-9
	237	FMOV	XDm,@Rn	LS	1	1	6-9
	238	FMOV	XDm,@-Rn	LS	1	1	6-9
	239	FMOV	XDm,@(R0,Rn)	LS	1	1	6-9
	240	FIPR	FVm,FVn	FE	1	1	6-19
	241	FRCHG		FE	1	1	6-14
	242	FSCHG		FE	1	1	6-14
	243	FPCHG		FE	1	1	6-14



Functional Category	No.	Instruction		Instruction Group	Issue Rate	Execution Cycles	Execution Pattern
Graphics	244	FSRRA	FRn	FE	1	1	6-21
acceleration instructions	245	FSCA	FPUL,DRn	FE	1	3	6-22
manuchona	246	FTRV	XMTRX,FVn	FE	1	4	6-20

Note: *1 Do not use the SLEEP instruction because sleep mode is not available in this MCU.

Section 5 Exception Handling

5.1 Overview

Exception handling processing is handled by a special routine which is executed by a reset, general exception handling, or interrupt. For example, if the executing instruction ends abnormally, appropriate action must be taken in order to return to the original program sequence, or report the abnormality before terminating the processing. The process of generating an exception handling request in response to abnormal termination, and passing control to a user-written exception handling routine, in order to support such functions, is given the generic name of exception handling.

The exception handling in the SH-4A is of three kinds: resets, general exceptions, and interrupts.

5.2 Register Descriptions

Table 5.1 lists the configuration of registers related to exception handling.

Table 5.1 Register Configuration


Register Name	Abbreviation	After Reset	P4 Address	Size	Page
TRAPA exception register	TRA	Undefined	H'FF00 0020	32	5-2
Exception event register	EXPEVT	H'0000 0000	H'FF00 0024	32	5-2
Interrupt event register	INTEVT	Undefined	H'FF00 0028	32	5-3
Unsupported function detection exception register	1 EXPMASK	H'0000 0013	H'FF2F 0004	32	5-3

Note: • The P4 address applies when the P4 area of the virtual address space is used. When the upper three bits of the 32-bit P4 area address are cleared to "0", the result is an area 7 address. This address is used when accessing area 7 of the physical address space using the TLB.



5.2.1 TRAPA Exception Register (TRA)

The TRA register consists of 8-bit immediate data (imm) for the TRAPA instruction. TRA is set automatically by hardware when a TRAPA instruction is executed. TRA can also be modified by software.




<After Reset: Undefined>

Bit	Abbreviation	After Reset	R	W	Description
31 to 10	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
9 to 2	TRACODE	Undefined	R	W	TRAPA Code
					8-bit immediate data of TRAPA instruction is set
1, 0	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".

5.2.2 Exception Event Register (EXPEVT)

The EXPEVT register consists of a 12-bit exception code. The exception code set in EXPEVT is that for a reset or general exception event. The exception code is set automatically by hardware when an exception occurs. EXPEVT can also be modified by software.




<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31 to 12	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
11 to 0	EXPCODE	All 0	R	W	Exception Code
					The exception code for a reset or general exception is set. For details, see table 5.2.



5.2.3 Interrupt Event Register (INTEVT)

The INTEVT register consists of a 14-bit exception code. The exception code is set automatically by hardware when an exception occurs. INTEVT can also be modified by software.



<After Reset: Undefined>

Bit	Abbreviation	After Reset	R	W	Description
31 to 14	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
13 to 0	INTCODE	Undefined	R	W	Exception Code
					The exception code for an interrupt is set. For details, see table 5.2.

5.2.4 Unsupported Function Detection Exception Register (EXPMASK)

The EXPMASK register is used to enable or disable the generation of exceptions in response to the use of any of functions 1 and 2 listed below. The functions of 1 and 2 are planned not to be supported in the future SuperH-family products. The exception generation functions of EXPMASK can be used in advance of execution; the detection function then checks for the use of these functions in the software. This will ease the transfer of software to the future SuperH-family products that do not support the respective functions.

- 1. Handling of an instruction other than the NOP instruction in the delay slot of the RTE instruction.
- 2. Performance of IC/OC memory-mapped associative write operations.

According to the value of EXPMASK, functions 1 can generate a slot illegal instruction exception, and 2 can generate a data address error exception.

Generation of each exception can be disabled by writing "1" to the corresponding bit in EXPMASK. However, it is recommended that the above functions should not be used when making a program to maintain the compatibility with the future products.

Use the MOV instruction of the CPU to update EXPMASK. After updating the register and then reading the register once, execute either of the following instructions. Executing either instruction guarantees the operation with the updated register value.

- Execute the RTE instruction.
- Execute the ICBI instruction for any address (including non-cacheable area).



Unsupported Function Detection Exception Register (EXPMASK)

<P4 address: location H'FF2F 0004>

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_	_	_	_	_	_	_	_	_	_	_		_	_	_	_
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	_	_	_	_	_	_	_	_	_	_	MM CAW	_	_	_	RTE DS
After Reset:	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	1

<After Reset: H'0000 0013>

Bit	Abbreviation	After Reset	R	W	Description
31 to 5	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
4	MMCAW	1	R	W	Memory-Mapped Cache Associative Write
					0: Memory-mapped cache associative write is disabled. (A data address error exception will occur.)
					1: Memory-mapped cache associative write is enabled.
3, 2	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
1	_	1	1	1	Reserved Bit
					This bit is always read as "1". The write value should always be "1".
0	RTEDS	1	R	W	RTE Delay Slot
					0: An instruction other than the NOP instruction in the delay slot of the RTE instruction is disabled. (An instruction other than the NOP instruction is taken as a slot illegal instruction).
					1: An instruction other than the NOP instruction in the delay slot of the RTE instruction is enabled.

5.3 Exception Handling Functions

5.3.1 Exception Handling Flow

In exception handling, the contents of the program counter (PC), status register (SR), and R15 are saved in the saved program counter (SPC), saved status register (SSR), and saved general register15 (SGR), and the CPU starts execution of the appropriate exception handling routine according to the vector address. An exception handling routine is a program written by the user to handle a specific exception. The exception handling routine is terminated and control returned to the original program by executing a return-from-exception instruction (RTE). This instruction restores the PC and SR contents and returns control to the normal processing routine at the point at which the exception occurred. The SGR contents are not written back to R15 with an RTE instruction.

The basic processing flow is as follows. For the meaning of the SR bits, see section 2, Programming Model.

- 1. The PC, SR, and R15 contents are saved in SPC, SSR, and SGR, respectively.
- 2. The block bit (BL) in SR is set to "1".
- 3. The mode bit (MD) in SR is set to "1".
- 4. The register bank bit (RB) in SR is set to "1".
- 5. In a reset, the FPU disable bit (FD) in SR is cleared to "0".
- 6. The exception code is written to bits 13 to 0 of the exception event register (EXPEVT) or interrupt event register (INTEVT).
- 7. The CPU branches to the determined exception handling vector address, and the exception handling routine begins.

5.3.2 Exception Handling Vector Addresses

The reset vector address is fixed at H'A000 0000. Exception and interrupt vector addresses are determined by adding the offset for the specific event to the vector base address, which is set by software in the vector base register (VBR). In the case of the TLB miss exception, for example, the offset is H'0000 0400, so if H'9C08 0000 is set in VBR, the exception handling vector address will be H'9C08 0400. If a further exception occurs at the exception handling vector address, a duplicate exception will result, and recovery will be difficult; therefore, addresses that are not to be converted (in P1 and P2 areas) should be specified for vector addresses using the MMU.



5.4 Exception Types and Priorities

Table 5.2 shows the types of exceptions, with their relative priorities, vector addresses, and exception/interrupt codes.

Table 5.2 Exceptions

					Exception Tra	nsition	
Exception Category	Execution Mode	Exception	Priority Level	Priority Order	Vector Address	Offset	Exception Code
Reset	Abort type	Hardware reset	1	1	H'A000 0000	_	H'000
		H-UDI reset	1	1	H'A000 0000	_	H'000
		Instruction TLB multiple-hit exception	1	3	H'A000 0000	_	H'000
		Data TLB multiple-hit exception	1	4	H'A000 0000	_	H'000
General exception*2	Re-execution type	User break before instruction execution* ¹	2	0	(VBR/DBR)	H'100/—	H'1E0
		Instruction address error	2	1	(VBR)	H'100	H'0E0
		Instruction TLB miss exception	2	2	(VBR)	H'400	H'040
		Instruction TLB protection violation exception	2	3	(VBR)	H'100	H'0A0
		General illegal instruction exception	2	4	(VBR)	H'100	H'180
		Slot illegal instruction exception	2	4	(VBR)	H'100	H'1A0
		General FPU disable exception	2	4	(VBR)	H'100	H'800
		Slot FPU disable exception	2	4	(VBR)	H'100	H'820
		Data address error (read)	2	5	(VBR)	H'100	H'0E0
		Data address error (write)	2	5	(VBR)	H'100	H'100
		Data TLB miss exception (read)	2	6	(VBR)	H'400	H'040
		Data TLB miss exception (write)	2	6	(VBR)	H'400	H'060
		Data TLB protection violation exception (read)	2	7	(VBR)	H'100	H'0A0
		Data TLB protection violation exception (write)	2	7	(VBR)	H'100	H'0C0
		FPU exception	2	8	(VBR)	H'100	H'120
		Initial page write exception	2	9	(VBR)	H'100	H'080
	Completion type	Unconditional trap (TRAPA)	2	4	(VBR)	H'100	H'160
		User break after instruction execution*1	2	10	(VBR/DBR)	H'100/—	H'1E0
Interrupt	Completion type	Nonmaskable interrupt	3	_	(VBR)	H'600	H'1C0
		General interrupt request	4	_	(VBR)	H'600	_

Notes: *1 When UBDE in CBCR = "1", PC = DBR. In other cases, PC = VBR + H'100.

- Control passes to H'A000 0000 in a reset, and to [VBR + offset] in other cases.
- Stored in EXPEVT for a reset or general exception, and in INTEVT for an interrupt.



^{*2} A reset occurs when a general exception other than a user break is generated while SR.BL = "1".

[•] Priority is first assigned by priority level, then by priority order within each level (the lowest number represents the highest priority).

5.5 Exception Flow

5.5.1 Exception Flow

Figure 5.1 shows an outline flowchart of the basic operations in instruction execution and exception handling. For the sake of clarity, the following description assumes that instructions are executed sequentially, one by one. Figure 5.1 shows the relative priority order of the different kinds of exceptions (reset, general exception, and interrupt). Register settings in the event of an exception are shown only for SSR, SPC, SGR, EXPEVT/INTEVT, SR, and PC. However, other registers may be set automatically by hardware, depending on the exception. For details, see section 5.6, Description of Exceptions. Also, see section 5.6.4, Priority Order with Multiple Exceptions, for exception handling during execution of a delayed branch instruction and a delay slot instruction, or in the case of instructions in which two data accesses are performed.




Figure 5.1 Instruction Execution and Exception Handling

5.5.2 Exception Source Acceptance

A priority ranking is provided for all exceptions for use in determining which of two or more simultaneously generated exceptions should be accepted. Five of the general exceptions—general illegal instruction exception, slot illegal instruction exception, general FPU disable exception, slot FPU disable exception, and unconditional trap exception—are detected in the process of instruction decoding, and do not occur simultaneously in the instruction pipeline. These exceptions therefore all have the same priority. General exceptions are detected in the order of instruction execution. However, exception handling is performed in the order of instruction flow (program order). Thus, an exception for an earlier instruction is accepted before that for a later instruction. An example of the order of acceptance for general exceptions is shown in figure 5.2.




Figure 5.2 Example of General Exception Acceptance Order

5.5.3 Exception Requests and BL Bit

When the BL bit in SR is "0", general exceptions and interrupts are accepted.

When the BL bit in SR is "1" and an general exception other than a user break is generated, the CPU's internal registers and the registers of the other modules are set to their states following a hardware reset, and the CPU branches to the same address as in a reset (H'A000 0000). For the operation in the event of a user break, see section 35, User Break Controller (UBC). If an ordinary interrupt occurs, the interrupt request is held pending and is accepted after the BL bit has been cleared to "0" by software. If a nonmaskable interrupt (NMI) occurs, it can be held pending or accepted according to the setting made by software. For further details, refer to the hardware manual of the product.

Thus, normally, SPC and SSR are saved and then the BL bit in SR is cleared to "0", to enable multiple exception state acceptance.

5.5.4 Return from Exception Handling

The RTE instruction is used to return from exception handling. When the RTE instruction is executed, the SPC contents are restored to PC and the SSR contents to SR, and the CPU returns from the exception handling routine by branching to the SPC address. If SPC and SSR were saved to external memory, set the BL bit in SR to "1" before restoring the SPC and SSR contents and issuing the RTE instruction.



5.6 Description of Exceptions

The various exception handling operations explained here are exception sources, transition address on the occurrence of exception, and processor operation when a transition is made.

5.6.1 Resets

(1) Hardware Reset

• Condition:

Hardware reset request

• Operations:

Exception code H'000 is set in EXPEVT, initialization of the CPU and on-chip peripheral module is carried out, and then a branch is made to the reset vector (H'A000 0000). For details, see the register descriptions in the relevant sections. A hardware reset should be executed when power is supplied.

(2) H-UDI Reset

- Source: SDIR.TI [7:4] = B'0110 (negation) or B'0111 (assertion)
- Transition address: H'A000 0000
- Transition operations:

Exception code H'000 is set in EXPEVT, initialization of VBR and SR is performed, and a branch is made to $PC = H'A000\ 0000$.

CPU and on-chip peripheral module initialization is performed. For details, see the register descriptions in the relevant sections.

(3) Instruction TLB Multiple Hit Exception

- Source: Multiple ITLB address matches
- Transition address: H'A000 0000
- Transition operations:

Exception code H'000 is set in EXPEVT, initialization of VBR and SR is performed, and a branch is made to PC = H'A000 0000.

CPU and on-chip peripheral module initialization is performed. For details, see the register descriptions in the relevant sections.

(4) Data TLB Multiple-Hit Exception

- Source: Multiple UTLB address matches
- Transition address: H'A000 0000
- Transition operations:

Exception code H'000 is set in EXPEVT, initialization of VBR and SR is performed, and a branch is made to PC = H'A000 0000.

CPU and on-chip peripheral module initialization. For details, see the register descriptions in the relevant sections.



5.6.2 General Exceptions

(1) Data TLB Miss Exception

- Source: Address mismatch in UTLB address comparison
- Transition address: VBR + H'0000 0400
- Transition operations:

The virtual address (32 bits) at which this exception occurred is set in TEA, and the corresponding virtual page number (22 bits) is set in PTEH [31:10]. ASID in PTEH indicates the ASID when this exception occurred.

The PC and SR contents for the instruction at which this exception occurred are saved in SPC and SSR. The R15 contents at this time are saved in SGR.

Exception code H'040 (for a read access) or H'060 (for a write access) is set in EXPEVT. The BL, MD, and RB bits are set to "1" in SR, and a branch is made to PC = VBR + H'0400.

To speed up TLB miss processing, the offset is separate from that of other exceptions.

```
Data_TLB_miss_exception()
{
    TEA = EXCEPTION_ADDRESS;
    PTEH.VPN = PAGE_NUMBER;
    SPC = PC;
    SSR = SR;
    SGR = R15;
    EXPEVT = read_access ? H'0000 0040 : H'0000 0060;
    SR.MD = 1;
    SR.RB = 1;
    SR.BL = 1;
    PC = VBR + H'0000 0400;
}
```



RENESAS

(2) Instruction TLB Miss Exception

- Source: Address mismatch in ITLB address comparison
- Transition address: VBR + H'0000 0400
- Transition operations:

The virtual address (32 bits) at which this exception occurred is set in TEA, and the corresponding virtual page number (22 bits) is set in PTEH [31:10]. ASID in PTEH indicates the ASID when this exception occurred.

The PC and SR contents for the instruction at which this exception occurred are saved in SPC and SSR. The R15 contents at this time are saved in SGR.

Exception code H'40 is set in EXPEVT. The BL, MD, and RB bits are set to "1" in SR, and a branch is made to PC = VBR + H'0400.

To speed up TLB miss processing, the offset is separate from that of other exceptions.

```
ITLB_miss_exception()
{
    TEA = EXCEPTION_ADDRESS;
    PTEH.VPN = PAGE_NUMBER;
    SPC = PC;
    SSR = SR;
    SGR = R15;
    EXPEVT = H'0000 0040;
    SR.MD = 1;
    SR.RB = 1;
    SR.BL = 1;
    PC = VBR + H'0000 0400;
}
```

(3) Initial Page Write Exception

- Source: TLB is hit in a store access, but dirty bit D = 0
- Transition address: VBR + H'0000 0100
- Transition operations:

The virtual address (32 bits) at which this exception occurred is set in TEA, and the corresponding virtual page number (22 bits) is set in PTEH [31:10]. ASID in PTEH indicates the ASID when this exception occurred.

The PC and SR contents for the instruction at which this exception occurred are saved in SPC and SSR. The R15 contents at this time are saved in SGR.

Exception code H'080 is set in EXPEVT. The BL, MD, and RB bits are set to "1" in SR, and a branch is made to PC = VBR + H'0100.

```
Initial_write_exception()
{
    TEA = EXCEPTION_ADDRESS;
    PTEH.VPN = PAGE_NUMBER;
    SPC = PC;
    SSR = SR;
    SGR = R15;
    EXPEVT = H'0000 0080;
    SR.MD = 1;
    SR.RB = 1;
    SR.BL = 1;
    PC = VBR + H'0000 0100;
}
```

(4) Data TLB Protection Violation Exception

• Source: The access does not accord with the UTLB protection information (PR bits or EPR bits) shown in table 5.3 and table 5.4.

Table 5.3 UTLB Protection Information (TLB Compatible Mode)

PR	Privileged Mode	User Mode
00	Only read access possible	Access not possible
01	Read/write access possible	Access not possible
10	Only read access possible	Only read access possible
11	Read/write access possible	Read/write access possible



Table 5.4 UTLB Protection Information (TLB Extended Mode)

EPR [5]	Read Permission in Privileged Mode
0	Read access possible
1	Read access not possible
EPR [4]	Write Permission in Privileged Mode
0	Write access possible
1	Write access not possible
EPR [2]	Read Permission in User Mode
0	Read access possible
1	Read access not possible
EPR [1]	Write Permission in User Mode
0	Write access possible
1	Write access not possible

- Transition address: VBR + H'0000 0100
- Transition operations:

The virtual address (32 bits) at which this exception occurred is set in TEA, and the corresponding virtual page number (22 bits) is set in PTEH [31:10]. ASID in PTEH indicates the ASID when this exception occurred.

The PC and SR contents for the instruction at which this exception occurred are saved in SPC and SSR. The R15 contents at this time are saved in SGR.

Exception code H'0A0 (for a read access) or H'0C0 (for a write access) is set in EXPEVT. The BL, MD, and RB bits are set to "1" in SR, and a branch is made to PC = VBR + H'0100.

```
Data_TLB_protection_violation_exception()
{
    TEA = EXCEPTION_ADDRESS;
    PTEH.VPN = PAGE_NUMBER;
    SPC = PC;
    SSR = SR;
    SGR = R15;
    EXPEVT = read_access ? H'0000 00A0 : H'0000 00C0;
    SR.MD = 1;
    SR.RB = 1;
    SR.BL = 1;
    PC = VBR + H'0000 0100;
}
```

(5) Instruction TLB Protection Violation Exception

• Source: The access does not accord with the ITLB protection information (PR bits or EPR bits) shown in table 5.5 and table 5.6.

Table 5.5 ITLB Protection Information (TLB Compatible Mode)

PR	Privileged Mode	User Mode
0	Access possible	Access not possible
1	Access possible	Access possible

Table 5.6 ITLB Protection Information (TLB Extended Mode)

EPR [5], EPR [3]	Execution Permission in Privileged Mode
11, 01	Possible
10	Instruction fetch not possible, Rn access of ICBI instruction possible
00	Not possible

EPR [2], EPR [0]	Execution Permission in User Mode
11, 01	Possible
10	Instruction fetch not possible, Rn access of ICBI instruction possible
00	Not possible

- Transition address: VBR + H'0000 0100
- Transition operations:

The virtual address (32 bits) at which this exception occurred is set in TEA, and the corresponding virtual page number (22 bits) is set in PTEH [31:10]. ASID in PTEH indicates the ASID when this exception occurred.

The PC and SR contents for the instruction at which this exception occurred are saved in SPC and SSR. The R15 contents at this time are saved in SGR.

Exception code H'0A0 is set in EXPEVT. The BL, MD, and RB bits are set to "1" in SR, and a branch is made to PC = VBR + H'0100.

```
ITLB_protection_violation_exception()
{
    TEA = EXCEPTION_ADDRESS;
    PTEH.VPN = PAGE_NUMBER;
    SPC = PC;
    SSR = SR;
    SGR = R15;
    EXPEVT = H'0000 00A0;
    SR.MD = 1;
    SR.RB = 1;
    SR.BL = 1;
    PC = VBR + H'0000 0100;
}
```



(6) Data Address Error

- Sources:
 - Word data access from other than a word boundary (2n +1)
 - Longword data access from other than a longword data boundary (4n +1, 4n + 2, or 4n +3)
 - Quadword data access from other than a quadword data boundary (8n + 1, 8n + 2, 8n + 3, 8n + 4, 8n + 5, 8n + 6, or 8n + 7)
 - Access to area H'8000 0000 to H'FFFF FFFF in user mode
 Areas H'E000 0000 to H'E3FF FFFF and H'E500 0000 to H'E5FF FFFF can be accessed in user mode. For details, see section 7, Memory Management Unit (MMU) and section 9, IL Memory/OL Memory.
 - The MMCAW bit in EXPMASK is "0", and the IC/OC memory mapped associative write is performed.
- Transition address: VBR + H'0000100
- Transition operations:

The virtual address (32 bits) at which this exception occurred is set in TEA, and the corresponding virtual page number (22 bits) is set in PTEH [31:10]. ASID in PTEH indicates the ASID when this exception occurred. The PC and SR contents for the instruction at which this exception occurred are saved in SPC and SSR. The R15 contents at this time are saved in SGR.

Exception code H'0E0 (for a read access) or H'100 (for a write access) is set in EXPEVT. The BL, MD, and RB bits are set to "1" in SR, and a branch is made to PC = VBR + H'0100. For details, see section 7, Memory Management Unit (MMU).

```
Data_address_error()
{
    TEA = EXCEPTION_ADDRESS;
    PTEH.VPN = PAGE_NUMBER;
    SPC = PC;
    SSR = SR;
    SGR = R15;
    EXPEVT = read_access? H'0000 00E0: H'0000 0100;
    SR.MD = 1;
    SR.RB = 1;
    SR.BL = 1;
    PC = VBR + H'0000 0100;
}
```

(7) Instruction Address Error

- Sources:
 - Instruction fetch from other than a word boundary (2n +1)
 - Instruction fetch from area H'8000 0000 to H'FFFF FFFF in user mode
 Area H'E500 0000 to H'E5FF FFFF can be accessed in user mode. For details, see section 9, IL Memory/OL Memory.
- Transition address: VBR + H'0000 0100
- Transition operations:

The virtual address (32 bits) at which this exception occurred is set in TEA, and the corresponding virtual page number (22 bits) is set in PTEH [31:10]. ASID in PTEH indicates the ASID when this exception occurred.

The PC and SR contents for the instruction at which this exception occurred are saved in the SPC and SSR. The R15 contents at this time are saved in SGR.

Exception code H'0E0 is set in EXPEVT. The BL, MD, and RB bits are set to "1" in SR, and a branch is made to PC = VBR + H'0100. For details, see section 7, Memory Management Unit (MMU).

```
Instruction_address_error()
{
    TEA = EXCEPTION_ADDRESS;
    PTEH.VPN = PAGE_NUMBER;
    SPC = PC;
    SSR = SR;
    SGR = R15;
    EXPEVT = H'0000 00E0;
    SR.MD = 1;
    SR.RB = 1;
    SR.BL = 1;
    PC = VBR + H'0000 0100;
}
```

(8) Unconditional Trap

- Source: Execution of TRAPA instruction
- Transition address: VBR + H'0000 0100
- Transition operations:

As this is a processing-completion-type exception, the PC contents for the instruction following the TRAPA instruction are saved in SPC. The value of SR and R15 when the TRAPA instruction is executed are saved in SSR and SGR. The 8-bit immediate value in the TRAPA instruction is multiplied by 4, and the result is set in TRA [9:0]. Exception code H'160 is set in EXPEVT. The BL, MD, and RB bits are set to "1" in SR, and a branch is made to PC = VBR + H'0100.

```
TRAPA_exception()
{
    SPC = PC + 2;
    SSR = SR;
    SGR = R15;
    TRA = imm << 2;
    EXPEVT = H'0000 0160;
    SR.MD = 1;
    SR.RB = 1;
    SR.BL = 1;
    PC = VBR + H'0000 0100;
}</pre>
```

(9) General Illegal Instruction Exception

- Sources:
 - Decoding of an undefined instruction not in a delay slot

Delayed branch instructions: JMP, JSR, BRA, BRAF, BSR, BSRF, RTS, RTE, BT/S, BF/S

Undefined instruction: H'FFFD

— Decoding in user mode of a privileged instruction not in a delay slot

Privileged instructions: LDC, STC, RTE, LDTLB, but excluding LDC/STC instructions that access GBR

- Transition address: VBR + H'0000 0100
- Transition operations:

The PC and SR contents for the instruction at which this exception occurred are saved in SPC and SSR. The R15 contents at this time are saved in SGR.

Exception code H'180 is set in EXPEVT. The BL, MD, and RB bits are set to "1" in SR, and a branch is made to PC = VBR + H'0100. Operation is not guaranteed if an undefined code other than H'FFFD is decoded.

```
General_illegal_instruction_exception()
   SPC = PC;
   SSR = SR;
   SGR = R15;
   EXPEVT = H'0000 0180;
   SR.MD = 1;
   SR.RB = 1;
   SR.BL = 1;
   PC = VBR + H'0000 0100;
```

RENESAS

(10) Slot Illegal Instruction Exception

- Sources:
 - Decoding of an undefined instruction in a delay slot

Delayed branch instructions: JMP, JSR, BRA, BRAF, BSR, BSRF, RTS, RTE, BT/S, BF/S Undefined instruction: H'FFFD

— Decoding of an instruction that modifies PC in a delay slot

Instructions that modify PC: JMP, JSR, BRA, BRAF, BSR, BSRF, RTS, RTE, BT, BF, BT/S, BF/S, TRAPA, LDC Rm,SR, LDC.L @Rm+,SR, ICBI, PREFI

- Decoding in user mode of a privileged instruction in a delay slot
 Privileged instructions: LDC, STC, RTE, LDTLB, but excluding LDC/STC instructions that access GBR
- Decoding of a PC-relative MOV instruction or MOVA instruction in a delay slot
- The RTEDS bit in EXPMASK is "0", and an instruction other than the NOP instruction in the delay slot is executed.
- Transition address: VBR + H'000 0100
- Transition operations:

The PC contents for the preceding delayed branch instruction are saved in SPC. The SR and R15 contents when this exception occurred are saved in SSR and SGR.

Exception code H'1A0 is set in EXPEVT. The BL, MD, and RB bits are set to "1" in SR, and a branch is made to PC = VBR + H'0100. Operation is not guaranteed if an undefined code other than H'FFFD is decoded.

```
Slot_illegal_instruction_exception()
{
    SPC = PC - 2;
    SSR = SR;
    SGR = R15;
    EXPEVT = H'0000 01A0;
    SR.MD = 1;
    SR.RB = 1;
    SR.BL = 1;
    PC = VBR + H'0000 0100;
}
```

(11) General FPU Disable Exception

- Source: Decoding of an FPU instruction*¹ not in a delay slot with SR.FD = "1"
- Transition address: VBR + H'0000 0100
- Transition operations:

The PC and SR contents for the instruction at which this exception occurred are saved in SPC and SSR. The R15 contents at this time are saved in SGR.

Exception code H'800 is set in EXPEVT. The BL, MD, and RB bits are set to "1" in SR, and a branch is made to PC = VBR + H'0100.

```
General_fpu_disable_exception()
{
    SPC = PC;
    SSR = SR;
    SGR = R15;
    EXPEVT = H'0000 0800;
    SR.MD = 1;
    SR.RB = 1;
    SR.BL = 1;
    PC = VBR + H'0000 0100;
}
```

Note: *1 FPU instructions are instructions in which the first 4 bits of the instruction code are F (but excluding undefined instruction H'FFFD), and the LDS, STS, LDS.L, and STS.L instructions corresponding to FPUL and FPSCR.

(12) Slot FPU Disable Exception

- Source: Decoding of an FPU instruction in a delay slot with SR.FD = "1"
- Transition address: VBR + H'0000 0100
- Transition operations:

The PC contents for the preceding delayed branch instruction are saved in SPC. The SR and R15 contents when this exception occurred are saved in SSR and SGR.

Exception code H'820 is set in EXPEVT. The BL, MD, and RB bits are set to "1" in SR, and a branch is made to PC = VBR + H'0100.

```
Slot_fpu_disable_exception()
{
    SPC = PC - 2;
    SSR = SR;
    SGR = R15;
    EXPEVT = H'0000 0820;
    SR.MD = 1;
    SR.RB = 1;
    SR.BL = 1;
    PC = VBR + H'0000 0100;
}
```



(13) Pre-Execution User Break/Post-Execution User Break

- Source: Fulfilling of a break condition set in the user break controller
- Transition address: VBR + H'0000 0100, or DBR
- Transition operations:

In the case of a post-execution break, the PC contents for the instruction following the instruction at which the breakpoint is set are set in SPC. In the case of a pre-execution break, the PC contents for the instruction at which the breakpoint is set are set in SPC.

The SR and R15 contents when the break occurred are saved in SSR and SGR. Exception code H'1E0 is set in EXPEVT.

The BL, MD, and RB bits are set to "1" in SR, and a branch is made to PC = VBR + H'0100. It is also possible to branch to PC = DBR.

For details of PC, etc., when a data break is set, see section 35, User Break Controller (UBC).

```
User_break_exception()
{
    SPC = (pre_execution break? PC : PC + 2);
    SSR = SR;
    SGR = R15;
    EXPEVT = H'0000 01E0;
    SR.MD = 1;
    SR.RB = 1;
    SR.BL = 1;
    PC = (BRCR.UBDE==1 ? DBR : VBR + H'0000 0100);
}
```

(14) FPU Exception

- Source: Exception due to execution of a floating-point operation
- Transition address: VBR + H'0000 0100
- Transition operations:

The PC and SR contents for the instruction at which this exception occurred are saved in SPC and SSR. The R15 contents at this time are saved in SGR. Exception code H'120 is set in EXPEVT. The BL, MD, and RB bits are set to "1" in SR, and a branch is made to PC = VBR + H'0100.

```
FPU_exception()
{
    SPC = PC;
    SSR = SR;
    SGR = R15;
    EXPEVT = H'0000 0120;
    SR.MD = 1;
    SR.RB = 1;
    SR.BL = 1;
    PC = VBR + H'0000 0100;
}
```



5.6.3 Interrupts

(1) NMI (Nonmaskable Interrupt)

- Source: NMI pin edge detection
- Transition address: VBR + H'0000 0600
- Transition operations:

The PC and SR contents for the instruction immediately after this exception is accepted are saved in SPC and SSR. The R15 contents at this time are saved in SGR.

Exception code H'1C0 is set in INTEVT. The BL, MD, and RB bits are set to "1" in SR, and a branch is made to PC = VBR + H'0600. When the BL bit in SR is "0", this interrupt is not masked by the interrupt mask bits in SR, and is accepted at the highest priority level. When the BL bit in SR is "1", a software setting can specify whether this interrupt is to be masked or accepted. For details, see section 15, Interrupt Controller (INTC).

RENESAS

```
NMI()
{
    SPC = PC;
    SSR = SR;
    SGR = R15;
    INTEVT = H'0000 01C0;
    SR.MD = 1;
    SR.RB = 1;
    SR.BL = 1;
    If (cond) SR.IMASK = B'1111;
    PC = VBR + H'0000 0600;
}
```

(2) General Interrupt Request

- Source: The interrupt mask level bits setting in SR is smaller than the interrupt level of interrupt request, and the BL bit in SR is "0" (accepted at instruction boundary).
- Transition address: VBR + H'0000 0600
- Transition operations:

The PC contents immediately after the instruction at which the interrupt is accepted are set in SPC. The SR and R15 contents at the time of acceptance are set in SSR and SGR.

The code corresponding to the each interrupt source is set in INTEVT. The BL, MD, and RB bits are set to "1" in SR, and a branch is made to VBR + H'0600. For details, see section 15, Interrupt Controller (INTC).

```
Module_interruption()
{
    SPC = PC;
    SSR = SR;
    SGR = R15;
    INTEVT = H'0000 0400 ~ H'0000 3FE0;
    SR.MD = 1;
    SR.RB = 1;
    SR.BL = 1;
    if (cond) SR.IMASK = level_of accepted_interrupt ();
    PC = VBR + H'0000 0600;
}
```

5.6.4 Priority Order with Multiple Exceptions

With some instructions, such as instructions that make two accesses to memory, and the indivisible pair comprising a delayed branch instruction and delay slot instruction, multiple exceptions occur. Care is required in these cases, as the exception priority order differs from the normal order.

(1) Instructions that Make Two Accesses to Memory

With MAC instructions, memory-to-memory arithmetic/logic instructions, TAS instructions, and MOVUA instructions, two data transfers are performed by a single instruction, and an exception will be detected for each of these data transfers. In these cases, therefore, the following order is used to determine priority.

- 1. Data address error in first data transfer
- 2. TLB miss in first data transfer
- 3. TLB protection violation in first data transfer
- 4. Initial page write exception in first data transfer
- 5. Data address error in second data transfer
- 6. TLB miss in second data transfer
- 7. TLB protection violation in second data transfer
- 8. Initial page write exception in second data transfer

(2) Indivisible Delayed Branch Instruction and Delay Slot Instruction

As a delayed branch instruction and its associated delay slot instruction are indivisible, they are treated as a single instruction. Consequently, the priority order for exceptions that occur in these instructions differs from the usual priority order. The priority order shown below is for the case where the delay slot instruction has only one data transfer.

- 1. A check is performed for the interrupt type and re-execution type exceptions of priority levels 1 and 2 in the delayed branch instruction.
- 2. A check is performed for the interrupt type and re-execution type exceptions of priority levels 1 and 2 in the delay slot instruction.
- 3. A check is performed for the completion type exception of priority level 2 in the delayed branch instruction.
- 4. A check is performed for the completion type exception of priority level 2 in the delay slot instruction.
- 5. A check is performed for priority level 3 in the delayed branch instruction and priority level 3 in the delay slot instruction. (There is no priority ranking between these two.)
- 6. A check is performed for priority level 4 in the delayed branch instruction and priority level 4 in the delay slot instruction. (There is no priority ranking between these two.)

If the delay slot instruction has a second data transfer, two checks are performed in step 2, as in the above case (Instructions that make two accesses to memory).

If the accepted exception (the highest-priority exception) is a delay slot instruction re-execution type exception, the branch instruction PR register write operation (PC \rightarrow PR operation performed in a BSR, BSRF, or JSR instruction) is not disabled. Note that in this case, the contents of PR register are not guaranteed.



5.7 Usage Notes

(1) Return from Exception Handling

- A. Check the BL bit in SR with software. If SPC and SSR have been saved to memory, set the BL bit in SR to "1" before restoring them.
- B. Issue an RTE instruction. When RTE is executed, the SPC contents are saved in PC, the SSR contents are saved in SR, and branch is made to the SPC address to return from the exception handling routine.

(2) If a General Exception or Interrupt Occurs When BL Bit in SR = 1

A. General exception

When an exception other than a user break occurs, the PC value for the instruction at which the exception occurs is copied to SPC and a hardware reset is generated. The value in EXPEVT at this time is H'0000 0000; the SSR contents are undefined.

B. Interrupt

If an ordinary interrupt occurs, the interrupt request is held pending and is accepted after the BL bit in SR has been cleared to "0" by software. If a nonmaskable interrupt (NMI) occurs, it can be held pending or accepted according to the setting made by software.

(3) SPC when an Exception Occurs

A. Re-execution type general exception

The PC value for the instruction at which the exception occurred is set in SPC, and the instruction is re-executed after returning from the exception handling routine. If an exception occurs in a delay slot instruction, however, the PC value for the delayed branch instruction is saved in SPC regardless of whether or not the preceding delay slot instruction condition is satisfied.

B. Completion type general exception or interrupt

The PC value for the instruction following that at which the exception occurred is set in SPC. If an exception occurs in a branch instruction with delay slot, however, the PC value for the branch destination is saved in SPC.

(4) RTE Instruction Delay Slot

- A. The instruction in the delay slot of the RTE instruction is executed only after the value saved in SSR has been restored to SR. The acceptance of the exception related to the instruction access is determined depending on SR before restoring, while the acceptance of other exceptions is determined depending on the processing mode by SR after restoring or the BL bit. The completion type exception is accepted before branching to the destination of RTE instruction. However, if the re-execution type exception is occurred, the operation cannot be guaranteed.
- B. The user break is not accepted by the instruction in the delay slot of the RTE instruction.

(5) Changing the SR Register Value and Accepting Exception

A. When the MD or BL bit in the SR register is changed by the LDC instruction, the acceptance of the exception is determined by the changed SR value, starting from the next instruction.* In the completion type exception, an exception is accepted after the next instruction has been executed. However, an interrupt of completion type exception is accepted before the next instruction is executed.

Note: *1 When the LDC instruction for SR is executed, following instructions are fetched again and the instruction fetch exception is evaluated again by the changed SR.



Section 6 Floating-Point Unit (FPU)

6.1 Overview

The FPU has the following features.

- Conforms to IEEE754 standard
- 32 single-precision floating-point registers (can also be referenced as 16 double-precision registers)
- Two rounding modes: Round to Nearest and Round to Zero
- Two denormalization modes: Flush to Zero and Treat Denormalized Number
- Six exception sources: FPU Error, Invalid Operation, Divide By Zero, Overflow, Underflow, and Inexact
- Comprehensive instructions: Single-precision, double-precision, graphics support, and system control
- In the SH-4A, the following three instructions are added on to the instruction set of the SH-4 FSRRA, FSCA, and FPCHG

When the FD bit in SR is set to "1", the FPU cannot be used, and an attempt to execute an FPU instruction will cause an FPU disable exception (general FPU disable exception or slot FPU disable exception).



6.2 Data Formats

6.2.1 Floating-Point Format

A floating-point number consists of the following three fields:

- Sign bit (s)
- Exponent field (e)
- Fraction field (f)

The SH-4A can handle single-precision and double-precision floating-point numbers, using the formats shown in figures 6.1 and 6.2.




Figure 6.1 Format of Single-Precision Floating-Point Number




Figure 6.2 Format of Double-Precision Floating-Point Number

The exponent is expressed in biased form, as follows:

$$e = E + bias$$

The range of unbiased exponent E is $E_{\text{min}} - 1$ to $E_{\text{max}} + 1$. The two values $E_{\text{min}} - 1$ and $E_{\text{max}} + 1$ are distinguished as follows. $E_{\text{min}} - 1$ indicates zero (both positive and negative sign) and a denormalized number, and $E_{\text{max}} + 1$ indicates positive or negative infinity or a non-number (NaN). Table 6.1 shows floating-point formats and parameters.

Table 6.1 Floating-Point Number Formats and Parameters

Parameter	Single-Precision	Double-Precision	
Total bit width	32 bits	64 bits	
Sign bit	1 bit	1 bit	
Exponent field	8 bits	11 bits	
Fraction field	23 bits	52 bits	
Precision	24 bits	53 bits	
Bias	+127	+1023	
E _{max}	+127	+1023	
E _{min}	-126	-1022	

Floating-point number value v is determined as follows:

If
$$E = E_{max} + 1$$
 and $f \neq 0$, v is a non-number (NaN) irrespective of sign s If $E = E_{max} + 1$ and $f = 0$, $v = (-1)^s$ (infinity) [positive or negative infinity] If $E_{min} \leq E \leq E_{max}$, $v = (-1)^s 2^E$ (1.f) [normalized number]

If
$$E = E_{min} - 1$$
 and $f \neq 0$, $v = (-1)^{s}2^{Emin}$ (0.f) [denormalized number]

If
$$E = E_{min} - 1$$
 and $f = 0$, $v = (-1)^{s}0$ [positive or negative zero]



Table 6.2 shows the ranges of the various numbers in hexadecimal notation. For the signaling non-number and quiet non-number, see section 6.2.2, Non-Numbers (NaN). For the denormalized number, see section 6.2.3, Denormalized Numbers.

Table 6.2 Floating-Point Ranges

Туре	Single-Precision	Double-Precision
Signaling non-number	H'7FFF FFFF to H'7FC0 0000	H'7FFF FFFF FFFF fFFF to H'7FF8 0000 0000 0000
Quiet non-number	H'7FBF FFFF to H'7F80 0001	H'7FF7 FFFF FFFF FFFF to H'7FF0 0000 0000 0001
Positive infinity	H'7F80 0000	H'7FF0 0000 0000 0000
Positive normalized number	H'7F7F FFFF to H'0080 0000	H'7FEF FFFF FFFF FFFF to H'0010 0000 0000 0000
Positive denormalized number	H'007F FFFF to H'0000 0001	H'000F FFFF FFFF FFFF to H'0000 0000 0000 0001
Positive zero	H'0000 0000	H'0000 0000 0000 0000
Negative zero	H'8000 0000	H'8000 0000 0000 0000
Negative denormalized number	H'8000 0001 to H'807F FFFF	H'8000 0000 0000 0001 to H'800F FFFF FFFF FFFF
Negative normalized number	H'8080 0000 to H'FF7F FFFF	H'8010 0000 0000 0000 to H'FFEF FFFF FFFF
Negative infinity	H'FF80 0000	H'FFF0 0000 0000 0000
Quiet non-number	H'FF80 0001 to H'FFBF FFFF	H'FFF0 0000 0000 0001 to H'FFF7 FFFF FFFF
Signaling non-number	H'FFC0 0000 to H'FFFF FFFF	H'FFF8 0000 0000 0000 to H'FFFF FFFF FFFF

6.2.2 Non-Numbers (NaN)

Figure 6.3 shows the bit pattern of a non-number (NaN). A value is NaN in the following case:

• Sign bit: Don't care

Exponent field: All bits are "1"Fraction field: At least one bit is "1"

The NaN is a signaling NaN (sNaN) if the MSB of the fraction field is "1", and a quiet NaN (qNaN) if the MSB is "0".




Figure 6.3 Single-Precision NaN Bit Pattern

An sNaN is assumed to be the input data in an operation, except the transfer instructions between registers, FABS, and FNEG, that generates a floating-point value.

- When the EN.V bit in FPSCR is "0", the operation result (output) is a qNaN.
- When the EN.V bit in FPSCR is "1", an invalid operation exception will be generated. In this case, the contents of the operation destination register are unchanged.



Following three instructions are used as transfer instructions between registers.

- FMOV FRm,FRn
- FLDS FRm,FPUL
- FSTS FPUL,FRn

If a qNaN is input in an operation that generates a floating-point value, and an sNaN has not been input in that operation, the output will always be a qNaN irrespective of the setting of the EN.V bit in FPSCR. An exception will not be generated in this case.

The qNAN values as operation results are as follows:

- Single-precision qNaN: H'7FBF FFFF
- Double-precision qNaN: H'7FF7 FFFF FFFF

See section 11, Instruction Descriptions of the SH-4A Extended Functions Software Manual for details of floating-point operations when a non-number (NaN) is input.

6.2.3 Denormalized Numbers

For a denormalized number floating-point value, the exponent field is expressed as "0", and the fraction field as a non-zero value.

When the DN bit in FPSCR of the FPU is "1", a denormalized number (source operand or operation result) is always positive or negative zero in a floating-point operation that generates a value (an operation other than transfer instructions between registers, FNEG, or FABS).

When the DN bit in FPSCR is "0", a denormalized number (source operand or operation result) is processed as it is. See section 11, Instruction Descriptions of the SH-4A Extended Functions Software Manual for details of floating-point operations when a denormalized number is input.



6.3 Register Descriptions

6.3.1 Floating-Point Registers

Figure 6.4 shows the floating-point register configuration. There are thirty-two 32-bit floating-point registers comprised with two banks: FPR0_BANK0 to FPR15_BANK0, and FPR0_BANK1 to FPR15_BANK1. These thirty-two registers are referenced as FR0 to FR15, DR0/2/4/6/8/10/12/14, FV0/4/8/12, XF0 to XF15, XD0/2/4/6/8/10/12/14, and XMTRX. Corresponding registers to FPR0_BANK0 to FPR15_BANK0, and FPR0_BANK1 to FPR15_BANK1 are determined according to the FR bit of FPSCR.

1. Floating-point registers, FPRn_BANKi (32 registers)

```
FPR0_BANK0 to FPR15_BANK0
FPR0_BANK1 to FPR15_BANK1
```

2. Single-precision floating-point registers, FRi (16 registers)

```
When FPSCR.FR = 0, FR0 to FR15 are allocated to FPR0_BANK0 to FPR15_BANK0; When FPSCR.FR = 1, FR0 to FR15 are allocated to FPR0_BANK1 to FPR15_BANK1.
```

3. Double-precision floating-point registers, DRi (8 registers): A DR register comprises two FR registers.

```
DR0 = \{FR0, FR1\}, DR2 = \{FR2, FR3\}, DR4 = \{FR4, FR5\}, DR6 = \{FR6, FR7\}, DR8 = \{FR8, FR9\}, DR10 = \{FR10, FR11\}, DR12 = \{FR12, FR13\}, DR14 = \{FR14, FR15\}
```

4. Single-precision floating-point vector registers, FVi (4 registers): An FV register comprises four FR registers.

```
FV0 = {FR0, FR1, FR2, FR3}, FV4 = {FR4, FR5, FR6, FR7},
FV8 = {FR8, FR9, FR10, FR11}, FV12 = {FR12, FR13, FR14, FR15}
```

5. Single-precision floating-point extended registers, XFi (16 registers)

```
When FPSCR.FR = 0, XF0 to XF15 are allocated to FPR0_BANK1 to FPR15_BANK1; When FPSCR.FR = 1, XF0 to XF15 are allocated to FPR0_BANK0 to FPR15_BANK0.
```

6. Double-precision floating-point extended registers, XDi (8 registers): An XD register comprises two XF registers.

```
XD0 = \{XF0, XF1\}, XD2 = \{XF2, XF3\}, XD4 = \{XF4, XF5\}, XD6 = \{XF6, XF7\}, XD8 = \{XF8, XF9\}, XD10 = \{XF10, XF11\}, XD12 = \{XF12, XF13\}, XD14 = \{XF14, XF15\}
```


7. Single-precision floating-point extended register matrix, XMTRX: XMTRX comprises all 16 XF registers.

FPSC	CR.FR =	0	FPSCR.FR = 1			
FV0	DR0	FR0	FPR0 BANK0	XF0	XD0	XMTRX
		FR1	FPR1 BANK0	XF1		
	DR2	FR2	FPR2 BANK0	XF2	XD2	
		FR3	FPR3 BANK0	XF3		
FV4	DR4	FR4	FPR4 BANK0	XF4	XD4	
		FR5	FPR5 BANK0	XF5		
	DR6	FR6	FPR6 BANK0	XF6	XD6	
		FR7	FPR7 BANK0	XF7		
FV8	DR8	FR8	FPR8 BANK0	XF8	XD8	
		FR9	FPR9 BANK0	XF9		
	DR10	FR10	FPR10 BANK0	XF10	XD10	
		FR11	FPR11 BANK0	XF11		
FV12	DR12	FR12	FPR12 BANK0	XF12	XD12	
		FR13	FPR13 BANK0	XF13		
	DR14	FR14	FPR14 BANK0	XF14	XD14	
		FR15	FPR15 BANK0	XF15		
XMTRX	VDO	VEO	EDDO DANIZA	l rno	DR0	FV0
AWITEA	XD0	XF0 XF1	FPR0 BANK1 FPR1 BANK1	FR0 FR1	DHU	FVU
	XD2	XF2	FPR1 BANK1 FPR2 BANK1	FR1	DR2	
	XD2	XF3	FPR2 BANK1 FPR3 BANK1	FR3	DHZ	
	XD4	XF4	FPR4 BANK1	FR4	DR4	FV4
	AD4	XF5	FPR5 BANK1	FR5	DD4	FV4
	XD6	XF6	FPR6 BANK1	FR6	DR6	
	ADO	XF7	FPR7 BANK1	FR7	DHO	
	XD8	XF8	FPR8 BANK1	FR8	DR8	FV8
	ADO	XF9	FPR9 BANK1	FR9	2110	1 40
	XD10	XF10	FPR10 BANK1	FR10	DR10	
	7.510	XF11	FPR11 BANK1	FR11	21110	•
	XD12	XF12	FPR12 BANK1	FR12	DR12	2 FV12
	,	XF13	FPR13 BANK1	FR13	22	· · · · ·
	XD14	XF14	FPR14 BANK1	FR14	DR14	ļ
		XF15	FPR15 BANK1	FR15		
			-	· ·		

Figure 6.4 Floating-Point Registers

6.3.2 Floating-Point Status/Control Register (FPSCR)

Floating-Point Status/Control Register (FPSCR)



<After Reset: H'0004 0001>

Bit	Abbreviation	After Reset	R	W	Description
31 to 22	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
21	FR	0	R	W	Floating-Point Register Bank 0: FPR0_BANK0 to FPR15_BANK0 are assigned to FR0 to FR15 and FPR0_BANK1 to FPR15_BANK1 are assigned to XF0 to XF15 1: FPR0_BANK0 to FPR15_BANK0 are assigned to XF0 to XF15 and FPR0_BANK1 to FPR15_BANK1 are assigned to FR0 to FR15
20	SZ	0	R	W	Transfer Size Mode
					0: Data size of FMOV instruction is 32-bits1: Data size of FMOV instruction is a 32-bit register pair (64 bits)
					For relations between endian and the SZ and PR bits, see figure 6.5.
19	PR	0	R	W	Precision Mode
					 Floating-point instructions are executed as single-precision operations Floating-point instructions are executed as double-precision operations (graphics support instructions are undefined)
					For relations between endian and the SZ and PR bits, see figure 6.5.
18	DN	1	R	W	Denormalization Mode
					0: Denormalized number is treated as such
					Denormalized number is treated as zero
17 to 12	Cause	All 0	R	W	FPU Exception Cause Field
11 to 7	Enable	All 0	R	W	
6 to 2	Flag	All 0	R	W	FPU Exception Flag Field Each time an FPU operation instruction is executed, the FPU exception cause field is cleared to "0". When an FPU exception occurs, the bits corresponding to FPU exception cause field and flag field are set to "1". The FPU exception flag field remains set to "1" until it is cleared to "0" by software. For bit allocations of each field, see table 6.3.
1, 0	RM	01	R	W	Rounding Mode
-, -		÷ •			These bits select the rounding mode.
					00: Round to Nearest
					01: Round to Zero
					10: Reserved (setting prohibited)
					11: Reserved (setting prohibited)




Figure 6.5 Relation between SZ Bit and Endian

Table 6.3 Bit Allocation for FPU Exception Handling

Field Na	ame	FPU Error (E)	Invalid Operation (V)	Division by Zero (Z)	Overflow (O)	Underflow (U)	Inexact (I)
Cause	FPU exception cause field	Bit 17	Bit 16	Bit 15	Bit 14	Bit 13	Bit 12
Enable	FPU exception enable field	None	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7
Flag	FPU exception flag field	None	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2

6.3.3 Floating-Point Communication Register (FPUL)

Information is transferred between the FPU and CPU via FPUL. FPUL is a 32-bit system register that is accessed from the CPU side by means of LDS and STS instructions. For example, to convert the integer stored in general register R1 to a single-precision floating-point number, the processing flow is as follows:

 $R1 \rightarrow (LDS \ instruction) \rightarrow FPUL \rightarrow (single-precision \ FLOAT \ instruction) \rightarrow FR1$

6.4 Rounding

In a floating-point instruction, rounding is performed when generating the final operation result from the intermediate result. Therefore, the result of combination instructions such as FMAC, FTRV, and FIPR will differ from the result when using a basic instruction such as FADD, FSUB, or FMUL. Rounding is performed once in FMAC, but twice in FADD, FSUB, and FMUL.

Which of the two rounding methods is to be used is determined by the RM bits in FPSCR.

RM = "00": Round to Nearest RM = "01": Round to Zero

(1) Round to Nearest

The operation result is rounded to the nearest expressible value. If there are two nearest expressible values, the one with an LSB of 0 is selected.

If the unrounded value is $2^{\text{Emax}} (2 - 2^{-P})$ or more, the result will be infinity with the same sign as the unrounded value. The values of Emax and P, respectively, are 127 and 24 for single-precision, and 1023 and 53 for double-precision.

(2) Round to Zero

The digits below the round bit of the unrounded value are discarded.

If the unrounded value is larger than the maximum expressible absolute value, the value will become the maximum expressible absolute value with the same sign as unrounded value.



6.5 Floating-Point Exceptions

The FPU-related exceptions are described below.

(1) General FPU Disable Exceptions and Slot FPU Disable Exceptions

FPU-related exceptions are occurred when an FPU instruction is executed with SR.FD set to "1". When the FPU instruction is in other than delayed slot, the general FPU disable exception is occurred. When the FPU instruction is in the delay slot, the slot FPU disable exception is occurred.

(2) FPU Exception Sources

The exception sources are as follows:

- FPU error (E): When FPSCR.DN = "0" and a denormalized number is input
- Invalid operation (V): In case of an invalid operation, such as NaN input
- Division by zero (Z): Division with a zero divisor
- Overflow (O): When the operation result overflows
- Underflow (U): When the operation result underflows
- Inexact exception (I): When overflow, underflow, or rounding occurs

The FPU exception cause field in FPSCR contains bits corresponding to all of above sources E, V, Z, O, U, and I, and the FPU exception flag and enable fields in FPSCR contain bits corresponding to sources V, Z, O, U, and I, but not E. Thus, FPU errors cannot be disabled.

When an FPU exception occurs, the corresponding bit in the FPU exception cause field is set to "1", and "1" is added to the corresponding bit in the FPU exception flag field. When an FPU exception does not occur, the corresponding bit in the FPU exception cause field is cleared to "0", but the corresponding bit in the FPU exception flag field remains unchanged.

(3) FPU Exception Handling

FPU exception handling is initiated in the following cases:

- FPU error (E): FPSCR.DN = 0 and a denormalized number is input
- Invalid operation (V): FPSCR.Enable.V = 1 and (instruction = FTRV or invalid operation)
- Division by zero (Z): FPSCR.Enable.Z = 1 and division with a zero divisor or the input of FSRRA is zero
- Overflow (O): FPSCR.Enable.O = 1 and possibility of operation result overflow
- Underflow (U): FPSCR.Enable.U = 1 and possibility of operation result underflow
- Inexact exception (I): FPSCR.Enable.I = 1 and instruction with possibility of inexact operation result

Please refer section 11, Instruction Descriptions of the SH-4A Extended Functions Software Manual about the FPU exception case in detail.

All exception events that originate in the FPU are assigned as the same exception event. The meaning of an exception is determined by software by reading from FPSCR and interpreting the information it contains. Also, the destination register is not changed by any FPU exception handling operation.

If the FPU exception sources except for above are generated, the bit corresponding to source V, Z, O, U, or I is set to "1", and a default value is generated as the operation result.

- Invalid operation (V): qNaN is generated as the result.
- Division by zero (Z): Infinity with the same sign as the unrounded value is generated.



• Overflow (O):

When rounding mode = RZ, the maximum normalized number, with the same sign as the unrounded value, is generated.

When rounding mode = RN, infinity with the same sign as the unrounded value is generated.

• Underflow (U):

When FPSCR.DN = 0, a denormalized number with the same sign as the unrounded value, or zero with the same sign as the unrounded value, is generated.

When FPSCR.DN = 1, zero with the same sign as the unrounded value, is generated.

• Inexact exception (I): An inexact result is generated.



6.6 Graphics Support Functions

The SH-4A supports two kinds of graphics functions: new instructions for geometric operations, and pair single-precision transfer instructions that enable high-speed data transfer.

6.6.1 Geometric Operation Instructions

Geometric operation instructions perform approximate-value computations. To enable high-speed computation with a minimum of hardware, the SH-4A ignores comparatively small values in the partial computation results of four multiplications. Consequently, the error shown below is produced in the result of the computation:

```
\label{eq:maximum} \begin{aligned} \text{Maximum error} &= \text{MAX (individual multiplication result} \times \\ & 2^{-\text{MIN (number of multiplier significant digits-1, number of multiplicand significant digits-1)}) + \text{MAX (result value} \times 2^{-23}, \ 2^{-149}) \end{aligned}
```

The number of significant digits is 24 for a normalized number and 23 for a denormalized number (number of leading zeros in the fractional part).

In a future version of the SH Series, the above error is guaranteed, but the same result between different processor cores is not guaranteed.

(1) FIPR FVm, FVn (m, n: 0, 4, 8, 12)

This instruction is basically used for the following purposes:

- Inner product $(m \neq n)$:
 - This operation is generally used for surface/rear surface determination for polygon surfaces.
- Sum of square of elements (m = n):

This operation is generally used to find the length of a vector.

Since an inexact exception is not detected by an FIPR instruction, the inexact exception (I) bit in both the FPU exception cause field and flag field are always set to "1" when an FIPR instruction is executed. Therefore, if the I bit is set in the FPU exception enable field, FPU exception handling will be executed.

(2) FTRV XMTRX, FVn (n: 0, 4, 8, 12)

This instruction is basically used for the following purposes:

- Matrix (4×4) · vector (4):
 - This operation is generally used for viewpoint changes, angle changes, or movements called vector transformations (4-dimensional). Since affine transformation processing for angle + parallel movement basically requires a 4×4 matrix, the SH-4A supports 4-dimensional operations.
- Matrix $(4 \times 4) \times \text{matrix } (4 \times 4)$:

This operation requires the execution of four FTRV instructions.

Since an inexact exception is not detected by an FIRV instruction, the inexact exception (I) bit in both the FPU exception cause field and flag field are always set to "1" when an FTRV instruction is executed. Therefore, if the I bit is set in the FPU exception enable field, FPU exception handling will be executed. It is not possible to check all data types in the registers beforehand when executing an FTRV instruction. If the V bit is set in the FPU exception enable field, FPU exception handling will be executed.



(3) FRCHG

This instruction modifies banked registers. For example, when the FTRV instruction is executed, matrix elements must be set in an array in the background bank. However, to create the actual elements of a translation matrix, it is easier to use registers in the foreground bank. When the LDS instruction is used on FPSCR, this instruction takes four to five cycles in order to maintain the FPU state. With the FRCHG instruction, the FR bit in FPSCR can be changed in one cycle.

6.6.2 Pair Single-Precision Data Transfer

In addition to the powerful new geometric operation instructions, the SH-4A also supports high-speed data transfer instructions.

When the SZ bit is "1", the SH-4A can perform data transfer by means of pair single-precision data transfer instructions.


- FMOV DRm/XDm, DRn/XDRn (m, n: 0, 2, 4, 6, 8, 10, 12, 14)
- FMOV DRm/XDm, @Rn (m: 0, 2, 4, 6, 8, 10, 12, 14; n: 0 to 15)

These instructions enable two single-precision $(2 \times 32\text{-bit})$ data items to be transferred; that is, the transfer performance of these instructions is doubled.

FSCHG

This instruction changes the value of the SZ bit in FPSCR, enabling fast switching between use and non-use of pair single-precision data transfer.





Section 7 Memory Management Unit (MMU)

The SH-4A supports an 8-bit address space identifier, a 32-bit virtual address space, and a 29-bit physical address space. Address translation from virtual addresses to physical addresses is enabled by the memory management unit (MMU) in the SH-4A. The MMU performs high-speed address translation by caching user-created address translation table information in an address translation buffer (translation lookaside buffer: TLB).

The SH-4A has four instruction TLB (ITLB) entries and 64 unified TLB (UTLB) entries. UTLB copies are stored in the ITLB by hardware. A paging system is used for address translation. It is possible to set the virtual address space access right and implement memory protection independently for privileged mode and user mode.

In the SH-4A MMU, both TLB compatible mode (four paging sizes with four protection bits) and TLB extended mode (eight paging sizes with six protection bits) are provided for the MMU flag function.

Selection between TLB compatible mode and TLB extended mode is made by setting the relevant control register (bit ME in the MMUCR register) in software.

The flag functions of the MMU are described together for both TLB compatible mode and TLB extended mode.



7.1 Overview

The MMU was conceived as a means of making efficient use of physical memory. As shown in (0) in figure 7.1, when a process is smaller in size than the physical memory, the entire process can be mapped onto physical memory, but if the process increases in size to the point where it does not fit into physical memory, it becomes necessary to divide the process into smaller parts, and map the parts requiring execution onto physical memory as occasion arises ((1) in figure 7.1). Having this mapping onto physical memory executed consciously by the process itself imposes a heavy burden on the process. The virtual memory system was devised as a means of handling all physical memory mapping to reduce this burden ((2) in figure 7.1). With a virtual memory system, the size of the available virtual memory is much larger than the actual physical memory, and processes are mapped onto this virtual memory. Thus processes only have to consider their operation in virtual memory, and mapping from virtual memory to physical memory is handled by the MMU. The MMU is normally managed by the OS, and physical memory switching is carried out so as to enable the virtual memory required by a process to be mapped smoothly onto physical memory. Physical memory switching is performed via secondary storage, etc.

The virtual memory system that came into being in this way works to best effect in a time sharing system (TSS) that allows a number of processes to run simultaneously ((3) in figure 7.1). Running a number of processes in a TSS did not increase efficiency since each process had to take account of physical memory mapping. Efficiency is improved and the load on each process reduced by the use of a virtual memory system ((4) in figure 7.1). In this virtual memory system, virtual memory is allocated to each process. The task of the MMU is to map a number of virtual memory areas onto physical memory in an efficient manner. It is also provided with memory protection functions to prevent a process from inadvertently accessing another process's physical memory.

When address translation from virtual memory to physical memory is performed using the MMU, it may happen that the translation information has not been recorded in the MMU, or the virtual memory of a different process is accessed by mistake. In such cases, the MMU will generate an exception, change the physical memory mapping, and record the new address translation information.

Although the functions of the MMU could be implemented by software alone, having address translation performed by software each time a process accessed physical memory would be very inefficient. For this reason, a buffer for address translation (the translation lookaside buffer: TLB) is provided by hardware, and frequently used address translation information is placed here. The TLB can be described as a cache for address translation information. However, unlike a cache, if address translation fails—that is, if an exception occurs—switching of the address translation information is normally performed by software. Thus memory management can be performed in a flexible manner by software.

There are two methods by which the MMU can perform mapping from virtual memory to physical memory: the paging method, using fixed-length address translation, and the segment method, using variable-length address translation. With the paging method, the unit of translation is a fixed-size address space called a page.

In the following descriptions, the address space in virtual memory in the SH-4A is referred to as virtual address space, and the address space in physical memory as physical address space.






Figure 7.1 Role of MMU

7.1.1 Address Spaces

(1) Virtual Address Space

The SH-4A supports a 32-bit virtual address space, and can access a 4-Gbyte address space. The virtual address space is divided into a number of areas, as shown in figures 7.2 and 7.3. In privileged mode, the 4-Gbyte space from the P0 area to the P4 area can be accessed. In user mode, a 2-Gbyte space in the U0 area can be accessed. When the SQMD bit in the MMU control register (MMUCR) is "0", a 64-Mbyte space in the store queue area can be accessed. When the RMD bit in the on-chip memory control register (RAMCR) is "1", a 16-Mbyte space in on-chip memory area can be accessed. Accessing areas other than the U0 area, store queue area, and on-chip memory area in user mode will cause an address error.

When the AT bit in MMUCR is set to "1" and the MMU is enabled, the P0, P3, and U0 areas can be mapped onto any physical address space in 1-, 4-, 64-Kbyte, or 1-Mbyte page units in TLB compatible mode and in 1-, 4-, 8-, 64-, 256-Kbyte, 1-, 4-, or 64-Mbyte page units in TLB extended mode. By using an 8-bit address space identifier, the P0, P3, and U0 areas can be increased to a maximum of 256. Mapping from the virtual address space to the 29-bit physical address space is carried out using the TLB.

R01UH0286EJ0110




Figure 7.2 Virtual Address Space (AT in MMUCR = 0)




Figure 7.3 Virtual Address Space (AT in MMUCR = 1)

(a) P0, P3, and U0 Areas

The P0, P3, and U0 areas allow address translation using the TLB and access using the cache.

When the MMU is disabled, replacing the upper 3 bits of an address with 0s gives the corresponding physical address. Whether or not the cache is used is determined by the CCR setting. When the cache is used, switching between the copy-back method and the write-through method for write accesses is specified by the WT bit in CCR. When the MMU is enabled, these areas can be mapped onto any physical address space in 1-, 4-, 64-Kbyte, or 1-Mbyte page units in TLB compatible mode and in 1-, 4-, 8-, 64, 256-Kbyte, 1-, 4-, or 64-Mbyte page units in TLB extended mode using the TLB. When CCR is in the cache enabled state and the C bit for the corresponding page of the TLB entry is "1", accesses can be performed using the cache. When the cache is used, switching between the copy-back method and the write-through method for write accesses is specified by the WT bit of the TLB entry. When the P0, P3, and U0 areas are mapped onto the control register area which is allocated in the area 7 in physical address space by means of the TLB, the C bit for the corresponding page must be cleared to "0".

(b) P1 Area

The P1 area does not allow address translation using the TLB but can be accessed using the cache.

Regardless of whether the MMU is enabled or disabled, clearing the upper 3 bits of an address to "0" gives the corresponding physical address. Whether or not the cache is used is determined by the CCR setting. When the cache is used, switching between the copy-back method and the write-through method for write accesses is specified by the CB bit in CCR.

(c) P2 Area

The P2 area does not allow address translation using the TLB and access using the cache. Regardless of whether the MMU is enabled or disabled, clearing the upper 3 bits of an address to "0" gives the corresponding physical address.

(d) P4 Area

The P4 area is mapped onto the internal resource of the SH-4A. This area except the store queue and on-chip memory areas does not allow address translation using the TLB. This area cannot be accessed using the cache. The P4 area is shown in detail in figure 7.4.



H'E400 0000 H'E400 0000 H'E500 E000 H'E520 2000	Store queue Reserved area On-chip memory area	
H'F000 0000 H'F100 0000 H'F200 0000 H'F300 0000 H'F400 0000 H'F500 0000 H'F700 0000	Reserved area Instruction cache address array Instruction cache data array Instruction TLB address array Instruction TLB data array Operand cache address array Operand cache data array Unified TLB address array Unified TLB data array	
H'F800 0000 H'FC00 0000	Reserved area	
H'FFFF FFFF	Control register area	

Figure 7.4 P4 Area

The area from H'E000 0000 to H'E3FF FFFF comprises addresses for accessing the store queues (SQs). In user mode, the access right is specified by the SQMD bit in MMUCR. For details, see section 8.7, Store Queues.

The area from H'E500 E000 to H'E520 1FFF comprises addresses for accessing the on-chip memory. In user mode, the access right is specified by the RMD bit in RAMCR. For details, see section 9, IL Memory/OL Memory.

The area from H'F000 0000 to H'F0FF FFFF is used for direct access to the instruction cache address array. For details, see section 8.6.1, IC Address Array.

The area from H'F100 0000 to H'F1FF FFFF is used for direct access to the instruction cache data array. For details, see section 8.6.2, IC Data Array.

The area from H'F200 0000 to H'F2FF FFFF is used for direct access to the instruction TLB address array. For details, see section 7.7.1, ITLB Address Array.

The area from H'F300 0000 to H'F3FF FFFF is used for direct access to instruction TLB data array. For details, see section 7.7.2, ITLB Data Array (TLB Compatible Mode) and section 7.7.3, ITLB Data Array (TLB Extended Mode).

The area from H'F400 0000 to H'F4FF FFFF is used for direct access to the operand cache address array. For details, see section 8.6.3, OC Address Array.

The area from H'F500 0000 to H'F5FF FFFF is used for direct access to the operand cache data array. For details, see section 8.6.4, OC Data Array.

The area from H'F600 0000 to H'F6FF FFFF is used for direct access to the unified TLB address array. For details, see section 7.7.4, UTLB Address Array.

The area from H'F700 0000 to H'F7FF FFFF is used for direct access to unified TLB data array. For details, see section 7.7.5, UTLB Data Array (TLB Compatible Mode) and section 7.7.6, UTLB Data Array (TLB Extended Mode).

The area from H'FC00 0000 to H'FFFF FFFF is the on-chip peripheral module control register area. For details, see register descriptions in each section of the hardware manual of the product.



(2) Physical Address Space

The SH-4A supports a 29-bit physical address space. The physical address space is divided into eight areas as shown in figure 7.5. Area 7 is a reserved area. For details, see section 11, Address Space of the hardware manual of the product.

Only when area 7 in the physical address space is accessed using the TLB, addresses H'1C00 0000 to H'1FFF FFFF of area 7 are not designated as a reserved area, but are equivalent to the control register area in the P4 area, in the virtual address space.




Figure 7.5 Physical Address Space

(3) Address Translation

When the MMU is used, the virtual address space is divided into units called pages, and translation to physical addresses is carried out in these page units. The address translation table in external memory contains the physical addresses corresponding to virtual addresses and additional information such as memory protection codes. Fast address translation is achieved by caching the contents of the address translation table located in external memory into the TLB. In the SH-4A, basically, the ITLB is used for instruction accesses and the UTLB for data accesses. In the event of an access to an area other than the P4 area, the accessed virtual address is translated to a physical address. If the virtual address belongs to the P1 or P2 area, the physical address is uniquely determined without accessing the TLB. If the virtual address belongs to the P0, U0, or P3 area, the TLB is searched using the virtual address, and if the virtual address is recorded in the TLB, a TLB hit is made and the corresponding physical address is read from the TLB. If the accessed virtual address is not recorded in the TLB, a TLB miss exception is generated and processing switches to the TLB miss exception handling routine. In the TLB miss exception handling routine, the address translation table in external memory is searched, and the corresponding physical address and page management information are recorded in the TLB. After the return from the exception handling routine, the instruction which caused the TLB miss exception is re-executed.

(4) Single Virtual Memory Mode and Multiple Virtual Memory Mode

There are two virtual memory systems, single virtual memory and multiple virtual memory, either of which can be selected with the SV bit in MMUCR. In the single virtual memory system, a number of processes run simultaneously, using virtual address space on an exclusive basis, and the physical address corresponding to a particular virtual address is uniquely determined. In the multiple virtual memory system, a number of processes run while sharing the virtual address space, and particular virtual addresses may be translated into different physical addresses depending on the process. The only difference between the single virtual memory and multiple virtual memory systems in terms of operation is in the TLB address comparison method (see section 7.3.3, Address Translation Method).

(5) Address Space Identifier (ASID)

In multiple virtual memory mode, an 8-bit address space identifier (ASID) is used to distinguish between multiple processes running simultaneously while sharing the virtual address space. Software can set the 8-bit ASID of the currently executing process in PTEH in the MMU. The TLB does not have to be purged when processes are switched by means of ASID.

In single virtual memory mode, ASID is used to provide memory protection for multiple processes running simultaneously while using the virtual address space on an exclusive basis.

Note: • Two or more entries with the same virtual page number (VPN) but different ASID must not be set in the TLB simultaneously in single virtual memory mode.



7.2 Register Descriptions

The following registers are related to MMU processing.

Table 7.1 Register Configuration

Register Name	Abbreviation	After Reset	P4 Address	Size	Page
Page table entry high register	PTEH	Undefined	H'FF00 0000	32	7-9
Page table entry low register	PTEL	Undefined	H'FF00 0004	32	7-10
Translation table base register	TTB	Undefined	H'FF00 0008	32	7-11
TLB exception address register	TEA	Undefined	H'FF00 000C	32	7-11
MMU control register	MMUCR	H'0000 0000	H'FF00 0010	32	7-11
Page table entry assistance register	PTEA	Undefined	H'FF00 0034	32	7-14
Physical address space control register	PASCR	H'0000 0000	H'FF00 0070	32	7-15
Instruction re-fetch inhibit control register	IRMCR	H'0000 0000	H'FF00 0078	32	7-15

Note: • The P4 address applies when the P4 area of the virtual address space is used. When the upper three bits of the 32-bit P4 area address are cleared to "0", the result is an area 7 address. This address is used when accessing area 7 of the physical address space using the TLB.


7.2.1 Page Table Entry High Register (PTEH)

The PTEH register consists of the virtual page number (VPN) and address space identifier (ASID). When an MMU exception or address error exception occurs, the VPN of the virtual address at which the exception occurred is set in the VPN bit by hardware. VPN varies according to the page size, but the VPN set by hardware when an exception occurs consists of the upper 22 bits of the virtual address which caused the exception. VPN setting can also be carried out by software. The number of the currently executing process is set in the ASID bit by software. ASID is not updated by hardware. VPN and ASID are recorded in the UTLB by means of the LDTLB instruction.

After the ASID field in PTEH has been updated, execute one of the following three methods before an access (including an instruction fetch) to the P0, P3, or U0 area that uses the updated ASID value is performed.

- 1. Execute a branch using the RTE instruction. In this case, the branch destination may be the P0, P3, or U0 area.
- 2. Execute the ICBI instruction for any address (including non-cacheable area).
- 3. If the R2 bit in IRMCR is set to "0" (the value after a reset) before updating the PTEH register, the specific instruction does not need to be executed. However, note that the CPU processing performance will be lowered because the instruction fetch is performed again for the next instruction after the ASID field has been updated.

Note that the method 3 may not be guaranteed in the future SuperH Series. Therefore, it is recommended that the method 1 or 2 should be used for being compatible with the future SuperH Series.






<After Reset: Undefined>

Bit	Abbreviation	After Reset	R	W	Description
31 to 10	VPN	Undefined	R	W	Virtual Page Number
9, 8	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
7 to 0	ASID	Undefined	R	W	Address Space Identifier

7.2.2 Page Table Entry Low Register (PTEL)

The PTEL register is used to hold the physical page number and page management information to be recorded in the UTLB by means of the LDTLB instruction. The contents of this register are not changed unless a software directive is issued.




<After Reset: Undefined>

<P4 address: location H'FF00 0004>

Bit	Abbreviation	After Reset	R	W	Description
31 to 29	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
28 to 10	PPN	Undefined	R	W	Physical Page Number
9	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
8	V	Undefined	R	W	Page Management Information
7	SZ1	Undefined	R	W	The meaning of each bit is same as that of corresponding bit in
6	PR1	Undefined	R	W	- Common TLB (UTLB).
5	PR0	Undefined	R	W	- For details, see section 7.3, TLB Functions (TLB Compatible Mode) and section 7.4, TLB Functions (TLB Extended Mode).
4	SZ0	Undefined	R	W	Note: • SZ1, PR1, SZ0, and PR0 bits are valid only in TLB compatible
3	С	Undefined	R	W	mode.
2	D	Undefined	R	W	-
1	SH	Undefined	R	W	-
0	WT	Undefined	R	W	-

7.2.3 Translation Table Base Register (TTB)

The TTB register is used to store the base address of the currently used page table, and so on. The contents of the TTB register are not changed unless a software directive is issued. This register can be used freely by software.




<After Reset: Undefined>

Bit	Abbreviation	After Reset	R	W	Description
31 to 0	TTB	Undefined	R	W	TTB Bits
					These bits are used to store values such as the base address of the page table entry currently in use.

7.2.4 TLB Exception Address Register (TEA)

After an MMU exception or address error exception occurs, the virtual address at which the exception occurred is stored. The contents of this register can be changed by software.



<After Reset: Undefined>

Bit	Abbreviation	After Reset	R	W	Description
31 to 0	TEA	Undefined	R	W	TEA Bits
					These bits are used to store the virtual address that triggered an MMU exception or address error.

7.2.5 MMU Control Register (MMUCR)

The individual bits perform MMU settings as shown below. Therefore, MMUCR register rewriting should be performed by a program in the P1 or P2 area.

After MMUCR has been updated, execute one of the following three methods before an access (including an instruction fetch) to the P0, P3, U0, or store queue area is performed.

- 1. Execute a branch using the RTE instruction. In this case, the branch destination may be the P0, P3, or U0 area.
- 2. Execute the ICBI instruction for any address (including non-cacheable area).
- 3. If the R2 bit in IRMCR is "0" (the value after a reset) before updating MMUCR, the specific instruction does not need to be executed. However, note that the CPU processing performance will be lowered because the instruction fetch is performed again for the next instruction after MMUCR has been updated.



After Reset:

Note that the method 3 may not be guaranteed in the future SuperH Series. Therefore, it is recommended that the method 1 or 2 should be used for being compatible with the future SuperH Series.

The MMUCR register contents can be changed by software. However, the LRUI and URC bits may also be updated by hardware.

MMU Control Register (MMUCR)

| Second Picture | Second P


					<after 0000="" h'0000="" reset:=""></after>
Bit	Abbreviation	After Reset	R	W	Description
31 to 26	LRUI	All 0	R	W	Least Recently Used ITLB Bits
					These bits indicate the ITLB entry to be replaced. The LRU (least recently used) method is used to decide the ITLB entry to be replaced in the event of an ITLB miss. The entry to be purged from the ITLB can be confirmed using the LRUI bits. LRUI is updated by means of the algorithm shown below. x means that updating is not performed.
					000xxx: ITLB entry 0 is used
					1xx00x: ITLB entry 1 is used
					x1x1x0: ITLB entry 2 is used
					xx1x11: ITLB entry 3 is used
					xxxxxx: Other than above
					When the LRUI bit settings are as shown below, the corresponding ITLB entry is updated by an ITLB miss. Ensure that values for which "Setting prohibited" is indicated below are not set at the discretion of software. After a hardware reset, the LRUI bits are initialized to "0", and therefore a prohibited setting is never made by a hardware update. x means "don't care".
					111xxx: ITLB entry 0 is updated
					0xx11x: ITLB entry 1 is updated
					x0x0x1: ITLB entry 2 is updated
					xx0x00: ITLB entry 3 is updated
					Other than above: Setting prohibited
25, 24	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
23 to 18	URB	All 0	R	W	UTLB Replace Boundary Bits
					These bits indicate the UTLB entry boundary at which replacement is to be performed. Valid only when URB \neq 0.
17, 16	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".

Bit	Abbreviation	After Reset	R	W	Description
15 to 10	URC	All 0	R	W	UTLB Replace Counter
					These bits serve as a random counter for indicating the UTLB entry for which replacement is to be performed with an LDTLB instruction. This bit is incremented each time the UTLB is accessed. If URB > 0, URC is cleared to "0" when the condition URC = URB is satisfied. Also note that if a value is written to URC by software which results in the condition of URC > URB, incrementing is first performed in excess of URB until URC = H'3F. URC is not incremented by an LDTLB instruction.
9	SQMD	0	R	W	Store Queue Mode Bit
					Specifies the right of access to the store queues.
					0: User/privileged access possible
					 Privileged access possible (address error exception in case of user access)
8	SV	0	R	W	Single Virtual Memory Mode/Multiple Virtual Memory Mode Switching Bit
					When this bit is changed, ensure that 1 is also written to the TI bit.
					0: Multiple virtual memory mode
					1: Single virtual memory mode
7	ME	0	R	W	TLB Extended Mode Switching Bit
					0: TLB compatible mode
					1: TLB extended mode
					When modifying the ME bit value, always set the TI bit to "1" to invalidate the contents of ITLB and UTLB.
6 to 3	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
2	TI	0	0	W	TLB Invalidate Bit
					Writing "1" to this bit invalidates (clears to "0") all valid UTLB/ITLB bits. This bit is always read as "0".
1	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
0	AT	0	R	W	Address Translation Enable Bit
					These bits enable or disable the MMU.
					0: MMU disabled
					1: MMU enabled
					MMU exceptions are not generated when the AT bit is "0". In the case of software that does not use the MMU, the AT bit should be cleared to "0".

7.2.6 Page Table Entry Assistance Register (PTEA)

Page Table Entry Assistance Register (PTEA)

<P4 address: location H'FF00 0034>




<After Reset: Undefined>

Bit	Abbreviation	After Reset	R	W	Description
31 to 14	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
13 to 8	EPR	Undefined	R	W	Page Control Information
7 to 4	ESZ	Undefined	R	W	Each bit has the same function as the corresponding bit of the unified TLB (UTLB). For details, see section 7.4, TLB Functions (TLB Extended Mode).
3 to 0	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".

7.2.7 Physical Address Space Control Register (PASCR)

The PASCR register controls the operation in the physical address space.



<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31 to 8	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
7 to 0	UB	All 0	R	W	Buffered Write Control for Each Area (64 Mbytes)
					When writing is performed without using the cache or in the cache write- through mode, these bits specify whether the next bus access from the CPU waits for the end of writing for each area.
					0 : Buffered write (The CPU does not wait for the end of writing bus access and starts the next bus access)
					1: Unbuffered write (The CPU waits for the end of writing bus access
					and starts the next bus access)
					UB[7]: Corresponding to the control register area
					UB[6]: Corresponding to area 6
					UB[5]: Corresponding to area 5
					UB[4]: Corresponding to area 4
					UB[3]: Corresponding to area 3
					UB[2]: Corresponding to area 2
					UB[1]: Corresponding to area 1
					UB[0]: Corresponding to area 0

7.2.8 Instruction Re-Fetch Inhibit Control Register (IRMCR)

When the specific resource is changed, the IRMCR register controls whether the instruction fetch is performed again for the next instruction. The specific resource means the part of control registers, TLB, and cache.


In the initial state, the instruction fetch is performed again for the next instruction after changing the resource. However, the CPU processing performance will be lowered because the instruction fetch is performed again for the next instruction every time the resource is changed. Therefore, it is recommended that each bit in IRMCR is set to "1" and the specific instruction should be executed after all necessary resources have been changed prior to execution of the program which uses changed resources.

For details on the specific sequence, see descriptions in each resource.



Instruction Re-Fetch Inhibit Control Register (IRMCR)

<P4 address: location H'FF00 0078>



<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31 to 5	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
4	R2	0	R	W	Re-Fetch Inhibit 2 after Register Change
					When MMUCR, PASCR, CCR, PTEH, or RAMCR is changed, this bit controls whether re-fetch is performed for the next instruction.
					0: Re-fetch is performed
					1: Re-fetch is not performed
3	R1	0	R	W	Re-Fetch Inhibit 1 after Register Change
					When a register allocated in addresses H'FF20 0000 to H'FF2F FFFF is changed, this bit controls whether re-fetch is performed for the next instruction.
					0: Re-fetch is performed
					1: Re-fetch is not performed
2	LT	0	R	W	Re-Fetch Inhibit after LDTLB Execution
					This bit controls whether re-fetch is performed for the next instruction after the LDTLB instruction has been executed.
					0: Re-fetch is performed
					1: Re-fetch is not performed
1	MT	0	R	W	Re-Fetch Inhibit after Writing Memory-Mapped TLB
					This bit controls whether re-fetch is performed for the next instruction after writing memory-mapped ITLB/UTLB while the AT bit in MMUCR is set to "1".
					0: Re-fetch is performed
					1: Re-fetch is not performed
0	MC	0	R	W	Re-Fetch Inhibit after Writing Memory-Mapped IC
					This bit controls whether re-fetch is performed for the next instruction after writing memory-mapped IC while the ICE bit in CCR is set to "1".
					0: Re-fetch is performed
					1: Re-fetch is not performed

7.3 TLB Functions (TLB Compatible Mode)

7.3.1 Unified TLB (UTLB) Configuration

The UTLB is used for the following two purposes:

- 1. To translate a virtual address to a physical address in a data access
- 2. As a table of address translation information to be recorded in the ITLB in the event of an ITLB miss

The UTLB is so called because of its use for the above two purposes. Information in the address translation table located in external memory is cached into the UTLB. The address translation table contains virtual page numbers and address space identifiers, and corresponding physical page numbers and page management information. Figure 7.6 shows the UTLB configuration. The UTLB consists of 64 fully-associative type entries. Figure 7.7 shows the relationship between the page size and address format.




Figure 7.6 UTLB Configuration (TLB Compatible Mode)

Legend:

ASID: Address space identifier

Indicates the process that can access a virtual page.

In single virtual memory mode and user mode, or in multiple virtual memory mode, if the SH bit is "0", this identifier is compared with the ASID in PTEH when address comparison is performed.

VPN: Virtual page number

For 1-Kbyte page: Upper 22 bits of virtual address For 4-Kbyte page: Upper 20 bits of virtual address For 64-Kbyte page: Upper 16 bits of virtual address For 1-Mbyte page: Upper 12 bits of virtual address

• V: Validity bit

Indicates whether the entry is valid.

0: Invalid
1: Valid

Cleared to "0" by a hardware reset.

• PPN: Physical page number

Upper 22 bits of the physical address of the physical page number.

With a 1-Kbyte page, PPN[28:10] are valid.

With a 4-Kbyte page, PPN[28:12] are valid.

With a 64-Kbyte page, PPN[28:16] are valid.

With a 1-Mbyte page, PPN[28:20] are valid.

The synonym problem must be taken into account when setting the PPN (see section 7.5.5, Avoiding Synonym Problems).



• SZ[1:0]: Page size bits

Specify the page size.

00: 1-Kbyte page

01: 4-Kbyte page

10: 64-Kbyte page

11: 1-Mbyte page

• SH: Share status bit

When 0, pages are not shared by processes.

When 1, pages are shared by processes.

• C: Cacheability bit

Indicates whether a page is cacheable.

0: Not cacheable

1: Cacheable

When the control register area is mapped, this bit must be cleared to "0".

• PR[1:0]: Protection key data

2-bit data expressing the page access right as a code.

00: Can be read from only in privileged mode

01: Can be read from and written to in privileged mode

10: Can be read from only in privileged or user mode

11: Can be read from and written to in privileged mode or user mode

• D: Dirty bit

Indicates whether a write has been performed to a page.

0: Write has not been performed

1: Write has been performed

• WT: Write-through bit

Specifies the cache write mode.

0: Copy-back mode

1: Write-through mode




Figure 7.7 Relationship between Page Size and Address Format (TLB Compatible Mode)

7.3.2 Instruction TLB (ITLB) Configuration

The ITLB is used to translate a virtual address to a physical address in an instruction access. Information in the address translation table located in the UTLB is cached into the ITLB. Figure 7.8 shows the ITLB configuration. The ITLB consists of four fully-associative type entries.

Entry 0	ASID[7:0]	VPN[31:10]	٧	PPN[28:10]	SZ[1:0]	SH	С	PR
Entry 1	ASID[7:0]	VPN[31:10]	٧	PPN[28:10]	SZ[1:0]	SH	С	PR
Entry 2	ASID[7:0]	VPN[31:10]	٧	PPN[28:10]	SZ[1:0]	SH	С	PR
Entry 3	ASID[7:0]	VPN[31:10]	٧	PPN[28:10]	SZ[1:0]	SH	С	PR
Notes:		WT bits are n			e upper b	it of	the	PR

Figure 7.8 ITLB Configuration (TLB Compatible Mode)

7.3.3 Address Translation Method

Figure 7.9 shows a flowchart of a memory access using the UTLB.




Figure 7.9 Flowchart of Memory Access Using UTLB (TLB Compatible Mode)




Figure 7.10 shows a flowchart of a memory access using the ITLB.

Figure 7.10 Flowchart of Memory Access Using ITLB (TLB Compatible Mode)

7.4 TLB Functions (TLB Extended Mode)

7.4.1 Unified TLB (UTLB) Configuration

Figure 7.11 shows the configuration of the UTLB in TLB extended mode. Figure 7.12 shows the relationship between the page size and address format.




Figure 7.11 UTLB Configuration (TLB Extended Mode)

Legend:

• ASID: Address space identifier

Indicates the process that can access a virtual page.

In single virtual memory mode and user mode, or in multiple virtual memory mode, if the SH bit is "0", this identifier is compared with the ASID in PTEH when address comparison is performed.

• VPN: Virtual page number

For 1-Kbyte page: Upper 22 bits of virtual address For 4-Kbyte page: Upper 20 bits of virtual address For 8-Kbyte page: Upper 19 bits of virtual address For 64-Kbyte page: Upper 16 bits of virtual address For 256-Kbyte page: Upper 14 bits of virtual address For 1-Mbyte page: Upper 12 bits of virtual address For 4-Mbyte page: Upper 10 bits of virtual address For 64-Mbyte page: Upper 6 bits of virtual address

• V: Validity bit

Indicates whether the entry is valid.

0: Invalid

1: Valid

Cleared to "0" by a hardware reset.

• PPN: Physical page number

Upper 19 bits of the physical address.

With a 1-Kbyte page, PPN[28:10] are valid.

With a 4-Kbyte page, PPN[28:12] are valid.

With a 8-Kbyte page, PPN[28:13] are valid.

With a 64-Kbyte page, PPN[28:16] are valid.

With a 256-Kbyte page, PPN[28:18] are valid.

With a 1-Mbyte page, PPN[28:20] are valid.

With a 4-Mbyte page, PPN[28:22] are valid.

With a 64-Mbyte page, PPN[28:26] are valid.

The synonym problem must be taken into account when setting the PPN (see section 7.5.5, Avoiding Synonym Problems).

• ESZ: Page size bits

Specify the page size.

0000: 1-Kbyte page

0001: 4-Kbyte page

0010: 8-Kbyte page

0100: 64-Kbyte page

0101: 256-Kbyte page

0111: 1-Mbyte page

1000: 4-Mbyte page

1100: 64-Mbyte page

Note: • When a value other than those listed above is recorded, operation is not guaranteed.

• SH: Share status bit

When 0, pages are not shared by processes.

When 1, pages are shared by processes.

• C: Cacheability bit

Indicates whether a page is cacheable.

0: Not cacheable

1: Cacheable

When the control register area is mapped, this bit must be cleared to "0".

• EPR: Protection key data

6-bit data expressing the page access right as a code.

Reading, writing, and execution (instruction fetch) in privileged mode and reading, writing, and execution (instruction fetch) in user mode can be set independently. Each bit is disabled by "0" and enabled by "1".

EPR[5]: Reading in privileged mode

EPR[4]: Writing in privileged mode

EPR[3]: Execution in privileged mode (instruction fetch)

EPR[2]: Reading in user mode

EPR[1]: Writing in user mode

EPR[0]: Execution in user mode (instruction fetch)

• D: Dirty bit

Indicates whether a write has been performed to a page.

0: Write has not been performed.

1: Write has been performed.

• WT: Write-through bit

Specifies the cache write mode.

0: Copy-back mode

1: Write-through mode






Figure 7.12 Relationship between Page Size and Address Format (TLB Extended Mode)

7.4.2 Instruction TLB (ITLB) Configuration

Figure 7.13 shows the configuration of the ITLB in TLB extended mode.




Figure 7.13 ITLB Configuration (TLB Extended Mode)

7.4.3 Address Translation Method

Figure 7.14 is a flowchart of memory access using the UTLB in TLB extended mode.




Figure 7.14 Flowchart of Memory Access Using UTLB (TLB Extended Mode)




Figure 7.15 is a flowchart of memory access using the ITLB in TLB extended mode.

Figure 7.15 Flowchart of Memory Access Using ITLB (TLB Extended Mode)

7.5 MMU Functions

7.5.1 MMU Hardware Management

The SH-4A supports the following MMU functions.

- 1. The MMU decodes the virtual address to be accessed by software, and performs address translation by controlling the UTLB/ITLB in accordance with the MMUCR settings.
- 2. The MMU determines the cache access status on the basis of the page management information read during address translation (C and WT bits).
- 3. If address translation cannot be performed normally in a data access or instruction access, the MMU notifies software by means of an MMU exception.
- 4. If address translation information is not recorded in the ITLB in an instruction access, the MMU searches the UTLB. If the necessary address translation information is recorded in the UTLB, the MMU copies this information into the ITLB in accordance with the LRUI bit setting in MMUCR.

7.5.2 MMU Software Management

Software processing for the MMU consists of the following:

- 1. Setting of MMU-related registers. Some registers are also partially updated by hardware automatically.
- Recording, deletion, and reading of TLB entries. There are two methods of recording UTLB entries: by using the LDTLB instruction, or by writing directly to the memory-mapped UTLB. ITLB entries can only be recorded by writing directly to the memory-mapped ITLB. Deleting or reading UTLB/ITLB entries is enabled by accessing the memory-mapped UTLB/ITLB.
- MMU exception handling. When an MMU exception occurs, processing is performed based on information set by hardware.

7.5.3 MMU Instruction (LDTLB)

A TLB load instruction (LDTLB) is provided for recording UTLB entries. When an LDTLB instruction is issued, the SH-4A copies the contents of the PTEH and PTEL registers (as well as the contents of PTEA in TLB extended mode) to the UTLB entry indicated by the URC bit in MMUCR. ITLB entries are not updated by the LDTLB instruction, and therefore address translation information purged from the UTLB entry may still remain in the ITLB entry. As the LDTLB instruction changes address translation information, ensure that it is issued by a program in the P1 or P2 area.

After the LDTLB instruction has been executed, execute one of the following three methods before an access (include an instruction fetch) the area where TLB is used to translate the address is performed.

- 1. Execute a branch using the RTE instruction. In this case, the branch destination may be the area where TLB is used to translate the address.
- 2. Execute the ICBI instruction for any address (including non-cacheable area).
- 3. If the LT bit in IRMCR is "0" (the value after a reset) before executing the LDTLB instruction, the specific instruction does not need to be executed. However, note that the CPU processing performance will be lowered because the instruction fetch is performed again for the next instruction after MMUCR has been updated.

Note that the method 3 may not be guaranteed in the future SuperH Series. Therefore, it is recommended that the method 1 or 2 should be used for being compatible with the future SuperH Series.



The operation of the LDTLB instruction is shown in figures 7.16 and 7.17.




Figure 7.16 Operation of LDTLB Instruction (TLB Compatible Mode)




Figure 7.17 Operation of LDTLB Instruction (TLB Extended Mode)

7.5.4 Hardware ITLB Miss Handling

In an instruction access, the SH-4A searches the ITLB. If it cannot find the necessary address translation information (ITLB miss occurred), the UTLB is searched by hardware, and if the necessary address translation information is present, it is recorded in the ITLB. This procedure is known as hardware ITLB miss handling. If the necessary address translation information is not found in the UTLB search, an instruction TLB miss exception is generated and processing passes to software.

7.5.5 Avoiding Synonym Problems

When information on 1- or 4-Kbyte pages is written as TLB entries, a synonym problem may arise. The problem is that, when a number of virtual addresses are mapped onto a single physical address, the same physical address data is written to a number of cache entries, and it becomes impossible to guarantee data integrity. This problem does not occur with the instruction TLB and instruction cache because only data is read in these cases. In the SH-4A, entry specification is performed using bits 12 to 5 of the virtual address in order to achieve fast operand cache operation. However, bits 12 to 10 of the virtual address in the case of a 4-Kbyte page, are subject to address translation. As a result, bits 12 to 10 of the physical address after translation may differ from bits 12 to 10 of the virtual address.

Consequently, the following restrictions apply to the writing of address translation information as UTLB entries.

- 1. When address translation information whereby a number of 1-Kbyte page UTLB entries are translated into the same physical address is written to the UTLB, ensure that the VPN[12:10] values are the same.
- 2. When address translation information whereby a number of 4-Kbyte page UTLB entries are translated into the same physical address is written to the UTLB, ensure that the VPN[12] value is the same.
- 3. Do not use 1-Kbyte page UTLB entry physical addresses with UTLB entries of a different page size.
- 4. Do not use 4-Kbyte page UTLB entry physical addresses with UTLB entries of a different page size.

The above restrictions apply only when performing accesses using the cache.

When the cache size is changed from 32 Kbytes to some other size, both the page sizes for which the synonym problem can occur and the VPN bit positions that are required to be made the same will differ from the above description. Table 7.2 lists the page sizes for which the synonym problem may occur for cache sizes from 8 Kbytes to 64 Kbytes.

Table 7.2 Cache Size and Synonym Problem Avoidance Measures

Cache Size	Page Sizes for which the Synonym Problem may Occur	VPN Bit Positions that are Recorded so as to be Equal
8 Kbytes	1-Kbyte pages	VPN[10]
16 Kbytes	1-Kbyte pages	VPN[11:10]
32 Kbytes	1-Kbyte pages	VPN[12:10]
	4-Kbyte pages	VPN[12]
64 Kbytes	1-Kbyte pages	VPN[13:10]
	4-Kbyte pages	VPN[13:12]

Note: • For the future expansion of the SuperH RISC engine family, when the same physical memory is used for the address translation information of a number of addresses, ensure that VPN[20:10] values are the same. Do not use the same physical address with the address translation information of a different page size.



7.6 MMU Exceptions

There are seven MMU exceptions: instruction TLB multiple hit exception, instruction TLB miss exception, instruction TLB protection violation exception, data TLB multiple hit exception, data TLB miss exception, data TLB protection violation exception, and initial page write exception. Refer to figures 7.9, 7.10, 7.14, 7.15, and section 5, Exception Handling for the conditions under which each of these exceptions occurs.

7.6.1 Instruction TLB Multiple Hit Exception

An instruction TLB multiple hit exception occurs when more than one ITLB entry matches the virtual address to which an instruction access has been made. If multiple hits occur when the UTLB is searched by hardware in hardware ITLB miss handling, an instruction TLB multiple hit exception will result.

When an instruction TLB multiple hit exception occurs, a reset is executed and cache coherency is not guaranteed.

(1) Hardware Processing

In the event of an instruction TLB multiple hit exception, hardware carries out the following processing:

- 1. Sets the virtual address at which the exception occurred in TEA.
- 2. Sets exception code H'000 in EXPEVT.
- 3. Branches to the reset handling routine (H'A000 0000).

(2) Software Processing (Reset Routine)

The ITLB entries which caused the multiple hit exception are checked in the reset handling routine. This exception is intended for use in program debugging, and should not normally be generated.

7.6.2 Instruction TLB Miss Exception

An instruction TLB miss exception occurs when address translation information for the virtual address to which an instruction access is made is not found in the UTLB entries by the hardware ITLB miss handling routine. The instruction TLB miss exception processing carried out by hardware and software is shown below. This is the same as the processing for a data TLB miss exception.

(1) Hardware Processing

In the event of an instruction TLB miss exception, hardware carries out the following processing:

- 1. Sets the VPN of the virtual address at which the exception occurred in PTEH.
- 2. Sets the virtual address at which the exception occurred in TEA.
- 3. Sets exception code H'040 in EXPEVT.
- 4. Sets the PC value indicating the address of the instruction at which the exception occurred in SPC. If the exception occurred at a delay slot, sets the PC value indicating the address of the delayed branch instruction in SPC.
- 5. Sets the SR contents at the time of the exception in SSR. The R15 contents at this time are saved in SGR.
- 6. Sets the MD bit in SR to "1", and switches to privileged mode.
- 7. Sets the BL bit in SR to "1", and masks subsequent exception requests.
- 8. Sets the RB bit in SR to "1".
- 9. Branches to the address obtained by adding offset H'0000 0400 to the contents of VBR, and starts the instruction TLB miss exception handling routine.



(2) Software Processing (Instruction TLB Miss Exception Handling Routine)

Software is responsible for searching the external memory page table and assigning the necessary page table entry. Software should carry out the following processing in order to find and assign the necessary page table entry.

- 1. In TLB compatible mode, write to the PTEL register the values of the PPN, PR, SZ, C, D, SH, V, and WT bits in the page table entry stored in the address translation table for external memory. In TLB extended mode, write to the PTEL and PTEA registers the values of the PPN, EPR, ESZ, C, D, SH, V, and WT bits in the page table entry stored in the address translation table for external memory.
- 2. When the entry to be replaced in entry replacement is specified by software, write the value to the URC bits in MMUCR. If URC is greater than URB at this time, the value should be changed to an appropriate value after issuing an LDTLB instruction.
- 3. In TLB compatible mode, execute the LDTLB instruction and write the contents of the PTEH and PTEL registers to the TLB.
 - In TLB extended mode, execute the LDTLB instruction and write the contents of the PTEH, PTEL, and PTEA registers to the UTLB.
- 4. Finally, execute the exception handling return instruction (RTE) to terminate the exception handling routine and return control to the normal flow. The RTE instruction should be issued at least one instruction after the LDTLB instruction.

7.6.3 Instruction TLB Protection Violation Exception

An instruction TLB protection violation exception occurs when, even though an ITLB entry contains address translation information matching the virtual address to which an instruction access is made, the actual access type is not permitted by the access right specified by the PR or EPR bit. The instruction TLB protection violation exception processing carried out by hardware and software is shown below.

(1) Hardware Processing

In the event of an instruction TLB protection violation exception, hardware carries out the following processing:

- 1. Sets the VPN of the virtual address at which the exception occurred in PTEH.
- 2. Sets the virtual address at which the exception occurred in TEA.
- 3. Sets exception code H'0A0 in EXPEVT.
- 4. Sets the PC value indicating the address of the instruction at which the exception occurred in SPC. If the exception occurred at a delay slot, sets the PC value indicating the address of the delayed branch instruction in SPC.
- 5. Sets the SR contents at the time of the exception in SSR. The R15 contents at this time are saved in SGR.
- 6. Sets the MD bit in SR to "1", and switches to privileged mode.
- 7. Sets the BL bit in SR to "1", and masks subsequent exception requests.
- 8. Sets the RB bit in SR to "1".
- 9. Branches to the address obtained by adding offset H'0000 0100 to the contents of VBR, and starts the instruction TLB protection violation exception handling routine.

(2) Software Processing (Instruction TLB Protection Violation Exception Handling Routine)

Resolve the instruction TLB protection violation, execute the exception handling return instruction (RTE), terminate the exception handling routine, and return control to the normal flow. The RTE instruction should be issued at least one instruction after the LDTLB instruction.



R01UH0286EJ0110

7.6.4 Data TLB Multiple Hit Exception

A data TLB multiple hit exception occurs when more than one UTLB entry matches the virtual address to which a data access has been made.

When a data TLB multiple hit exception occurs, a reset is executed, and cache coherency is not guaranteed. The contents of PPN in the UTLB prior to the exception may also be corrupted.

(1) Hardware Processing

In the event of a data TLB multiple hit exception, hardware carries out the following processing:

- 1. Sets the virtual address at which the exception occurred in TEA.
- 2. Sets exception code H'000 in EXPEVT.
- 3. Branches to the reset handling routine (H'A000 0000).

(2) Software Processing (Reset Routine)

The UTLB entries which caused the multiple hit exception are checked in the reset handling routine. This exception is intended for use in program debugging, and should not normally be generated.

7.6.5 Data TLB Miss Exception

A data TLB miss exception occurs when address translation information for the virtual address to which a data access is made is not found in the UTLB entries. The data TLB miss exception processing carried out by hardware and software is shown below.

(1) Hardware Processing

In the event of a data TLB miss exception, hardware carries out the following processing:

- 1. Sets the VPN of the virtual address at which the exception occurred in PTEH.
- 2. Sets the virtual address at which the exception occurred in TEA.
- 3. Sets exception code H'040 in the case of a read, or H'060 in the case of a write in EXPEVT (OCBP, OCBWB: read; OCBI, MOVCA.L: write).
- 4. Sets the PC value indicating the address of the instruction at which the exception occurred in SPC. If the exception occurred at a delay slot, sets the PC value indicating the address of the delayed branch instruction in SPC.
- 5. Sets the SR contents at the time of the exception in SSR. The R15 contents at this time are saved in SGR.
- 6. Sets the MD bit in SR to "1", and switches to privileged mode.
- 7. Sets the BL bit in SR to "1", and masks subsequent exception requests.
- 8. Sets the RB bit in SR to "1".
- 9. Branches to the address obtained by adding offset H'0000 0400 to the contents of VBR, and starts the data TLB miss exception handling routine.



R01UH0286EJ0110

(2) Software Processing (Data TLB Miss Exception Handling Routine)

Software is responsible for searching the external memory page table and assigning the necessary page table entry. Software should carry out the following processing in order to find and assign the necessary page table entry.

- 1. In TLB compatible mode, write to the PTEL register the values of the PPN, PR, SZ, C, D, SH, V, and WT bits in the page table entry stored in the address translation table for external memory.
 - In TLB extended mode, write to the PTEL and PTEA registers the values of the PPN, EPR, ESZ, C, D, SH, V, and WT bits in the page table entry stored in the address translation table for external memory.
- 2. When the entry to be replaced in entry replacement is specified by software, write the value to the URC bits in MMUCR. If URC is greater than URB at this time, the value should be changed to an appropriate value after issuing an LDTLB instruction.
- 3. In TLB compatible mode, execute the LDTLB instruction and write the contents of the PTEH and PTEL registers to the TLB
 - In TLB extended mode, execute the LDTLB instruction and write the contents of the PTEH, PTEL, and PTEA registers to the UTLB.
- 4. Finally, execute the exception handling return instruction (RTE), terminate the exception handling routine, and return control to the normal flow. The RTE instruction should be issued at least one instruction after the LDTLB instruction.

7.6.6 Data TLB Protection Violation Exception

A data TLB protection violation exception occurs when, even though a UTLB entry contains address translation information matching the virtual address to which a data access is made, the actual access type is not permitted by the access right specified by the PR or EPR bit. The data TLB protection violation exception processing carried out by hardware and software is shown below.

(1) Hardware Processing

In the event of a data TLB protection violation exception, hardware carries out the following processing:

- 1. Sets the VPN of the virtual address at which the exception occurred in PTEH.
- 2. Sets the virtual address at which the exception occurred in TEA.
- 3. Sets exception code H'0A0 in the case of a read, or H'0C0 in the case of a write in EXPEVT (OCBP, OCBWB: read; OCBI, MOVCA.L: write).
- 4. Sets the PC value indicating the address of the instruction at which the exception occurred in SPC. If the exception occurred at a delay slot, sets the PC value indicating the address of the delayed branch instruction in SPC.
- 5. Sets the SR contents at the time of the exception in SSR. The R15 contents at this time are saved in SGR.
- 6. Sets the MD bit in SR to "1", and switches to privileged mode.
- 7. Sets the BL bit in SR to "1", and masks subsequent exception requests.
- 8. Sets the RB bit in SR to "1".
- 9. Branches to the address obtained by adding offset H'0000 0100 to the contents of VBR, and starts the data TLB protection violation exception handling routine.

(2) Software Processing (Data TLB Protection Violation Exception Handling Routine)

Resolve the data TLB protection violation, execute the exception handling return instruction (RTE), terminate the exception handling routine, and return control to the normal flow. The RTE instruction should be issued at least one instruction after the LDTLB instruction.



7.6.7 Initial Page Write Exception

An initial page write exception occurs when the D bit is "0" even though a UTLB entry contains address translation information matching the virtual address to which a data access (write) is made, and the access is permitted. The initial page write exception processing carried out by hardware and software is shown below.

(1) Hardware Processing

In the event of an initial page write exception, hardware carries out the following processing:

- 1. Sets the VPN of the virtual address at which the exception occurred in PTEH.
- 2. Sets the virtual address at which the exception occurred in TEA.
- 3. Sets exception code H'080 in EXPEVT.
- 4. Sets the PC value indicating the address of the instruction at which the exception occurred in SPC. If the exception occurred at a delay slot, sets the PC value indicating the address of the delayed branch instruction in SPC.
- 5. Sets the SR contents at the time of the exception in SSR. The R15 contents at this time are saved in SGR.
- 6. Sets the MD bit in SR to "1", and switches to privileged mode.
- 7. Sets the BL bit in SR to "1", and masks subsequent exception requests.
- 8. Sets the RB bit in SR to "1".
- 9. Branches to the address obtained by adding offset H'0000 0100 to the contents of VBR, and starts the initial page write exception handling routine.

(2) Software Processing (Initial Page Write Exception Handling Routine)

Software is responsible for the following processing:

- 1. Retrieve the necessary page table entry from external memory.
- 2. Write "1" to the D bit in the external memory page table entry.
- 3. In TLB compatible mode, write to the PTEL register the values of the PPN, PR, SZ, C, D, SH, V, and WT bits in the page table entry stored in the address translation table for external memory.
 - In TLB extended mode, write to the PTEL and PTEA registers the values of the PPN, EPR, ESZ, C, D, SH, V, and WT bits in the page table entry stored in the address translation table for external memory.
- 4. When the entry to be replaced in entry replacement is specified by software, write that value to the URC bits in MMUCR. If URC is greater than URB at this time, the value should be changed to an appropriate value after issuing an LDTLB instruction.
- 5. In TLB compatible mode, execute the LDTLB instruction and write the contents of the PTEH and PTEL registers to the TLB.
 - In TLB extended mode, execute the LDTLB instruction and write the contents of the PTEH, PTEL, and PTEA registers to the UTLB.
- 6. Finally, execute the exception handling return instruction (RTE), terminate the exception handling routine, and return control to the normal flow. The RTE instruction should be issued at least one instruction after the LDTLB instruction.



7.7 Memory-Mapped TLB Configuration

To enable the ITLB and UTLB to be managed by software, their contents are allowed to be read from and written to by a program in the P1/P2 area with a MOV instruction in privileged mode. Operation is not guaranteed if access is made from a program in another area.

After the memory-mapped TLB has been accessed, execute one of the following three methods before an access (including an instruction fetch) to an area other than the P1/P2 area is performed.

- 1. Execute a branch using the RTE instruction. In this case, the branch destination may be an area other than the P1/P2 area
- 2. Execute the ICBI instruction for any address (including non-cacheable area).
- 3. If the MT bit in IRMCR is "0" (the value after a reset) before accessing the memory-mapped TLB, the specific instruction does not need to be executed. However, note that the CPU processing performance will be lowered because the instruction fetch is performed again for the next instruction after MMUCR has been updated.

Note that the method 3 may not be guaranteed in the future SuperH Series. Therefore, it is recommended that the method 1 or 2 should be used for being compatible with the future SuperH Series.

The ITLB and UTLB are allocated to the P4 area in the virtual address space.

In TLB compatible mode, VPN, V, and ASID in the ITLB can be accessed as an address array, PPN, V, SZ, PR, C, and SH as a data array. VPN, D, V, and ASID in the UTLB can be accessed as an address array, PPN, V, SZ, PR, C, D, WT, and SH as a data array. V and D can be accessed from both the address array side and the data array side.

In TLB extended mode, VPN, V, and ASID in the ITLB can be accessed as an address array, PPN, V, ESZ, EPR, C, and SH as a data array. VPN, D, V, and ASID in the UTLB can be accessed as an address array, PPN, V, ESZ, EPR, C, D, WT, and SH as a data array. V and D can be accessed from both the address array side and the data array side.

In both TLB compatible mode and TLB extended mode, only longword access is possible. Instruction fetches cannot be performed in these areas. For reserved bits, a write value of "0" should be specified; their read value is undefined.

7.7.1 ITLB Address Array

The ITLB address array is allocated to addresses H'F200 0000 to H'F2FF FFFF in the P4 area. An address array access requires a 32-bit address field specification (when reading or writing) and a 32-bit data field specification (when writing). Information for selecting the entry to be accessed is specified in the address field, and VPN, V, and ASID to be written to the address array are specified in the data field.

In the address field, bits [31:24] have the value H'F2 indicating the ITLB address array and the entry is specified by bits [9:8]. As only longword access is used, "0" should be specified for address field bits [1:0].

In the data field, bits [31:10] indicate VPN, bit [8] indicates V, and bits [7:0] indicate ASID.

The following two kinds of operation can be used on the ITLB address array:

- ITLB address array read
 VPN, V, and ASID are read into the data field from the ITLB entry corresponding to the entry set in the address field
- ITLB address array write
 VPN, V, and ASID specified in the data field are written to the ITLB entry corresponding to the entry set in the address field.






Figure 7.18 Memory-Mapped ITLB Address Array

7.7.2 ITLB Data Array (TLB Compatible Mode)

The ITLB data array is allocated to addresses H'F300 0000 to H'F37F FFFF in the P4 area. A data array access requires a 32-bit address field specification (when reading or writing) and a 32-bit data field specification (when writing). Information for selecting the entry to be accessed is specified in the address field, and PPN, V, SZ, PR, C, and SH to be written to the data array are specified in the data field.

In the address field, bits [31:23] have the value H'F30 indicating ITLB data array and the entry is specified by bits [9:8].

In the data field, bits [28:10] indicate PPN, bit [8] indicates V, bits [7] and [4] indicate SZ, bit [6] indicates PR, bit [3] indicates C, and bit [1] indicates SH.

The following two kinds of operation can be used on ITLB data array:

- ITLB data array read
 PPN, V, SZ, PR, C, and SH are read into the data field from the ITLB entry corresponding to the entry set in the address field.
- 2. ITLB data array write PPN, V, SZ, PR, C, and SH specified in the data field are written to the ITLB entry corresponding to the entry set in the address field.




Figure 7.19 Memory-Mapped ITLB Data Array (TLB Compatible Mode)

7.7.3 ITLB Data Array (TLB Extended Mode)

In TLB extended mode the names of the data arrays have been changed from ITLB data array to ITLB data array 1, ITLB data array 2 is added, and the EPR and ESZ bits are accessible. In TLB extended mode, the PR and SZ bits of ITLB data array 1 are reserved and 0 should be specified as the write value for these bits. In addition, after a write to ITLB data array 1 is performed, a write to ITLB data array 2 of the same entry should always be performed.

In TLB compatible mode (MMUCR.ME = 0), ITLB data array 2 cannot be accessed. Operation if it is accessed is not guaranteed.

(1) ITLB Data Array 1

In TLB extended mode, bits 7, 6, and 4 in the data field, which correspond to the PR and SZ bits in compatible mode, are reserved. Specify 0 as the write value for these bits.




Figure 7.20 Memory-Mapped ITLB Data Array 1 (TLB Extended Mode)

(2) ITLB Data Array 2

The ITLB data array is allocated to addresses HF380 0000 to HF3FF FFFF in the P4 area. Access to data array 2 requires a 32-bit address field specification (when reading or writing) and a 32-bit data field specification (when writing). Information for selecting the entry to be accessed is specified in the address field, and EPR and ESZ to be written to data array 2 are specified in the data field.

In the address field, bits [31:23] have the value H'F38 indicating ITLB data array 2 and the entry is specified by bits [9:8].

In the data field, bits [13], [11], [10], and [8] indicate EPR[5], [3], [2], and [0], and bits [7:4] indicate ESZ, respectively.

The following two kinds of operation can be applied to ITLB data array 2:

- 1. ITLB data array 2 read
 - EPR and ESZ are read into the data field from the ITLB entry corresponding to the entry set in the address field.
- 2. ITLB data array 2 write
 - EPR and ESZ specified in the data field are written to the ITLB entry corresponding to the entry set in the address field.






Figure 7.21 Memory-Mapped ITLB Data Array 2 (TLB Extended Mode)

7.7.4 UTLB Address Array

The UTLB address array is allocated to addresses H'F600 0000 to H'F6FF FFFF in the P4 area. An address array access requires a 32-bit address field specification (when reading or writing) and a 32-bit data field specification (when writing). Information for selecting the entry to be accessed is specified in the address field, and VPN, D, V, and ASID to be written to the address array are specified in the data field.

In the address field, bits [31:20] have the value H'F60 indicating the UTLB address array and the entry is specified by bits [13:8]. Bit [7] that is the association bit (A bit) in the address field specifies whether address comparison is performed in a write to the UTLB address array.

In the data field, bits [31:10] indicate VPN, bit [9] indicates D, bit [8] indicates V, and bits [7:0] indicate ASID.

The following three kinds of operation can be used on the UTLB address array:

1. UTLB address array read

VPN, D, V, and ASID are read into the data field from the UTLB entry corresponding to the entry set in the address field. In a read, associative operation is not performed regardless of whether the association bit specified in the address field is "1" or "0".

2. UTLB address array write (non-associative)

VPN, D, V, and ASID specified in the data field are written to the UTLB entry corresponding to the entry set in the address field. The A bit in the address field should be cleared to "0".

3. UTLB address array write (associative)

When a write is performed with the A bit in the address field set to "1", comparison of all the UTLB entries is carried out using the VPN specified in the data field and ASID in PTEH. The usual address comparison rules are followed, but if a UTLB miss occurs, the result is no operation, and an exception is not generated. If the comparison identifies a UTLB entry corresponding to the VPN specified in the data field, D and V specified in the data field are written to that entry. This associative operation is simultaneously carried out on the ITLB, and if a matching entry is found in the ITLB, V is written to that entry. Even if the UTLB comparison results in no operation, a write to the ITLB is performed as long as a matching entry is found in the ITLB. If there is a match in both the UTLB and ITLB, the UTLB information is also written to the ITLB.






Figure 7.22 Memory-Mapped UTLB Address Array

7.7.5 UTLB Data Array (TLB Compatible Mode)

The UTLB data array is allocated to addresses H'F700 0000 to H'F7FF FFFF in the P4 area. A data array access requires a 32-bit address field specification (when reading or writing) and a 32-bit data field specification (when writing). Information for selecting the entry to be accessed is specified in the address field, and PPN, V, SZ, PR, C, D, SH, and WT to be written to data array are specified in the data field.

In the address field, bits [31:20] have the value H'F70 indicating UTLB data array and the entry is specified by bits [13:8].

In the data field, bits [28:10] indicate PPN, bit [8] indicates V, bits [7] and [4] indicate SZ, bits [6:5] indicate PR, bit [3] indicates C, bit [2] indicates D, bit [1] indicates SH, and bit [0] indicates WT.

The following two kinds of operation can be used on UTLB data array:

- 1. UTLB data array read
 - PPN, V, SZ, PR, C, D, SH, and WT are read into the data field from the UTLB entry corresponding to the entry set in the address field.
- 2. UTLB data array write
 - PPN, V, SZ, PR, C, D, SH, and WT specified in the data field are written to the UTLB entry corresponding to the entry set in the address field.




Figure 7.23 Memory-Mapped UTLB Data Array (TLB Compatible Mode)

7.7.6 UTLB Data Array (TLB Extended Mode)

In TLB extended mode, the names of the data arrays have been changed from UTLB data array to UTLB data array 1, UTLB data array 2 is added, and the EPR and ESZ bits are accessible. In TLB extended mode, the PR and SZ bits of UTLB data array 1 are reserved and 0 should be specified as the write value for these bits. In addition, when a write to UTLB data array 1 is performed, a write to UTLB data array 2 of the same entry should always be performed after that.

In TLB compatible mode (MMUCR.ME = 0), UTLB data array 2 cannot be accessed. Operation if they are accessed is not guaranteed.

(1) UTLB Data Array 1

In TLB extended mode, bits 7 to 4 in the data field, which correspond to the PR and SZ bits in compatible mode, are reserved. Specify 0 as the write value for these bits.




Figure 7.24 Memory-Mapped UTLB Data Array 1 (TLB Extended Mode)

(2) UTLB Data Array 2

The UTLB data array is allocated to addresses H'F780 0000 to H'F7FF FFFF in the P4 area. Access to data array 2 requires a 32-bit address field specification (when reading or writing) and a 32-bit data field specification (when writing). Information for selecting the entry to be accessed is specified in the address field, and EPR and ESZ to be written to data array 2 are specified in the data field.

In the address field, bits [31:20] have the value H'F78 indicating UTLB data array 2 and the entry is specified by bits [13:8].

In the data field, bits [13:8] indicate EPR, and bits [7:4] indicate ESZ, respectively.

The following two kinds of operation can be applied to UTLB data array 2:

- UTLB data array 2 read
 EPR and ESZ are read into the data field from the UTLB entry corresponding to the entry set in the address field.
- UTLB data array 2 write
 EPR and ESZ specified in the data field are written to the UTLB entry corresponding to the entry set in the address field.







Figure 7.25 Memory-Mapped UTLB Data Array 2 (TLB Extended Mode)



Section 8 Caches

The SH-4A has an on-chip 32-Kbyte instruction cache (IC) for instructions and an on-chip 32-Kbyte operand cache (OC) for data.

8.1 Overview

Table 8.1 shows the overview of caches.

The SH-4A supports two 32-byte store queues (SQs) to perform high-speed writes to external memory. The overview of the store queues is given in table 8.2.

Table 8.1 Overview of Cache

Item	Instruction Cache	Operand Cache
Capacity	32-Kbyte cache	32-Kbyte cache
Type	4-way set-associative, virtual address index/physical address tag	4-way set-associative, virtual address index/physical address tag
Line size	32 bytes	32 bytes
Entries	256 entries/way	256 entries/way
Write method	_	Copy-back/write-through selectable
Replacement method	LRU (least-recently-used) algorithm	LRU (least-recently-used) algorithm

Table 8.2 Overview of Store Queue

Item	Store Queues
Capacity	32 bytes × 2
Addresses	H'E000 0000 to H'E3FF FFFF
Write	Store instruction (1-cycle write)
Write-back	Prefetch instruction (PREF instruction)
Access right	When MMU is disabled: Determined by SQMD bit in MMUCR
	When MMU is enabled: Determined by PR for each page

The operand cache of the SH-4A is 4-way set associative, each may comprising 256 cache lines. Figure 8.1 shows the configuration of the operand cache.

The instruction cache is 4-way set-associative, each way comprising 256 cache lines. Figure 8.2 shows the configuration of the instruction cache.

The SH-4A has an IC way prediction scheme to reduce power consumption. In addition, memory-mapped associative writing, which is detectable as an exception, can be enabled by using the unsupported function detection exception register (EXPMASK). For details, see section 5, Exception Handling.






Figure 8.1 Configuration of Operand Cache (Cache size = 32 Kbytes)




Figure 8.2 Configuration of Instruction Cache (Cache size = 32 Kbytes)

(1) Tag

Stores the upper 19 bits of the 29-bit physical address of the data line to be cached. The tag is not initialized by a hardware reset.

(2) V bit (validity bit)

Indicates that valid data is stored in the cache line. When this bit is "1", the cache line data is valid. The V bit is initialized to "0" by a hardware reset, but retains its value in a manual reset.

(3) U bit (dirty bit)

The U bit is set to "1" if data is written to the cache line while the cache is being used in copy-back mode. That is, the U bit indicates a mismatch between the data in the cache line and the data in external memory. The U bit is never set to "1" while the cache is being used in write-through mode, unless it is modified by accessing the memory-mapped cache (see section 8.6, Memory-Mapped Cache Configuration). The U bit is initialized to "0" by a hardware reset.

(4) Data array

The data field holds 32 bytes (256 bits) of data per cache line. The data array is not initialized by a hardware reset.

(5) LRU

In a 4-way set-associative method, up to 4 items of data can be registered in the cache at each entry address. When an entry is registered, the LRU bit indicates which of the 4 ways it is to be registered in. The LRU mechanism uses 6 bits of each entry, and its usage is controlled by hardware. The LRU (least-recently-used) algorithm is used for way selection, and selects the less recently accessed way. The LRU bits are initialized to "0" by a hardware reset. The LRU bits cannot be read from or written to by software.



8.2 Register Descriptions

The following registers are related to cache.

Table 8.3 Register Configuration

Register Name	Abbreviation	After Reset	P4 Address	Size	Page
Cache control register	CCR	H'0000 0000	H'FF00 001C	32	8-4
Queue address control register 0	QACR0	Undefined	H'FF00 0038	32	8-6
Queue address control register 1	QACR1	Undefined	H'FF00 003C	32	8-6
On-chip memory control register	RAMCR	H'0000 0000	H'FF00 0074	32	8-7

Note: • The P4 address applies when the P4 area of the virtual address space is used. When the upper three bits of the 32-bit P4 area address are cleared to "0", the result is an area 7 address. This address is used when accessing area 7 of the physical address space using the TLB.


8.2.1 Cache Control Register (CCR)

The CCR register controls the cache operating mode, the cache write mode, and invalidation of all cache entries.

CCR modifications must only be made by a program in the non-cacheable P2 area or IL memory. After CCR has been updated, execute one of the following three methods before an access (including an instruction fetch) to the cacheable area is performed.

- 1. Execute a branch using the RTE instruction. In this case, the branch destination may be the cacheable area.
- 2. Execute the ICBI instruction for any address (including non-cacheable area).
- 3. If the R2 bit in IRMCR is "0" (the value after a reset) before updating CCR, the specific instruction does not need to be executed. However, note that the CPU processing performance will be lowered because the instruction fetch is performed again for the next instruction after CCR has been updated.

Note that the method 3 may not be guaranteed in the future SuperH Series. Therefore, it is recommended that the method 1 or 2 should be used for being compatible with the future SuperH Series.



<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31 to 12	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
11	ICI	0	0	W	IC Invalidation Bit
					When "1" is written to this bit, the V bits of all IC entries are cleared to "0". This bit is always read as "0".
10, 9	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".



Bit	Abbreviation	After Reset	R	W	Description
8	ICE	0	R	W	IC Enable Bit
					Selects whether the IC is used. Note however when address translation is performed, the IC cannot be used unless the C bit in the page management information is also "1".
					0: IC not used
					1: IC used
7 to 4	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
3	OCI	0	0	W	OC Invalidation Bit
					When "1" is written to this bit, the V and U bits of all OC entries are cleared to "0". This bit is always read as "0".
2	СВ	0	R	W	Copy-Back Bit
					Indicates the P1 area cache write mode.
					0: Write-through mode
					1: Copy-back mode
1	WT	0	R	W	Write-Through Mode
					Indicates the P0, U0, and P3 area cache write mode. When address translation is performed, the value of the WT bit in the page management information has priority.
					0: Copy-back mode
					1: Write-through mode
0	OCE	0	R	W	OC Enable Bit
					Selects whether the OC is used. Note however when address translation is performed, the OC cannot be used unless the C bit in the page management information is also "1".
					0: OC not used
					1: OC used




8.2.2 Queue Address Control Register 0 (QACR0)

The QACR0 register specifies the area onto which store queue 0 (SQ0) is mapped when the MMU is disabled.

Queue Address Control Register 0 (QACR0)

<P4 address: location H'FF00 0038>



<After Reset: Undefined>


Bit	Abbreviation	After Reset	R	W	Description
31 to 5	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
4 to 2	AREA0	Undefined	R	W	When the MMU is disabled, these bits generate physical address bits [28:26] for SQ0.
1, 0	_	All 0	0	0	Reserved Bits These bits are always read as "0". The write value should always be "0".

8.2.3 Queue Address Control Register 1 (QACR1)

The QACR1 register specifies the area onto which store queue 1 (SQ1) is mapped when the MMU is disabled.

Queue Address Control Register 1 (QACR1)

<P4 address: location H'FF00 003C>



<After Reset: Undefined>

Bit	Abbreviation	After Reset	R	W	Description
31 to 5	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
4 to 2	AREA1	Undefined	R	W	When the MMU is disabled, these bits generate physical address bits [28:26] for SQ1.
1, 0	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".




8.2.4 On-Chip Memory Control Register (RAMCR)

The RAMCR register controls the number of ways in the IC and OC and prediction of the IC way.

The RAMCR register modifications must only be made by a program in the non-cacheable P2 area. After RAMCR has been updated, execute one of the following three methods before an access (including an instruction fetch) to the cacheable area, the IL memory area or the OL memory area is performed.

- 1. Execute a branch using the RTE instruction. In this case, the branch destination may be the cacheable area, the IL memory area or the OL memory area.
- 2. Execute the ICBI instruction for any address (including non-cacheable area).
- 3. If the R2 bit in IRMCR is "0" (the value after a reset) before updating RAMCR, the specific instruction does not need to be executed. However, note that the CPU processing performance will be lowered because the instruction fetch is performed again for the next instruction after RAMCR has been updated.

Note that the method 3 may not be guaranteed in the future SuperH Series. Therefore, it is recommended that the method 1 or 2 should be used for being compatible with the future SuperH Series.



<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31 to 10	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
9	RMD	0	R	W	On-Chip Memory Access Mode Bit
					For details, see section 9.3.5, On-Chip Memory Protection Functions.
8	RP	0	R	W	On-Chip Memory Protection Enable Bit
					For details, see section 9.3.5, On-Chip Memory Protection Functions.
7	IC2W	0	R	W	IC Two-Way Mode Bit
					0: IC is a four-way operation
					1: IC is a two-way operation
					For details, see section 8.4.3, IC Two-Way Mode.
6	OC2W	0	R	W	OC Two-Way Mode Bit
					0: OC is a four-way operation
					1: OC is a two-way operation
					For details, see section 8.3.6, OC Two-Way Mode.
5	ICWPD	0	R	W	IC Way Prediction Stop Bit
					Selects whether the IC way prediction is used.
					0: Instruction cache performs way prediction
					1: Instruction cache does not perform way prediction
4 to 0	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".

8.3 Operand Cache Operation

8.3.1 Read Operation

When the Operand Cache (OC) is enabled (OCE = 1 in CCR) and data is read from a cacheable area, the cache operates as follows:

- 1. The tag, V bit, U bit, and LRU bits on each way are read from the cache line indexed by virtual address bits [12:5].
- 2. The tags read from the each way is compared with bits [28:10] of the physical address resulting from virtual address translation by the MMU:
 - If there is a way whose tag matches and its V bit is "1", see No. 3.
 - If there is no way whose tag matches and its V bit is "1" and the U bit of the way which is selected to replace using the LRU bits is "0", see No. 4.
 - If there is no way whose tag matches and its V bit is "1" and the U bit of the way which is selected to replace using the LRU bits is "1", see No. 5.

3. Cache hit

The data indexed by virtual address bits [4:0] is read from the data field of the cache line on the hitted way in accordance with the access size. Then the LRU bits are updated to indicate the hitted way is the latest one.

4. Cache miss (no write-back)

Data is read into the cache line on the way, which is selected to replace, from the physical address space corresponding to the virtual address. Data reading is performed, using the wraparound method, in order from the quad-word data (8 bytes) including the cache-missed data. When the corresponding data arrives in the cache, the read data is returned to the CPU. While the remaining data on the cache line is being read, the CPU can execute the next processing. When reading of one line of data is completed, the tag corresponding to the physical address is recorded in the cache, "1" is written to the V bit and "0" is written to the U bit on the way. Then the LRU bit is updated to indicate the way is latest one.

5. Cache miss (with write-back)

The tag and data field of the cache line on the way which is selected to replace are saved in the write-back buffer. Then data is read into the cache line on the way which is selected to replace from the physical address space corresponding to the virtual address. Data reading is performed, using the wraparound method, in order from the quad-word data (8 bytes) including the cache-missed data, and when the corresponding data arrives in the cache, the read data is returned to the CPU. While the remaining one cache line of data is being read, the CPU can execute the next processing. When reading of one line of data is completed, the tag corresponding to the physical address is recorded in the cache, "1" is written to the V bit, and "0" to the U bit. And the LRU bits are updated to indicate the way is latest one. The data in the write-back buffer is then written back to external memory.

8.3.2 Prefetch Operation

When the Operand Cache (OC) is enabled (OCE = 1 in CCR) and data is prefetched from a cacheable area, the cache operates as follows:

- 1. The tag, V bit, U bit, and LRU bits on each way are read from the cache line indexed by virtual address bits [12:5].
- 2. The tag, read from each way, is compared with bits [28:10] of the physical address resulting from virtual address translation by the MMU:
 - If there is a way whose tag matches and its V bit is "1", see No. 3.
 - If there is no way whose tag matches and the V bit is "1", and the U bit of the way which is selected to replace using the LRU bits is "0", see No. 4.
 - If there is no way whose tag matches and the V bit is "1", and the U bit of the way which is selected to replace using the LRU bits is "1", see No. 5.



3. Cache hit

Then the LRU bits are updated to indicate the hitted way is the latest one.

4. Cache miss (no write-back)

Data is read into the cache line on the way, which is selected to replace, from the physical address space corresponding to the virtual address. Data reading is performed, using the wraparound method, in order from the quad-word data (8 bytes) including the cache-missed data. In the prefetch operation the CPU doesn't wait the data arrives. While the one cache line of data is being read, the CPU can execute the next processing. When reading of one line of data is completed, the tag corresponding to the physical address is recorded in the cache, "1" is written to the V bit and "0" is written to the U bit on the way. And the LRU bit is updated to indicate the way is latest one.

5. Cache miss (with write-back)

The tag and data field of the cache line on the way which is selected to replace are saved in the write-back buffer. Then data is read into the cache line on the way which is selected to replace from the physical address space corresponding to the virtual address. Data reading is performed, using the wraparound method, in order from the quad-word data (8 bytes) including the cache-missed data. In the prefetch operation the CPU doesn't wait the data arrives. While the one cache line of data is being read, the CPU can execute the next processing. And the LRU bits are updated to indicate the way is latest one. The data in the write-back buffer is then written back to external memory.

8.3.3 Write Operation

When the Operand Cache (OC) is enabled (OCE = 1 in CCR) and data is written to a cacheable area, the cache operates as follows:

- 1. The tag, V bit, U bit, and LRU bits on each way are read from the cache line indexed by virtual address bits [12:5].
- 2. The tag, read from each way, is compared with bits [28:10] of the physical address resulting from virtual address translation by the MMU:
 - If there is a way whose tag matches and its V bit is "1", see No. 3 for copy-back and No. 4 for write-through.
 - I If there is no way whose tag matches and its V bit is "1" and the U bit of the way which is selected to replace using the LRU bits is "0", see No. 5 for copy-back and No. 7 for write-through.
 - If there is no way whose tag matches and its V bit is "1" and the U bit of the way which is selected to replace using the LRU bits is "1", see No. 6 for copy-back and No. 7 for write-through.

3. Cache hit (copy-back)

A data write in accordance with the access size is performed for the data field on the hit way which is indexed by virtual address bits [4:0]. Then "1" is written to the U bit. The LRU bits are updated to indicate the way is the latest one.

4. Cache hit (write-through)

A data write in accordance with the access size is performed for the data field on the hit way which is indexed by virtual address bits [4:0]. A write is also performed to external memory corresponding to the virtual address. Then the LRU bits are updated to indicate the way is the latest one. In this case, the U bit isn't updated.

5. Cache miss (copy-back, no write-back)

A data write in accordance with the access size is performed for the data field on the hit way which is indexed by virtual address bits [4:0]. Then, the data, excluding the cache-missed data which is written already, is read into the cache line on the way which is selected to replace from the physical address space corresponding to the virtual address.

Data reading is performed, using the wraparound method, in order from the quad-word data (8 bytes) including the cache-missed data. While the remaining data on the cache line is being read, the CPU can execute the next processing. When reading of one line of data is completed, the tag corresponding to the physical address is recorded in the cache, "1" is written to the V bit and the U bit on the way. Then the LRU bit is updated to indicate the way is latest one.



6. Cache miss (copy-back, with write-back)

The tag and data field of the cache line on the way which is selected to replace are saved in the write-back buffer. Then a data write in accordance with the access size is performed for the data field on the hit way which is indexed by virtual address bits [4:0]. Then, the data, excluding the cache-missed data which is written already, is read into the cache line on the way which is selected to replace from the physical address space corresponding to the virtual address. Data reading is performed, using the wraparound method, in order from the quad-word data (8 bytes) including the cache-missed data. While the remaining data on the cache line is being read, the CPU can execute the next processing. When reading of one line of data is completed, the tag corresponding to the physical address is recorded in the cache, "1" is written to the V bit and the U bit on the way. Then the LRU bit is updated to indicate the way is latest one. Then the data in the write-back buffer is then written back to external memory.

7. Cache miss (write-through)

A write of the specified access size is performed to the external memory corresponding to the virtual address. In this case, a write to cache is not performed.

8.3.4 Write-Back Buffer

In order to give priority to data reads to the cache and improve performance, the SH-4A has a write-back buffer which holds the relevant cache entry when it becomes necessary to purge a dirty cache entry into external memory as the result of a cache miss. The write-back buffer contains one cache line of data and the physical address of the purge destination.




Figure 8.3 Configuration of Write-Back Buffer

8.3.5 Write-Through Buffer

The SH-4A has a 64-bit buffer for holding write data when writing data in write-through mode or writing to a non-cacheable area. This allows the CPU to proceed to the next operation as soon as the write to the write-through buffer is completed, without waiting for completion of the write to external memory.



Figure 8.4 Configuration of Write-Through Buffer

8.3.6 OC Two-Way Mode

When the OC2W bit in RAMCR is set to "1", OC two-way mode which only uses way 0 and way 1 in the OC is entered. Thus, power consumption can be reduced. In this mode, only way 0 and way 1 are used even if a memory-mapped OC access is made.

The OC2W bit should be modified by a program in the P2 area. At that time, if the valid line has already been recorded in the OC, data should be written back by software, if necessary, "1" should be written to the OCI bit in CCR, and all entries in the OC should be invalid before modifying the OC2W bit.



8.4 Instruction Cache Operation

8.4.1 Read Operation

When the IC is enabled (ICE = 1 in CCR) and instruction fetches are performed from a cacheable area, the instruction cache operates as follows:

- 1. The tag, V bit, U bit and LRU bits on each way are read from the cache line indexed by virtual address bits [12:5].
- 2. The tag, read from each way, is compared with bits [28:10] of the physical address resulting from virtual address translation by the MMU:
 - If there is a way whose tag matches and the V bit is "1", see No. 3.
 - If there is no way whose tag matches and the V bit is "1", see No. 4.
- 3. Cache hit

The data indexed by virtual address bits [4:2] is read as an instruction from the data field on the hit way. The LRU bits are updated to indicate the way is the latest one.

4. Cache miss

Data is read into the cache line on the way which selected using LRU bits to replace from the physical address space corresponding to the virtual address. Data reading is performed, using the wraparound method, in order from the quad-word data (8 bytes) including the cache-missed data, and when the corresponding data arrives in the cache, the read data is returned to the CPU as an instruction. While the remaining one cache line of data is being read, the CPU can execute the next processing. When reading of one line of data is completed, the tag corresponding to the physical address is recorded in the cache, and "1" is written to the V bit, the LRU bits are updated to indicate the way is the latest one.

8.4.2 Prefetch Operation

When the IC is enabled (ICE = 1 in CCR) and instruction prefetches are performed from a cacheable area, the instruction cache operates as follows:

- 1. The tag, V bit, Ubit and LRU bits on each way are read from the cache line indexed by virtual address bits [12:5].
- 2. The tag, read from each way, is compared with bits [28:10] of the physical address resulting from virtual address translation by the MMU:
 - If there is a way whose tag matches and the V bit is "1", see No. 3.
 - If there is no way whose tag matches and the V bit is "1", see No. 4.
- 3. Cache hit

The LRU bits is updated to indicate the way is the latest one.

4. Cache miss

Data is read into the cache line on a way which selected using the LRU bits to replace from the physical address space corresponding to the virtual address. Data reading is performed, using the wraparound method, in order from the quad-word data (8 bytes) including the cache-missed data. In the prefetch operation, the CPU doesn't wait the data arrived. While the one cache line of data is being read, the CPU can execute the next processing. When reading of one line of data is completed, the tag corresponding to the physical address is recorded in the cache, and "1" is written to the V bit, the LRU bits is updated to indicate the way is the latest one.



8.4.3 IC Two-Way Mode

When the IC2W bit in RAMCR is set to "1", IC two-way mode which only uses way 0 and way 1 in the IC is entered. Thus, power consumption can be reduced. In this mode, only way 0 and way 1 are used even if a memory-mapped IC access is made.

The IC2W bit should be modified by a program in the P2 area. At that time, if the valid line has already been recorded in the IC, "1" should be written to the ICI bit in CCR and all entries in the IC should be invalid before modifying the IC2W bit.

8.4.4 Instruction Cache Way Prediction Operation

The SH-4A incorporates an instruction cache (IC) way prediction scheme to reduce power consumption. This is achieved by activating only the data array that corresponds to a predicted way. When way prediction misses occur, data must be re-read from the correct way, which may lead to lower performance in instruction fetching. Setting the ICWPD bit to "1" disables the IC way prediction scheme. Since way prediction misses do not occur in this mode, there is no loss of performance in instruction fetching but the IC consumes more power. The ICWPD bit should be modified by a program in the non-cacheable P2 area. If a valid line has already been recorded in the IC at this time, invalidate all entries in the IC by writing "1" to the ICI bit in the CCR register before modifying the ICWPD bit.



8.5 Cache Operation Instruction

8.5.1 Coherency between Cache and External Memory

(1) Cache Operation Instruction

Coherency between cache and external memory should be assured by software. In the SH-4A, the following six instructions are supported for cache operations. Details of these instructions are given in section 11, Instruction Descriptions of the SH-4A Extended Functions Software Manual.

- Operand cache invalidate instruction: OCBI @Rn
 Operand cache invalidation (no write-back)
- Operand cache purge instruction: OCBP @Rn
 Operand cache invalidation (with write-back)
- Operand cache write-back instruction: OCBWB @Rn
 Operand cache write-back
- Operand cache allocate instruction: MOVCA.L R0,@Rn
 Operand cache allocation
- Instruction cache invalidate instruction: ICBI @Rn Instruction cache invalidation
- Operand access synchronization instruction: SYNCO Wait for data transfer completion

(2) Changes in Instruction Specifications Regarding Coherency Control

Of the operand cache operating instructions, the coherency control-related specifications of OCBI, OCBP, and OCBWB have been changed from those of the SH-4A with H'20-valued VER bits in the processor version register (PVR).

Changes in the invalidate instruction OCBI@Rn

When Rn is designating an address in a non-cacheable area, this instruction is executed as NOP in the SH-4A with H'20-valued VER bits in the processor version register (PVR). In versions of the SH-4A with extended functions, this instruction invalidates the operand cache line designated by way = Rn[14:13] and entry = Rn[12:5] provided that Rn[31:24] = H'F4 (OC address array area). In this process, writing back of the line does not take place even if the line to be invalidated is dirty. This operation is only executable in privileged mode, and an address error exception occurs in user mode. TLB-related exceptions do not occur.

Do not execute this instruction for the memory-mapped array areas and control register areas for which Rn[31:24] is not H'F4, and their reserved areas (H'F0 to H'F5, H'F5 to H'FF).

• Changes in the purge instruction OCBP@Rn

When Rn is designating an address in a non-cacheable area, this instruction is executed as NOP in the SH-4A with H'20-valued VER bits in the processor version register (PVR). In versions of the SH-4A with extended functions, this instruction invalidates the operand cache line designated by way = Rn[14:13] and entry = Rn[12:5] provided that Rn[31:24] = H'F4 (OC address array area). In this process, writing back of the line takes place when the line to be invalidated is dirty. This operation is only executable in privileged mode, and an address error exception occurs in user mode. TLB-related exceptions do not occur.

Do not execute this instruction for the memory-mapped array areas and control register areas for which Rn[31:24] is not H'F4, and their reserved areas (H'F0 to H'F3, H'F5 to H'FF).



• Changes in the write-back instruction OCBWB@Rn


When Rn is designating an address in a non-cacheable area, this instruction is executed as NOP in the SH-4A with H'20-valued VER bits in the processor version register (PVR). In versions of the SH-4A with extended functions, provided that Rn[31:24] = H'F4 (OC address array area), this instruction writes back the operand cache line designated by way = Rn[14:13] and entry = Rn[12:5] if it is dirty and clears the dirty bit to "0". This operation is only executable in privileged mode, and an address error exception occurs in user mode. TLB-related exceptions do not occur.

Do not execute this instruction for the memory-mapped array areas and control register areas for which Rn[31:24] is not H'F4, and their reserved areas (H'F0 to H'F3, H'F5 to H'FF).

8.5.2 Prefetch Operation

The SH-4A supports a prefetch instruction to reduce the cache fill penalty incurred as the result of a cache miss. If it is known that a cache miss will result from a read or write operation, it is possible to fill the cache with data beforehand by means of the prefetch instruction to prevent a cache miss due to the read or write operation, and so improve software performance. If a prefetch instruction is executed for data already held in the cache, or if the prefetch address results in a UTLB miss or a protection violation, the result is no operation, and an exception is not generated. Details of the prefetch instruction are given in section 11, Instruction Descriptions of the SH-4A Extended Functions Software Manual.

Prefetch instruction (OC): PREF @RnPrefetch instruction (IC): PREFI @Rn





8.6 Memory-Mapped Cache Configuration

The IC and OC can be managed by software. The contents of IC data array can be read from or written to by a program in the P2 area by means of a MOV instruction in privileged mode. The contents of IC address array can also be read from or written to in privileged mode by a program in the P2 area or the IL memory area by means of a MOV instruction. Operation is not guaranteed if access is made from a program in another area. In this case, execute one of the following three methods for executing a branch to the P0, U0, P1, or P3 area.

- 1. Execute a branch using the RTE instruction.
- 2. Execute a branch to the P0, U0, P1, or P3 area after executing the ICBI instruction for any address (including non-cacheable area).
- 3. If the MC bit in IRMCR is "0" (the value after a reset) before making an access to the memory-mapped IC, the specific instruction does not need to be executed. However, note that the CPU processing performance will be lowered because the instruction fetch is performed again for the next instruction after making an access to the memory-mapped IC.

Note that the method 3 may not be guaranteed in the future SuperH Series. Therefore, it is recommended that the method 1 or 2 should be used for being compatible with the future SuperH Series.

In privileged mode, the OC contents can be read from or written to by a program in the P1 or P2 area by means of a MOV instruction. Operation is not guaranteed if access is made from a program in another area. The IC and OC are allocated to the P4 area in the virtual address space. Only data accesses can be used on both the IC address array and data array and the OC address array and data array, and accesses are always longword-size. Instruction fetches cannot be performed in these areas. For reserved bits, a write value of "0" should be specified and the read value is undefined.

8.6.1 IC Address Array

The IC address array is allocated to addresses H'F000 0000 to H'F0FF FFFF in the P4 area. An address array access requires a 32-bit address field specification (when reading or writing) and a 32-bit data field specification. The way and entry to be accessed are specified in the address field, and the write tag and V bit are specified in the data field.

In the address field, bits [31:24] have the value H'F0 indicating the IC address array, and the way is specified by bits [14:13] and the entry by bits [12:5]. The association bit (A bit) [3] in the address field specifies whether or not association is performed when writing to the IC address array. As only longword access is used, "0" should be specified for address field bits [1:0].

In the data field, the tag is indicated by bits [31:10], and the V bit by bit [0]. As the IC address array tag is 19 bits in length, data field bits [31:29] are not used in the case of a write in which association is not performed. Data field bits [31:29] are used for the virtual address specification only in the case of a write in which association is performed.

The following three kinds of operation can be used on the IC address array:

- 1. IC address array read
 - The tag and V bit are read into the data field from the IC entry corresponding to the way and entry set in the address field. In a read, associative operation is not performed regardless of whether the association bit specified in the address field is "1" or "0".
- 2. IC address array write (non-associative)
 - The tag and V bit specified in the data field are written to the IC entry corresponding to the way and entry set in the address field. The A bit in the address field should be cleared to "0".
- 3. IC address array write (associative)
 - When a write is performed with the A bit in the address field set to "1", the tag in each way stored in the entry specified in the address field is compared with the tag specified in the data field. The way numbers of bits [14:13] in



the address field are not used. If the MMU is enabled at this time, comparison is performed after the virtual address specified by data field bits [31:10] has been translated to a physical address using the ITLB. If the addresses match and the V bit in the way is "1", the V bit specified in the data field is written into the IC entry. In other cases, no operation is performed. This operation is used to invalidate a specific IC entry. If an ITLB miss occurs during address translation, or the comparison shows a mismatch, an exception is not generated, no operation is performed, and the write is not executed.

Note: • IC address array associative writing function may not be supported in the future SuperH Series. Therefore, it is recommended that the ICBI instruction should be used to operate the IC definitely by handling ITLB miss and reporting ITLB miss exception.




Figure 8.5 Memory-Mapped IC Address Array (Cache size = 32 Kbytes)

8.6.2 IC Data Array

The IC data array is allocated to addresses H'F100 0000 to H'F1FF FFFF in the P4 area. A data array access requires a 32-bit address field specification (when reading or writing) and a 32-bit data field specification. The way and entry to be accessed are specified in the address field, and the longword data to be written is specified in the data field.

In the address field, bits [31:24] have the value H'F1 indicating the IC data array, and the way is specified by bits [14:13] and the entry by bits [12:5]. Address field bits [4:2] are used for the longword data specification in the entry. As only longword access is used, "0" should be specified for address field bits [1:0].

The data field is used for the longword data specification.

The following two kinds of operation can be used on the IC data array:

1. IC data array read

Longword data is read into the data field from the data specified by the longword specification bits in the address field in the IC entry corresponding to the way and entry set in the address field.

2. IC data array write

The longword data specified in the data field is written for the data specified by the longword specification bits in the address field in the IC entry corresponding to the way and entry set in the address field.






Figure 8.6 Memory-Mapped IC Data Array (Cache size = 32 Kbytes)

8.6.3 OC Address Array

The OC address array is allocated to addresses H'F400 0000 to H'F4FF FFFF in the P4 area. An address array access requires a 32-bit address field specification (when reading or writing) and a 32-bit data field specification. The way and entry to be accessed are specified in the address field, and the write tag, U bit, and V bit are specified in the data field.

In the address field, bits [31:24] have the value H'F4 indicating the OC address array, and the way is specified by bits [14:13] and the entry by bits [12:5]. The association bit (A bit) [3] in the address field specifies whether or not association is performed when writing to the OC address array. As only longword access is used, "0" should be specified for address field bits [1:0].

In the data field, the tag is indicated by bits [31:10], the U bit by bit [1], and the V bit by bit [0]. As the OC address array tag is 19 bits in length, data field bits [31:29] are not used in the case of a write in which association is not performed. Data field bits [31:29] are used for the virtual address specification only in the case of a write in which association is performed.

The following three kinds of operation can be used on the OC address array:

1. OC address array read

The tag, U bit, and V bit are read into the data field from the OC entry corresponding to the way and entry set in the address field. In a read, associative operation is not performed regardless of whether the association bit specified in the address field is "1" or "0".

2. OC address array write (non-associative)

The tag, U bit, and V bit specified in the data field are written to the OC entry corresponding to the way and entry set in the address field. The A bit in the address field should be cleared to "0".

When a write is performed to a cache line for which the U bit and V bit are both "1", after write-back of that cache line, the tag, U bit, and V bit specified in the data field are written.

3. OC address array write (associative)

When a write is performed with the A bit in the address field set to "1", the tag in each way stored in the entry specified in the address field is compared with the tag specified in the data field. The way numbers of bits [14:13] in the address field are not used. If the MMU is enabled at this time, comparison is performed after the virtual address specified by data field bits [31:10] has been translated to a physical address using the UTLB. If the addresses match and the V bit in the way is "1", the U bit and V bit specified in the data field are written into the OC entry. In other cases, no operation is performed. This operation is used to invalidate a specific OC entry. If the OC entry U bit is "1", and "0" is written to the V bit or to the U bit, write-back is performed. If a UTLB miss occurs during address translation, or the comparison shows a mismatch, an exception is not generated, no operation is performed, and the write is not executed.

Note: • OC address array associative writing function may not be supported in the future SuperH Series. Therefore, it is recommended that the OCBI, OCBP, or OCBWB instruction should be used to operate the OC definitely by reporting data TLB miss exception.






Figure 8.7 Memory-Mapped OC Address Array (Cache size = 32 Kbytes)

8.6.4 OC Data Array

The OC data array is allocated to addresses H'F500 0000 to H'F5FF FFFF in the P4 area. A data array access requires a 32-bit address field specification (when reading or writing) and a 32-bit data field specification. The way and entry to be accessed are specified in the address field, and the longword data to be written is specified in the data field.

In the address field, bits [31:24] have the value H'F5 indicating the OC data array, and the way is specified by bits [14:13] and the entry by bits [12:5]. Address field bits [4:2] are used for the longword data specification in the entry. As only longword access is used, "0" should be specified for address field bits [1:0].

The data field is used for the longword data specification.

The following two kinds of operation can be used on the OC data array:

1. OC data array read

Longword data is read into the data field from the data specified by the longword specification bits in the address field in the OC entry corresponding to the way and entry set in the address field.

2. OC data array write

The longword data specified in the data field is written for the data specified by the longword specification bits in the address field in the OC entry corresponding to the way and entry set in the address field. This write does not set the U bit to "1" on the address array side.




Figure 8.8 Memory-Mapped OC Data Array (Cache size = 32 Kbytes)

8.6.5 Memory Allocation Associative Write Operation

Associative writing to the IC and OC address arrays may not be supported in future SuperH-family products. The use of instructions ICBI, OCBI, OCBP, and OCBWB is recommended. These instructions handle ITLB misses, and notify instruction TLB miss exceptions and data TLB miss exceptions, thus providing a sure way of controlling the IC and OC. As a transitional measure, the SH-4A generates address errors when this function is used. If compatibility with previous products is a crucial consideration, on the other hand, the MMCAW bit in EXPMASK (H'FF2F 0004) can be set to "1" to enable this function. However, instructions ICBI, OCBI, OCBP, and OCBWB should be used to guarantee compatibility with future SuperH-family products.



8.7 Store Queues

The SH-4A supports two 32-byte store queues (SQs) to perform high-speed writes to external memory.

8.7.1 SQ Configuration

There are two 32-byte store queues, SQ0 and SQ1, as shown in figure 8.9. These two store queues can be set independently.




Figure 8.9 Store Queue Configuration

8.7.2 Writing to SQ

A write to the SQs can be performed using a store instruction for addresses H'E000 0000 to H'E3FF FFFC in the P4 area. A longword or quadword access size can be used. The meanings of the address bits are as follows:

[31:26] : 111000 Store queue specification

[25:6] : Don't care Used for external memory transfer/access right

[5] : 0/1 0: SQ0 specification

1: SQ1 specification

[4:2] : LW specification Specifies longword position in SQ0/SQ1

[1:0] : 00 Fixed at "0"

8.7.3 Transfer to External Memory

Transfer from the SQs to external memory can be performed with a prefetch instruction (PREF). Issuing a PREF instruction for addresses H'E000 0000 to H'E3FF FFFC in the P4 area starts a transfer from the SQs to external memory. The transfer length is fixed at 32 bytes, and the start address is always at a 32-byte boundary. While the contents of one SQ are being transferred to external memory, the other SQ can be written to without a penalty cycle. However, writing to the SQ involved in the transfer to external memory is kept waiting until the transfer is completed.

The physical address bits [28:0] of the SQ transfer destination are specified as shown below, according to whether the MMU is enabled or disabled.

• When MMU is enabled (AT = 1 in MMUCR)

The SQ area (H'E000 0000 to H'E3FF FFFF) is set in VPN of the UTLB, and the transfer destination physical address in PPN. The ASID, V, SZ, SH, PR, and D bits have the same meaning as for normal address translation, but the C and WT bits have no meaning with regard to this page. When a prefetch instruction is issued for the SQ area, address translation is performed and physical address bits [28:10] are generated in accordance with the SZ bit specification. For physical address bits [9:5], the address prior to address translation is generated in the same way as when the MMU is disabled. Physical address bits [4:0] are fixed at "0". Transfer from the SQs to external memory is performed to this address.



• When MMU is disabled (AT = 0 in MMUCR)

The SQ area (H'E000 0000 to H'E3FF FFFF) is specified as the address at which a PREF instruction is issued. The meanings of address bits [31:0] are as follows:

[31:26] : 111000 Store queue specification

[25:6] : Address Transfer destination physical address bits [25:6]

[5] : 0/1 0: SQ0 specification

1: SQ1 specification and transfer destination physical

address bit [5]

[4:2] : Don't care No meaning in a prefetch

[1:0] : 00 Fixed at "0"

Physical address bits [28:26], which cannot be generated from the above address, are generated from QACR0 and QACR1.

QACR0[4:2] : Physical address bits [28:26] corresponding to SQ0 QACR1[4:2] : Physical address bits [28:26] corresponding to SQ1

Physical address bits [4:0] are always fixed at "0" since burst transfer starts at a 32-byte boundary.

8.7.4 Determination of SQ Access Exception

Determination of an exception in a write to an SQ or transfer to external memory (PREF instruction) is performed as follows according to whether the MMU is enabled or disabled. If an exception occurs during a write to an SQ, the SQ contents before the write are retained. If an exception occurs in a data transfer from an SQ to external memory, the transfer to external memory will be aborted.

• When MMU is enabled (AT = 1 in MMUCR)

Operation is in accordance with the address translation information recorded in the UTLB, and the SQMD bit in MMUCR. Write type exception judgment is performed for writes to the SQs, and read type exception judgment for transfer from the SQs to external memory (using a PREF instruction). As a result, a TLB miss exception or protection violation exception is generated as required. However, if SQ access is enabled in privileged mode only by the SQMD bit in MMUCR, an address error will occur even if address translation is successful in user mode.

• When MMU is disabled (AT = 0 in MMUCR)

Operation is in accordance with the SQMD bit in MMUCR.

0: Privileged/user mode access possible

1: Privileged mode access possible

If the SQ area is accessed in user mode when the SQMD bit in MMUCR is set to "1", an address error will occur.

8.7.5 Reading from SQ

In privileged mode in the SH-4A, reading the contents of the SQs may be performed by means of a load instruction for addresses H'FF00 1000 to H'FF00 103C in the P4 area. Only longword access is possible.

[31:6] : H'FF00 1000 Store queue specification [5] : 0/1 0: SQ0 specification

1: SQ1 specification

[4:2] : LW specification Specifies longword position in SQ0/SQ1

[1:0] : 00 Fixed at "0"



This page is blank for reasons of layout.

Section 9 IL Memory/OL Memory

The SH-4A includes two types of memory modules for storage of instructions and data: OL memory and IL memory. The OL memory is suitable for data storage while the IL memory is suitable for instruction storage.

9.1 Overview

(1) OL Memory

Capacity

The OL memory in the SH-4A is 16 Kbytes.

Page

The OL memory is divided into four pages (pages 0A, 0B, 1A and 1B).

Memory map

The OL memory is allocated in the addresses shown in table 9.1 in both the virtual address space and the physical address space.

Table 9.1 OL memory Addresses

Page	Address
Page 0A	H'E500 E000 to H'E500 EFFF
Page 0B	H'E500 F000 to H'E500 FFFF
Page 1A	H'E501 0000 to H'E501 0FFF
Page 1B	H'E501 1000 to H'E501 1FFF

Ports

Each page has three independent read/write ports and is connected to the SuperHyway bus, the cache/RAM internal bus, and operand bus. The operand bus is used when the OL memory is accessed through operand access. The cache/RAM internal bus is used when the OL memory is accessed through instruction fetch. The SuperHyway bus is used for OL memory access from the SuperHyway bus master module.

• Priority

In the event of simultaneous accesses to the same page from different buses, the access requests are processed according to priority. The priority order is: SuperHyway bus > Cache/RAM internal bus > operand bus.

(2) IL Memory

Capacity

The IL memory in the SH-4A is 8 Kbytes.

Page

The IL memory is divided into two pages (pages 0 and 1).

Memory map

The IL memory is allocated to the addresses shown in table 9.2 in both the virtual address space and the physical address space.



Table 9.2 IL Memory Addresses

Page	Address
Page 0	H'E520 0000 to H'E520 0FFF
Page 1	H'E520 1000 to H'E520 1FFF

Ports

The page has three independent read/write ports and is connected to the SuperHyway bus, the cache/RAM internal bus, and the instruction bus. The instruction bus is used when the IL memory is accessed through instruction fetch. The cache/RAM internal bus is used when the IL memory is accessed through operand access. The SuperHyway bus is used for IL memory access from the SuperHyway bus master module.

• Priority

In the event of simultaneous accesses to the same page from different buses, the access requests are processed according to priority. The priority order is: SuperHyway bus > cache/RAM internal bus > instruction bus.

9.2 Register Descriptions

The following registers are related to the on-chip memory.

Table 9.3 Register Configuration

Name	Abbreviation	After Reset	P4 Address	Size	Page
On-chip memory control register	RAMCR	H'0000 0000	H'FF00 0074	32	9-4
OL memory transfer source address register 0	LSA0	Undefined	H'FF00 0050	32	9-5
OL memory transfer source address register 1	LSA1	Undefined	H'FF00 0054	32	9-6
OL memory transfer destination address register 0	LDA0	Undefined	H'FF00 0058	32	9-7
OL memory transfer destination address register 1	LDA1	Undefined	H'FF00 005C	32	9-8


Note: • The P4 address applies when the P4 area of the virtual address space is used. When the upper three bits of the 32-bit P4 area address are cleared to "0", the result is an area 7 address. This address is used when accessing area 7 of the physical address space using the TLB.

9.2.1 On-Chip Memory Control Register (RAMCR)

The RAMCR register controls the protection functions in the on-chip memory.

On-Chip Memory Control Register (RAMCR)

<P4 address: location H'FF00 0074>




<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31to10	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
9	RMD	0	R	W	On-Chip Memory Access Mode Bit
					Specifies the right of access to the on-chip memory from the virtual address space.
					0: An access in privileged mode is allowed
					(An address error exception occurs in user mode)
					1: An access in user/ privileged mode is allowed
8	RP	0	R	W	On-Chip Memory Protection Enable Bit
					Selects whether or not to use the protection functions using ITLB and UTLB for accessing the on-chip memory from the virtual address space.
					0: Protection functions are not used
					1: Protection functions are used
					For further details, refer to section 9.3.5, On-Chip Memory Protection Functions.
7	IC2W	0	R	W	IC Two-Way Mode Bit
					For further details, refer to section 8.4.3, IC Two-Way Mode.
6	OC2W	0	R	W	OC Two-Way Mode Bit
					For further details, refer to section 8.3.6, OC Two-Way Mode.
5	ICWPD	0	R	W	IC Way Prediction Disable Bit
					For further details, refer to section 8.4.4, Instruction Cache Way Prediction Operation.
4 to 0	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".

9.2.2 OL memory Transfer Source Address Register 0 (LSA0)


When MMUCR.AT = "0" or RAMCR.RP = "0", the LSA0 register specifies the transfer source physical address for block transfer to page 0A or 0B of the OL memory.



Bit	Abbreviation	After Reset	R	W	Description
31 to 29	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
28 to 10	L0SADR	Undefined	R	W	OL memory Page 0 Block Transfer Source Address Bits
					When MMUCR.AT = 0 or RAMCR.RP = 0, these bits specify the transfer source physical address for block transfer to page 0A or 0B in the OL memory.
9 to 6	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
5 to 0	L0SSZ	Undefined	R	W	OL memory Page 0 Block Transfer Source Address Select Bits
					When MMUCR.AT = 0 or RAMCR.RP = 0, these bits select whether the operand addresses or LOSADR values are used as bits 15 to 10 of the transfer source physical address for block transfer to page 0A or 0B in the OL memory. LOSSZ[5:0] correspond to the transfer source physical addresses [15:10].
					0: The operand address is used as the transfer source physical address1: The LOSADR value is used as the transfer source physical addressSettable values:
					111111: Transfer source physical address is specified in 1-Kbyte units
					111110: Transfer source physical address is specified in 2-Kbyte units
					111100: Transfer source physical address is specified in 4-Kbyte units
					111000: Transfer source physical address is specified in 8-Kbyte units
					110000: Transfer source physical address is specified in 16-Kbyte units
					100000: Transfer source physical address is specified in 32-Kbyte units
					000000: Transfer source physical address is specified in 64-Kbyte units
					Settings other than the ones given above are prohibited

9.2.3 OL memory Transfer Source Address Register 1 (LSA1)


When MMUCR.AT = "0" or RAMCR.RP = "0", the LSA1 register specifies the transfer source physical address for block transfer to page 1A or 1B in the OL memory.



Bit	Abbreviation	After Reset	R	W	Description
31 to 29	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
28 to 10	L1SADR	Undefined	R	W	OL memory Page 1 Block Transfer Source Address Bits
					When MMUCR.AT = 0 or RAMCR.RP = 0, these bits specify transfer source physical address for block transfer to page 1A or 1B in the OL memory.
9 to 6	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
5 to 0	L1SSZ	Undefined	R	W	OL memory Page 1 Block Transfer Source Address Select Bits
					When MMUCR.AT = 0 or RAMCR.RP = 0, these bits select whether the operand addresses or L1SADR values are used as bits 15 to 10 of the transfer source physical address for block transfer to page 1A or 1B in the OL memory. L1SSZ bits [5:0] correspond to the transfer source physical addresses [15:10].
					0: The operand address is used as the transfer source physical address
					1: The L1SADR value is used as the transfer source physical address
					Settable values:
					111111: Transfer source physical address is specified in 1-Kbyte units
					111110: Transfer source physical address is specified in 2-Kbyte units
					111100: Transfer source physical address is specified in 4-Kbyte units
					111000: Transfer source physical address is specified in 8-Kbyte units
					110000: Transfer source physical address is specified in 16-Kbyte units
					100000: Transfer source physical address is specified in 32-Kbyte units
					000000: Transfer source physical address is specified in 64-Kbyte units
					Settings other than the ones given above are prohibited

9.2.4 OL memory Transfer Destination Address Register 0 (LDA0)


When MMUCR.AT = "0" or RAMCR.RP = "0", the LDA0 register specifies the transfer destination physical address for block transfer to page 0A or 0B of the OL memory.



Bit	Abbreviation	After Reset	R	W	Description
31 to 29	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
28 to 10	L0DADR	Undefined	R	W	OL memory Page 0 Block Transfer Destination Address Bits
					When MMUCR.AT = 0 or RAMCR.RP = 0, these bits specify transfer destination physical address for block transfer to page 0A or 0B in the OL memory.
9 to 6	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
5 to 0	L0DSZ	Undefined	R	W	OL memory Page 0 Block Transfer Destination Address Select Bits
					When MMUCR.AT = 0 or RAMCR.RP = 0, these bits select whether the operand addresses or L0DADR values are used as bits 15 to 10 of the transfer destination physical address for block transfer to page 0A or 0B in the OL memory. L0DSZ bits [5:0] correspond to the transfer destination physical address bits [15:10].
					 The operand address is used as the transfer destination physical address
					 The L0DADR value is used as the transfer destination physical address
					Settable values:
					111111: Transfer destination physical address is specified in 1-Kbyte units
					111110: Transfer destination physical address is specified in 2-Kbyte units
					111100: Transfer destination physical address is specified in 4-Kbyte units
					111000: Transfer destination physical address is specified in 8-Kbyte units
					110000: Transfer destination physical address is specified in 16-Kbyte units
					100000: Transfer destination physical address is specified in 32-Kbyte units
					000000: Transfer destination physical address is specified in 64-Kbyte units
					Settings other than the ones given above are prohibited.

9.2.5 OL memory Transfer Destination Address Register 1 (LDA1)

When MMUCR.AT = "0" or RAMCR.RP = "0", the LDA1 register specifies the transfer destination physical address for block transfer to page 1A or 1B in the OL memory.



Bit	Abbreviation	After Reset	R	W	Description
31 to 29	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
28 to 10	L1DADR	Undefined	R	W	OL memory Page 1 Block Transfer Destination Address Bits
					When MMUCR.AT = 0 or RAMCR.RP = 0, these bits specify transfer destination physical address for block transfer to page 1A or 1B in the OL memory.
9 to 6	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
5 to 0	L1DSZ	Undefined	R	W	OL memory Page 1 Block Transfer Destination Address Select Bits
					When MMUCR.AT = 0 or RAMCR.RP = 0, these bits select whether the operand addresses or L1DADR values are used as bits 15 to 10 of the transfer destination physical address for block transfer to page 1A or 1B in the OL memory. L1DSZ bits [5:0] correspond to the transfer destination physical addresses [15:10].
					0: The operand address is used as the transfer destination physical address
					The L1DADR value is used as the transfer destination physical address
					Settable values:
					111111: Transfer destination physical address is specified in 1-Kbyte units
					111110: Transfer destination physical address is specified in 2-Kbyte units
					111100: Transfer destination physical address is specified in 4-Kbyte units
					111000: Transfer destination physical address is specified in 8-Kbyte units
					110000: Transfer destination physical address is specified in 16-Kbyte units
					100000: Transfer destination physical address is specified in 32-Kbyte units
					000000: Transfer destination physical address is specified in 64-Kbyte units
					Settings other than the ones given above are prohibited.

9.3 Operation

9.3.1 Instruction Fetch Access from the CPU

(1) OL Memory

Instruction fetch access from the CPU is performed via the cache/RAM internal bus. This access takes more than one cycle.

(2) IL Memory

Instruction fetch access from the CPU is performed as a direct access from the instruction bus by a virtual address. In the case of successive accesses to the same page of IL memory and as long as no page conflict occurs, the access takes one cycle.

9.3.2 Operand Access from the CPU and Access from the FPU

(1) OL Memory

Access from the CPU or FPU is performed via the operand bus for a given virtual address. Read access from the operand bus by virtual address takes one cycle if the access is made successively to the same page of OL memory and as long as no page conflict occurs. Write access from the operand bus by virtual address takes one cycle as long as no page conflict occurs.

(2) IL Memory

Operand access from the CPU and access from the FPU are performed via the cache/RAM internal bus. Access via the cache/RAM internal bus takes more than one cycle.

9.3.3 Access from the SuperHyway Bus Master Module

On-chip memory is always accessed by the SuperHyway bus master module, such as DMAC, via the SuperHyway bus which is a physical address bus. The same addresses as for the virtual addresses must be used.

9.3.4 OL Memory Block Transfer

High-speed data transfer can be performed through block transfer between the OL memory and external memory without cache utilization.

Data can be transferred from the external memory to the OL memory through a prefetch instruction (PREF). Block transfer from the external memory to the OL memory begins when the PREF instruction is issued to the address in the OL memory area in the virtual address space.

Data can be transferred from the OL memory to the external memory through a write-back instruction (OCBWB). Block transfer from the OL memory to the external memory begins when the OCBWB instruction is issued to the address in the OL memory area in the virtual address space.

In either case, transfer size is fixed to 32 bytes. Since the start address is always limited to a 32-byte boundary, the lower five bits of the address indicated by Rn are ignored, and are always dealt with as all 0s. In either case, other pages and cache can be accessed during block transfer. If the page is accessed during data transfer, the CPU will stall until block transfer ends.

The physical addresses [28:0] of the external memory performing data transfers with the OL memory are specified as follows according to whether the MMU is enabled or disabled.



(1) When MMU is Enabled (MMUCR.AT = "1") and RAMCR.RP = "1"

An address of the OL memory area is specified to the UTLB VPN field, and to the physical address of the transfer source (in the case of the PREF instruction) or the transfer destination (in the case of the OCBWB instruction) to the PPN field. The ASID, V, SZ, SH, PR, and D bits have the same meaning as normal address conversion; however, the C and WT bits have no meaning in this page.

When the PREF instruction is issued to the OL memory area, address conversion is performed in order to generate the physical address bits [28:10] in accordance with the SZ bit specification. The physical address bits [9:5] are generated from the virtual address prior to address conversion. The physical address bits [4:0] are fixed to "0". Block transfer is performed to the OL memory from the external memory which is specified by these physical addresses.

When the OCBWB instruction is issued to the OL memory area, address conversion is performed in order to generate the physical address bits [28:10] in accordance with the SZ bit specification. The physical address bits [9:5] are generated from the virtual address prior to address conversion. The physical address bits [4:0] are fixed to "0". Block transfer is performed from the OL memory to the external memory specified by these physical addresses.

In PREF or OCBWB instruction execution, an MMU exception is checked as read type. After the MMU execution check, a TLB miss exception or protection error exception occurs if necessary. If an exception occurs, the block transfer is inhibited.

(2) When MMU is Disabled (MMUCR.AT = "0") or RAMCR.RP = "0"

The transfer source physical address in block transfer to page 0A or 0B in the OL memory is set in the LOSADR bits of the LSA0 register. And the LOSSZ bits in the LSA0 register choose either the virtual addresses specified through the PRFF instruction or the LOSADR values as bits 15 to 10 of the transfer source physical address. In other words, the transfer source area can be specified in units of 1 Kbyte to 64 Kbytes.

The transfer destination physical address in block transfer from page 0A or 0B in the OL memory is set in the L0DADR bits of the LDA0 register. And the L0DSZ bits in the LDA0 register choose either the virtual addresses specified through the OCBWB instruction or the L0DADR values as bits 15 to 10 of the transfer destination physical address. In other words, the transfer source area can be specified in units of 1 Kbyte to 64 Kbytes.

Block transfer to page 1A or 1B in the OL memory is set to LSA1 and LDA1 as with page 0A or 0B in the OL memory.

When the PREF instruction is issued to the OL memory area, the physical address bits [28:10] are generated in accordance with the LSA0 or LSA1 specification. The physical address bits [9:5] are generated from the virtual address. The physical address bits [4:0] are fixed to "0". Block transfer is performed from the external memory specified by these physical addresses to the OL memory.

When the OCBWB instruction is issued to the OL memory area, the physical address bits [28:10] are generated in accordance with the LDA0 or LDA1 specification. The physical address bits [9:5] are generated from the virtual address. The physical address bits [4:0] are fixed to "0". Block transfer is performed from the OL memory to the external memory specified by these physical addresses.



9.3.5 On-Chip Memory Protection Functions

The SH-4A implements the following protection functions to the on-chip memory by using the on-chip memory access mode bit (RMD) and the on-chip memory protection enable bit (RP) in the on-chip memory control register (RAMCR).

• Protection functions for access from the CPU and FPU

When RAMCR.RMD = 0, and the on-chip memory is accessed in user mode, it is determined to be an address error exception.

When MMUCR.AT = 1 and RAMCR.RP = 1, MMU exception and address error exception are checked in the onchip memory area which is a part of area P4 as with the area P0/P3/U0.

The above descriptions are summarized in table 9.4.

Table 9.4 Protection Function Exceptions to Access On-Chip Memory

MMUCR.AT	RAMCR.RP	SR.MD	RAMCR. RMD	Always Occurring Exceptions	Possibly Occurring Exceptions
0	х	0	0	Address error exception	_
			1	_	_
		1	х	_	_
1	0	0	0	Address error exception	_
			1	_	_
		1	х	_	_
	1	0	0	Address error exception	_
			1	_	MMU exception
		1	х	_	MMU exception

Legend:

x: Don't care



9.4 Usage Notes

9.4.1 Page Conflict

In the event of simultaneous access to the same page from different buses, page conflict occurs. Although each access is completed correctly, this kind of conflict tends to lower OL memory accessibility. Therefore it is advisable to provide all possible preventative software measures. For example, conflicts will not occur if each bus accesses different pages.

9.4.2 Access Across Different Pages

(1) OL Memory

Read access from the operand bus is performed in one cycle when the access is made successively to the same page but takes multiple cycles (a maximum of two wait cycles may be required) when the access is made across pages or the previous access was made to memory other than OL memory. For this reason, from the viewpoint of performance optimization, it is recommended to design the software such that the page corresponding to the address for read access from the operand bus does not change so often.

(2) IL Memory

Access from the instruction bus is performed in one cycle when the access is made successively to the same page but takes multiple cycles (a maximum of two wait cycles may be required) when the access is made across pages or the previous access was made to memory other than IL memory. For this reason, from the viewpoint of performance optimization, it is recommended to design the software such that the target page does not change so often in access from the instruction bus. For example, allocating a separate program to each page will deliver better efficiency.

9.4.3 IL Memory Coherency

In order to allocate instructions in the IL memory, write an instruction to the IL memory, execute the following sequence, then branch to the rewritten instruction.

- SYNCO
- ICBI @Rn

In this case, the target for the ICBI instruction can be any address (IL memory address may be possible) within the range where no address error exception occurs, and cache hit/miss is possible.



Section 10 Operating Modes

10.1 Operating Modes

This MCU provides a total of 12 operation modes (modes 0 to 11). The operating mode is set with the MPMD, MD0 to MD2, and FWE pins. Do not change the states of these operating mode pins during the MCU operation.

10.1.1 MCU Operating Modes

(1) Normal operating modes (modes 0 to 5) and emulation support modes (modes 6 to 11).

The MPMD pin selects between the normal operating mode and the emulation support mode. This MCU operates by inputting a "L" level to the MPMD pin.

The emulation support modes are used when an emulator is connected to the MCU pins. Operation is not guaranteed if an emulation support mode is selected when no emulator is connected. The normal operating mode is used when no emulator is connected to the MCU pins. In the normal operating mode, this MCU operates by inputting a "H" level to the MPMD pin. When operating this device with no emulator connected, a "H" level must be applied to the MPMD pin at reset to select a normal operating mode.

Note that in this manual, operation in a normal operating mode is assumed unless explicitly stated otherwise.

(2) Single chip modes (modes 0 to 2 and 6 to 8) and ROM enabled extended modes (modes 3 to 5 and 9 to 11).

In single chip mode, only the internal ROM and RAM is used. In ROM enabled extended mode both the internal ROM and RAM and an external bus can be used. The bus width in ROM enabled extended mode is set with the CSn bus control register (CSnBCR) in the BSC, and can be set to be 8, 16, or 32 bits.

10.1.2 On-Board Programming Modes

The MD1, MD2, and FWE pins select the modes in which programs can be written to ROM. There are three such modes: user mode, boot mode, and user boot mode.

(1) User modes (modes 0, 3, 6, and 9)

These are program modes in which user MAT data and programs can be rewritten using an arbitrary interface. The user MAT can be rewritten when a "H" level is applied to the FWE pin. When a "L" level is applied to the FWE pin, only readout is possible from ROM.

(2) Boot modes (modes 1, 4, 7, and 10)

These are program modes in which the user MAT and the user boot MAT data and programs can be rewritten using the SCIF. The SCIF communication bit rate between the host and this MCU can be adjusted automatically.

(3) User boot modes (modes 2, 5, 8, and 11)

These are program modes in which the user MAT data and programs can be rewritten using an arbitrary interface. A hardware reset restart is required to transition to user boot mode.

Table 10.1 lists the operating mode selections and table 10.2 lists the operating mode pin settings. Combinations of values not listed in table 10.1 (modes other than modes 0 to 11) are prohibited.



Table 10.1 Selection of Operating Modes

Operating		Mode Name				
mode number	MCU Operating M	lode	On-Board Programming Mode	Emulation Function	External Bus	ROM program
Mode 0	Normal operating	Single-chip mode	User mode	Disabled	Disabled	Possible
Mode 1	_ mode		Boot mode	Disabled	Disabled	Possible
Mode 2	_		User boot mode	Disabled	Disabled	Possible
Mode 3	_	ROM enabled	User mode	Disabled	Enabled*2	Possible
Mode 4	_	extended mode	Boot mode	Disabled	Enabled*2	Possible
Mode 5	_		User boot mode	Disabled	Enabled*2	Possible
Mode 6		Single-chip mode	User mode	Enabled	Disabled	Possible
Mode 7	mode*1		Boot mode	Enabled	Disabled	Possible
Mode 8	_		User boot mode	Enabled	Disabled	Possible
Mode 9	_	ROM enabled	User mode	Enabled	Enabled*2	Possible
Mode 10	_	extended mode	Boot mode	Enabled	Enabled*2	Possible
Mode 11	_		User boot mode	Enabled	Enabled*2	Possible

Notes: *1 Operation cannot be guaranteed if the MCU is set to emulation support mode when no emulator is connected.

Table 10.2 Operating Mode Pin Settings

Operating		Mode Name	Pin Setting					
mode number	MCU Operating M	ode	On-Board Programming Mode	MPMD	MD2	MD1	MD0	FWE
Mode 0	Normal operating	Single-chip mode	User mode	"H"	"L"	"L"	"L"	"L/H"
Mode 1	_ mode		Boot mode	"H"	"L"	"H"	"L"	"H"
Mode 2	_		User boot mode	"H"	"H"	"L"	"L"	"H"
Mode 3	_	ROM enabled	User mode	"H"	"L"	"L"	"H"	"L/H"
Mode 4	_	extended mode	Boot mode	"H"	"L"	"H"	"H"	"H"
Mode 5	_		User boot mode	"H"	"H"	"L"	"H"	"H"
Mode 6	Emulation support	Single-chip mode	User mode	"L"	"L"	"L"	"L"	"L/H"
Mode 7	mode —		Boot mode	"L"	"L"	"H"	"L"	"H"
Mode 8	_		User boot mode	"L"	"H"	"L"	"L"	"H"
Mode 9	_	ROM enabled	User mode	"L"	"L"	"L"	"H"	"L/H"
Mode 10	_	extended mode	Boot mode	"L"	"L"	"H"	"H"	"H"
Mode 11	_		User boot mode	"L"	"H"	"L"	"H"	"H"

^{*2} External bus pin settings must be made in the pin function unit.

10.2 Register Descriptions

Table 10.3 lists the register configuration.

Table 10.3 Register Configuration

Register Name	Abbreviation	After Reset	P4 Address	Size	Page
Mode control register	MDCR	Undefined	H'FFFF 2001	8	10-3

Note: • The P4 address applies when the P4 area of the virtual address space is used. When the upper three bits of the 32-bit P4 area address are cleared to "0", the result is an area 7 address. This address is used when accessing area 7 of the physical address space using the TLB.

10.2.1 Mode Control Register (MDCR)


The MDCR register is provided for verifying the states of the mode pins (MD0 to MD2, MPMD, and FWE) and the DET3OR5 pin after a reset has been cleared.

The MDCR register acquires the states of the MPDMD, MD0 to MD2, and FWE pins during the period when the RESET# pin is asserted with the timing of the negation of the RESET# pin. Note, however, that for the DET3OR5 pin, the value of the pin after a reset is cleared is not latched, and that therefore the level on the DET3OR5 pin can be read out at any time.

Bit	Abbreviation	After Reset F	W	Description
7	DET3OR5	Undefined F	l —	DET3OR5 Input Level Bit
				Indicates the level input to the DET3OR5 pin.
6	_	0 0	0	Reserved Bit
				This bit is always read as "0". The write value should always be "0".
5	FWE	Undefined*1 F	R —	FWE Bit
				Indicates the level input to the FWE pin during the period when the last reset was cleared.
				Note: • Verify the value of the FPMON register FWE bit for the ROM write and erase control state (disabled/enabled).
4	MPMD	Undefined*1 F	l —	MPMD Bit
				Indicates the level input to the MPMD pin when the last reset was cleared.
3	_	0 0	0	Reserved Bit
				This bit is always read as "0". The write value should always be "0".
2	MD2	Undefined*1 F	l —	MD2 Bit
				Indicates the level input to the MD2 pin during the period when the last reset was cleared.
1	MD1	Undefined*1 F	· —	MD1 Bit
				Indicates the level input to the MD1 pin during the period when the last reset was cleared.

Bit	Abbreviation	After Reset R	W	Description
0	MD0	Undefined*1 R	_	MD0 Bit
				Indicates the level input to the MD0 pin during the period when the last reset was cleared.

Note: *1 The value is determined from the state of the pin when the reset is cleared.





Section 11 Address Space

Figures 11.1 to 11.6 show this MCU address space. This MCU has a 32-bit (4-Gbyte) physical address space. Internal ROM, internal RAM (SHwyRAM), external address spaces are mapped onto the lowest 512 Mbytes (H'0000 0000 to H'1FFF FFFF). IL memory, OL memory, and other internal resources are mapped onto the highest 512 Mbytes (H'E000 0000 to H'FFFF FFFF). The CPU can handle the 29-bit physical address space from the 32-bit virtual address space. For details, see section 7, Memory Management Unit (MMU). Specify the 32-bit physical address for the DMAC and AUDR modules. For details on the P0/U0 area to the P4 area, see figures 11.2 to 11.6.




Figure 11.1 Address Space

	via CPU	_		ROM expansion present	Single chip
H'0000 0000 H'001F FFFF				Internal ROM (Max. 2 Mbytes)	Internal ROM (Max. 2 Mbytes)
H'0020 0000 H'01FF FFFF H'0200 0000			Area 0	Reserved	Reserved
H'03FF FFFF H'0400 0000				CS0	
			Area 1	CS1	
H'07FF FFFF H'0800 0000			Area 2	CS2	
H'0BFF FFFF H'0C00 0000					Reserved
			Area 3		1,000,100
H'0FFF FFFF H'1000 0000	P0/U0 area (512 Mbytes)				
			Area 4	Reserved	
H'13FF FFFF H'1400 0000					
			Area 5		
H'17FF FFFF H'1800 0000 H'1807 FFFF				SHwyRAM (512 Kbytes)	SHwyRAM (512 Kbytes)
H'1808 0000			Area 6	Reserved	Reserved
H'1BFF FFFF H'1C00 0000					
			Area 7	Reserved	Reserved
H'1FFF FFFF		⅃ L			

Figure 11.2 Address Space (P0/U0 Area)

	via CPU			R(OM expansion present	t 	Single chip
H'8000 0000 H'801F FFFF					Internal ROM (Max. 2 Mbytes)		Internal ROM (Max. 2 Mbytes)
H'8020 0000 H'81FF FFFF H'8200 0000			Area 0		Reserved		Reserved
H'83FF FFFF H'8400 0000					CS0		
			Area 1		CS1		
H'87FF FFFF H'8800 0000			Area 2		CS2		
H'8BFF FFFF							
H'8C00 0000			Area 3				Reserved
H'8FFF FFFF H'9000 0000	P1 area (512 Mbytes)						
			Area 4	Reserved	Reserved		
H'93FF FFFF H'9400 0000							
			Area 5				
H'97FF FFFF H'9800 0000 H'9807 FFFF					SHwyRAM (512 Kbytes)		SHwyRAM (512 Kbytes)
H'9808 0000			Area 6		Reserved		Reserved
H'9BFF FFFF H'9C00 0000							
			Area 7		Reserved		Reserved
H'9FFF FFFF		JL		LL		l	

Figure 11.3 Address Space (P1 Area)

	via CPU			RC	OM expansion present	t 	Single chip
H'A000 0000 H'A01F FFFF					Internal ROM (Max. 2 Mbytes)		Internal ROM (Max. 2 Mbytes)
H'A020 0000 H'A1FF FFFF H'A200 0000			Area 0		Reserved		Reserved
H'A3FF_FFFF H'A400 0000					CS0		
			Area 1		CS1		
H'A7FF FFFF H'A800 0000			Area 2		CS2		
H'ABFF FFFF			7.100 =		002		
H'AC00 0000							Reserved
	P2 area		Area 3				
H'AFFF FFFF H'B000 0000	(512 Mbytes)						
			Area 4		Reserved		
H'B3FF FFFF H'B400 0000							
			Area 5				
H'B7FF FFFF H'B800 0000 H'B807 FFFF					SHwyRAM (512 Kbytes)		SHwyRAM (512 Kbytes)
H'B808 0000			Area 6		Reserved		Reserved
H'BBFF FFFF H'BC00 0000							
			Area 7		Reserved		Reserved
H'BFFF FFFF				<u> </u>			

Figure 11.4 Address Space (P2 Area)

		 	F	ROM expansion present	: 	Single chip
H'C000 0000 H'C01F FFFF				Internal ROM (Max. 2 Mbytes)		Internal ROM (Max. 2 Mbytes)
H'C020 0000 H'C1FF FFFF		 Area 0		Reserved		Reserved
H'C200 0000 H'C3FF_FFFF_				CS0		
H'C400 0000		Area 1		CS1		
H'C800 0000		Area 2		CS2		
H'CBFF FFFF H'CC00 0000	P3 area (512 Mbytes)	Area 3				Reserved
H'CFFF FFFF H'D000 0000		Area 4		Reserved		
H'D3FF FFFF H'D400 0000		Area 5				
H'D7FF FFFF						
H'D800 0000 H'D807 FFFF				SHwyRAM (512 Kbytes)		SHwyRAM (512 Kbytes)
H'D808 0000		Area 6		Reserved		Reserved
H'DBFF FFFF H'DC00 0000		A 7				
H'DFFF FFFF		Area 7		Reserved		Reserved

Figure 11.5 Address Space (P3 Area)




Figure 11.6 Address Space (P4 Area)

Section 12 ROM

The SH74504 provides 2 Mbytes, and the SH74513 provides 1.5 Mbytes, of flash memory (ROM) for storing instruction code.

12.1 Overview

• Two types of flash-memory MATs

The ROM has two types of memory areas (hereafter referred to as memory MATs) in the same address space. These two MATs can be switched by the start-up mode or bank switching through the control register. Addresses H'0000 8000 to H'001F FFFF in the SH74504 and H'0000 8000 to H'0017 FFFF in the SH74513 return undefined values when read and cannot be written or erased.

User MAT: 2 Mbytes (SH74504), 1.5 Mbytes (SH74513)

User boot MAT: 32 Kbytes




Figure 12.1 Memory MAT Configuration in ROM

- High-speed readout over the SuperHyway bus
 Both the user MAT and user boot MAT can be read at high speed over the SuperHyway bus.
- Programming and erasing methods

The ROM (flash memory) can be programmed or erased by issuing commands to the flash control unit (FCU) over the peripheral bus. The CPU can execute programs stored in areas other than ROM while the FCU is programming or erasing ROM.

RENESAS

Figure 12.2 shows the ROM block diagram.




Figure 12.2 Block Diagram of ROM

Programming/erasing unit

The user MAT and user boot MAT are programmed in 256-byte units. The entire area of the user boot MAT is always erased at one time. The user MAT can be erased in block units.

Figures 12.3 and 12.4 show the block allocation of the user MAT.

SH74504: 8-Kbyte (eight blocks), 64-Kbyte (nine blocks), 128-Kbyte (eleven blocks)

SH74513: 8-Kbyte (eight blocks), 64-Kbyte (nine blocks), 128-Kbyte (seven blocks)




Figure 12.3 SH74504 User MAT and Block Allocation




Figure 12.4 SH74513 User MAT and Block Allocation

- Three types of on-board programming modes
 - Boot mode

The user MAT and user boot MAT can be programmed using the SCIF. The bit rate for SCIF communications between the host and this MCU can be automatically adjusted.

— User mode

The user MAT can be programmed with a desired interface. The user MAT can be rewritten by setting the FWE pin to the "H" level in normal user mode.

— User boot mode

The user MAT can be programmed with a desired interface. To make a transition to this mode, a hardware reset start operation is needed.

Protection modes

This MCU supports two modes to protect memory against programming or erasure: hardware protection by the levels on the FWE and mode pins and software protection by the FENTRY1 and FENTRY0 bits or lock bit settings. The FENTRY1 and FENTRY0 bits enable or disable ROM programming or erasure by the FCU. A lock bit is included in each erasure block of the user MAT to protect memory against programming or erasure.

• Programming and erasing, number of times for reprogramming and erasing Refer to section 38, Electrical Characteristics.

12.2 Input/Output Pins

Table 12.1 shows the input/output pins used for the ROM. The combination of the MD0 to MD2 pin levels and the FWE pin level determines the ROM programming mode (see section 12.4, Overview of ROM-Related Modes). In boot mode, the ROM can be programmed or erased by the host connected via the PJ10/RXD0 and PJ11/TXD0 pins (see section 12.5, Boot Mode).

Pin switching is required for pins which are multiplexed with other functions. For details, see section 18, I/O Ports and Pin Function Unit.

Table 12.1 Pin Configuration

Pin Name	I/O	Function
RESET#	Input	This MCU goes to the hardware reset state when this pin is set "L".
MD0 to MD2	Input	These pins specify the operating mode.
FWE	Input	This pin enables or disables ROM programming.
PJ10/RXD0	Input	SCIF0 receive data (for host transmission)
PJ11/TXD0	Output	SCIF0 transmit data (for host transmission)



12.3 Register Descriptions

Table 12.2 shows the ROM-related registers. The ROM-related registers are initialized by a hardware reset.

Table 12.2 Register Configuration

Register Name	Abbreviation	After Reset	P4 Address	Size	Page
Flash pin monitor register	FPMON	H'00 H'80	H'FDFF A800	8	12-7
Flash access status register	FASTAT	H'00	H'FDFF A810	8	12-8
ROM MAT select register	ROMMAT	H'0000 H'0001	H'FDFF A820	8, 16	12-9
Flash status register 0	FSTATR0	H'80*1	H'FDFF A900	8, 16	12-10
Flash status register 1	FSTATR1	Undefined*1	H'FDFF A901	8, 16	12-12
Flash P/E mode entry register	FENTRYR	H'0000*1	H'FDFF A902	8, 16	12-13
Flash protect register	FPROTR	H'0000*1	H'FDFF A904	8, 16	12-15
Flash reset register	FRESETR	H'0000	H'FDFF A906	8, 16	12-16
Flash P/E status register	FPESTAT	H'0000*1	H'FDFF A91C	8, 16	12-17

Notes: *1 Can be initialized either by a hardware reset or by writing "1" to the FRESET bit in the FRESETR register.

[•] The P4 address applies when the P4 area of the virtual address space is used. When the upper three bits of the 32-bit P4 area address are cleared to "0", the result is an area 7 address. This address is used when accessing area 7 of the physical address space using the TLB.

12.3.1 Flash Pin Monitor Register (FPMON)

The FPMON register monitors the FWE pin state.

Flash Pin Monitor Register (FPMON)

Bit:	7	6	5	4	3	2	1	0
	FWE	_	_	_	_	_	_	_
After Reset:	1/0	0	0	0	0	0	0	0

<P4 address: location H'FDFF A800>

<After Reset: H'00, H'80>


Bit	Abbreviation	After Reset	R	w	Description
7	FWE	1/0	R	_	Flash Write Enable Bit
					This bit is provided to monitor the value of the FWE pin. Thus the initial value changes depending on the FWE pin input level when the chip is powered on. When the chip is powered on with the FWE pin at "L" level, the FWE bit can be set to "1" by driving the FWE pin to "H" level during the MCU operation. The FWE bit can be then set to "0" by driving the FWE pin to "L" level. When the chip is activated with the FWE pin at "H" level, the FWE bit remains as "1" and will not be affected by the FWE pin. To enable protection after reprogramming, drive the FWE pin to "L" level and power on the chip again.
					0: Disables ROM programming and erasure
					1: Enables ROM programming and erasure
6 to 0	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".

12.3.2 Flash Access Status Register (FASTAT)

The FASTAT register indicates the access error status for the ROM. If any bit in the FASTAT register is set to "1", the FCU enters command-locked state (see section 12.8.3, Error Protection). To cancel a command-locked state, set the FASTAT register to H'10, and then issue a status-clear command to the FCU.

Flash Access Status Register (FASTAT)

<P4 address: location H'FDFF A810>




		After			<aπer h'00="" heset:=""></aπer>
Bit	Abbreviation		R	w	Description
7	ROMAE	0	R	*1	Access Error Bit
					Indicates whether or not a ROM access error has been generated. If this bit becomes "1", the ILGLERR bit in the FSTATR0 register is set to "1" and the FCU enters a command-locked state.
					0: No ROM access error has occurred.
					1: A ROM access error has occurred.
					[Condition for clearing to "0"]
					 When "0" is written after reading out ROMAE with the value "1". [Conditions for setting to "1"]
					A read access command is issued to ROM program/erase addresses H'FD90 0000 to H'FD9F FFFF while the FENTRY1 bit in the FENTRYR register is "1" in ROM P/E normal mode.
					 A read access command is issued to ROM program/erase addresses H'FD80 0000 to H'FD8F FFFF while the FENTRY0 bit in the FENTRYR register is "1" in ROM P/E normal mode.
					 An access command is issued to ROM program/erase addresses H'FD90 0000 to H'FD9F FFFF while the FENTRY1 bit in the FENTRYR register is "0".
					 An access command is issued to ROM program/erase addresses H'FD80 0000 to H'FD8F FFFF while the FENTRY0 bit in the FENTRYR register is "0".
					 A read access command is issued to ROM read addresses H'0000 0000 to H'001F FFFF while the FENTRYR register value is not H'0000.
					 A block erase, program, or lock bit program command is issued to ROM when the user boot MAT is selected.
					 An access command is issued to an address other than ROM program/erase addresses H'FD80 0000 to H'FD9F FFFF when the user boot MAT is selected.
6, 5		All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".

D:4	A la la va vi a ti a va	After	_	14/	Description
Bit	Abbreviation	Reset	R	W	Description
4	CMDLK	0	R	_	FCU Command Lock Bit
					Indicates whether the FCU is in command-locked state (see section 12.8.3, Error Protection).
					0: The FCU is not in a command-locked state
					1: The FCU is in a command-locked state
					[Condition for clearing to "0"]
					• The FCU completes the status-clear command processing while the FASTAT register is H'10.
					[Condition for setting to "1"]
					The FCU detects an error and enters command-locked state.
3 to 0	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".

Note: *1 Writing a "0" after reading a "1" is only allowed in order to clear the flag.

12.3.3 ROM MAT Select Register (ROMMAT)

The ROMMAT register switches memory MATs in the ROM. Writing to the ROMMAT register is enabled only when a specified value is written to the high-order byte in word access.



<After Reset: H'0000, H'0001>


Bit	Abbreviation	After Reset	R	w	Description
15 to 8	KEY	All 0	0	W	ROMMAT Register Write Key Code Bits
					These bits enable or disable ROMSEL bit modification. The data written to these bits are not retained. These bits are always read as "0".
					H'3B: Enable ROMSEL bit modification.
					Other than H'3B: Disable ROMSEL bit modification.
7 to 1	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
0	ROMSEL	0/1	R	W	ROM MAT Select Bit
					Selects a memory MAT in the ROM. The initial value is "1" when the MCU is started in user boot mode; otherwise, the initial value is "0". Writing to this bit is enabled only when this register is accessed in word size and H'3B is written to the KEY bits.
					0: Selects the user MAT
					1: Selects the user boot MAT

12.3.4 Flash Status Register 0 (FSTATR0)

The FSTATR0 register indicates the FCU status. The FRTATR0 register is initialized by a hardware reset, or setting the FRESET bit of the FRESETR register to "1".

Flash Status Register 0 (FSTATR0)

<P4 address: location H'FDFF A900>



<After Reset: H'80>

		After			
Bit	Abbreviation	Reset	R	W	Description
7	FRDY	1	R	_	Flash Ready Bit
					Indicates the processing state in the FCU.
					 Programming or erasure processing, or lock bit read command processing.
					1: None of the above is in progress.
6	ILGLERR	0	R	_	Illegal Command Error Bit
					Indicates that the FCU has detected an illegal command or illegal ROM access. When this bit is "1", the FCU is in command-locked state (see section 12.8.3, Error Protection).
					0: The FCU has not detected any illegal command or illegal ROM access
					1: The FCU has detected an illegal command or illegal ROM access
					[Condition for clearing to "0"]
					• The FCU completes the status-clear command processing while the FASTAT register is H'10.
					[Conditions for setting to "1"]
					The FCU has detected an illegal command.
					The FCU has detected an illegal ROM access (the ROMAE bit in the
					FASTAT register is "1").
					The FENTRYR register setting is illegal.
5	ERSERR	0	R	_	Erasure Error Bit
					Indicates the result of ROM erasure by the FCU. When this bit is "1", the FCU is in command-locked state (see section 12.8.3, Error Protection).
					0: Erasure processing has been completed successfully
					1: An error has occurred during erasure
					[Condition for clearing to "0"]
					The FCU completes the status-clear command processing.
					[Conditions for setting to "1"]
					An error has occurred during erasure.
					 A block erase command has been issued for the area protected by a lock bit.

Bit	Abbreviation	After Reset	R	w	Description
4	PRGERR	0	R	_	Programming Error Bit
					Indicates the result of ROM programming by the FCU. When this bit is "1", the FCU is in command-locked state (see section 12.8.3, Error Protection).
					0: Programming has been completed successfully
					1: An error has occurred during programming
					[Condition for clearing to "0"]
					The FCU completes the status-clear command processing.
					[Conditions for setting to "1"]
					An error has occurred during programming.
					A programming command has been issued for the area protected by a lock bit.
3	FCUSQ	0	R	_	Sequence Operation Bit Indicates the programming/erasure sequence has been entered. This bit is set to "1" during programming/erasure. During that period, do not specify the FCUSQ bit but only the FRDY bit for polling, and check if the process is completed.
					0: Sequence stopped
					1: Sequence is in progress
2 to 0	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".



12.3.5 Flash Status Register 1 (FSTATR1)

The FSTATR1 register indicates the FCU status. The FSTATR1 register is initialized by a hardware reset, or setting the FRESET bit of the FRESETR register to "1".

After Reset:

<After Reset: Undefined>

Undefined

0


0

		After			
Bit	Abbreviation	Reset	R	W	Description
7	FCUERR	0	R	_	FCU Error Bit
					Indicates an error has occurred in the FCU.
					If the FCUERR bit is set to "1", initialize this MCU by applying a hardware reset.
					0: No error has occurred in the FCU
					1: An error has occurred in the FCU
					[Condition for clearing to "0"]
					• The FRESET bit in the FRESETR register is set to "1".
6, 5	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
4	FLOCKST	0	R	_	Lock Bit Status Bit
					Reflects the lock bit data read through lock bit read command execution. When the FRDY bit becomes "1" after the lock bit read command is issued, valid data is stored in this bit. This bit value is retained until the next lock bit read command is completed.
					0: Protected state
					1: Non-protected state
3, 2	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
1	FRDTCT	0	R	_	FCU Data Access Error Bit
					Indicates that an error has occurred during an FCU internal data access. If the FRDTCT bit is set to "1", initialize this MCU by applying a hardware reset.
					0: No FCU data access error has occurred.
					1: An FCU data access error has occurred.
0	_	Undefined	R	_	Reserved Bit
					The value read from this bit is undefined. Applications should always mask this bit when reading the FSTATR1 register.

12.3.6 Flash P/E Mode Entry Register (FENTRYR)

The FENTRYR register specifies the P/E mode for the ROM. Writing to the FENTRYR register is enabled only when a specified value is written to the high-order byte. Writing any other value initializes this register. To specify the P/E mode for the ROM so that the FCU can accept commands, set either of bits FENTRY1 and FENTRY0 to "1". Note that if this register is set to a value other than H'0001 or H'0002, the ILGLERR bit in the FSTATR0 register will be set to "1" and the FCU will switch to the command-locked state.

The FENTRYR register can be initialized by a hardware reset, or setting the FRESET bit in the FRESETR register to "1".




		After			
Bit	Abbreviation	Reset	R	W	Description
15 to 8	FEKEY	All 0	0	W	FENTRYR Register Write Key Code Bits
					These bits enable or disable bit modification of FENTRY1 and FENTRY0. The data written to these bits are not retained. These bits are always read as "0".
					H'AA: Enable bit modification of FENTRY1 and FENTRY0.
					Other than H'AA: Disable bit modification of FENTRY1 and FENTRY0.
7 to 2	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
1	FENTRY1	0	R	W	ROM P/E Mode Entry Bit 1
					These bits specify the P/E mode for the EB20 to EB27 blocks of ROM (read addresses: H'0010 0000 to H'001F FFFF; program/erase addresses: H'FD90 0000 to H'FD9F FFFF).
					0: The block of ROM from EB20 to EB27 (1MB) is in read mode
					1: The block of ROM from EB20 to EB27 (1MB) is in P/E mode
					Programming is enabled when the following conditions are all satisfied:
					• The FWE bit in the FPMON register is "1".
					• The FRDY bit in the FSTATR0 register is "1".
					H'AA is written to the FEKEY bit in word access.
					[Conditions for clearing to "0"]
					• The FRDY bit in the FSTATR0 register becomes "1" and the FWE bit in the FPMON register becomes "0".
					This register is written to in byte access.
					A value other than H'AA is written to the FEKEY bit in word access.
					• "0" is written to FENTRY1 while the write enabling conditions are satisfied.
					 The FENTRYR register is written to while the FENTRYR register is not H'0000 and the write enabling conditions are satisfied. [Condition for setting to "1"]
					•
					 "1" is written to the FENTRY1 bit while the write enabling conditions are satisfied and the FENTRYR register is H'0000.

		After			
Bit	Abbreviation	Reset	R	W	Description
0	FENTRY0	0	R	W	ROM P/E Mode Entry Bit 0
					These bits specify the P/E mode for the EB00 to EB19 blocks of ROM (read addresses: H'0000 0000 to H'000F FFFF; program/erase addresses: H'FD80 0000 to H'FD8F FFFF).
					0: The block of ROM from EB00 to EB19 (1Mbyte) is in read mode
					1: The block of ROM from EB00 to EB19 (1Mbyte) is in P/E mode
					Programming is enabled when the following conditions are all satisfied:
					The FWE bit in the FPMON register is "1".
					The FRDY bit in the FSTATR0 register is "1".
					H'AA is written to the FEKEY bit in word access.
					[Conditions for clearing to "0"]
					• The FRDY bit in the FSTATR0 register becomes "1" and the FWE bit in the FPMON register becomes "0".
					This register is written to in byte access.
					A value other than H'AA is written to the FEKEY bit in word access.
					• "0" is written to the FENTRY0 bit while the write enabling conditions are satisfied.
					 The FENTRYR register is written to while the FENTRYR register is not H'0000 and the write enabling conditions are satisfied. [Condition for setting to "1"]
					 "1" is written to FENTRY0 while the write enabling conditions are satisfied and the FENTRYR register is H'0000.

12.3.7 Flash Protect Register (FPROTR)

The FPROTR register enables or disables the protection function through the lock bits against programming and erasure. Writing to the FPROTR register is enabled only when a specified value is written to the high-order byte in word access. Writing any other value initializes this register.


The FPROTR register is initialized by a hardware reset, or setting the FRESET bit in the FRESETR register to "1".



		After			
Bit	Abbreviation	Reset	R	W	Description
15 to 8	FPKEY	All 0	0	W	FPROTR Register Write Key Code Bits
					These bits enable or disable FPROTCN bit modification. The data written to these bits are not retained. These bits are always read as "0".
					H'55: Enable FPROTCN bit modification.
					Other than H'55: Disable FPROTCN bit modification.
7 to 1	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
0	FPROTCN	0	R	W	Lock Bit Protect Cancel Bit
					Enables or disables protection through the lock bits against programming and erasure.
					0: Enables protection through the lock bits
					1: Disables protection through the lock bits
					[Conditions for clearing to "0"]
					This register is written to in byte access.
					• A value other than H'55 is written to the FPKEY bit in word access.
					 H'55 is written to the FPKEY bit and "0" is written to the FPROTCN bit in word access.
					 The FENTRYR register value is H'0000. [Condition for setting to "1"]
					 H'55 is written to FPKEY and "1" is written to the FPROTCN bit in word access while the FENTRYR register value is not H'0000.

12.3.8 Flash Reset Register (FRESETR)


The FRESETR register is used for the initialization of the FCU and ROM. Writing to the FRESETR register is enabled only when a specified value is written to the high-order byte in word access.



Bit	Abbreviation	After Reset	R	w	Description
15 to 8	FRKEY	All 0	0	W	FRESETR Register Write Key Code Bits
					These bits enable or disable FRESET bit modification. The data written to these bits are not retained. These bits are always read as "0".
					H'CC: Enable FRESET bit modification.
					Other than H'CC: Disable FRESET bit modification.
7 to 1	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
0	FRESET	0	R	W	Flash Reset Bit
					Setting this bit to "1" forcibly terminates programming/erasure of ROM and initializes the FCU. A high voltage is applied to the ROM memory units during programming and erasure. To ensure sufficient time for the voltage applied to the memory unit to drop, keep the value of the FRESET bit at "1" for a period of t _{RESW2} (see section 38, Electrical Characteristics) when the FCU is initialized. Do not read from the ROM units while the value of the FRESET bit is kept at "1". The FCU commands are unavailable for use while the FRESET bit is set to "1", since this initializes the FENTRYR register. This bit can be written only when H'CC is written to the FRKEY bit in word access.
					1: Issues a reset to the FCU.

12.3.9 Flash P/E Status Register (FPESTAT)

The FPESTAT register indicates the result of programming/erasure of the ROM. The FPESTAT register is initialized by a hardware reset, or setting the FRESET bit in the FRESETR register to "1".



Bit	Abbreviation	After Reset	R	w	Description
15 to 8	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
7 to 0	PEERRST	H'00	R	_	P/E Error Status Bits
					Indicates the source of an error that occurs during programming/erasure of the ROM. This bit value is only valid if the PRGERR or ERSERR bit value in the FSTATR0 register is "1"; otherwise the bit retains the value to indicate the source of an error that previously occurred.
					H'01: A write attempt made to an area protected by the lock bits
					H'02: A write error caused by other source than the above
					H'11: An erase attempt made to an area protected by the lock bits
					H'12: An erase error caused by other source than the above
					Other than above: Reserved

12.4 Overview of ROM-Related Modes

Figure 12.5 shows the ROM-related mode transition in this MCU. For the relationship between the MCU operating modes and the MD0 to MD2 and FWE pin settings, refer to section 10, Operating Modes.




Figure 12.5 ROM-Related Mode Transition

- Although ROM can be read when the FWE pin is at the "L" level, the program (write) and erase operations cannot be used.
- ROM can be read, written, and erased if the FWE pin is at the "H" level.

Table 12.3 compares programming- and erasure-related items for the boot mode, user mode, and user boot mode.

Table 12.3 Comparison of Programming Modes

Item	Boot Mode	User Mode	User Boot Mode		
Programming/erasure environment	On-board programming				
Programming/erasure enabled MAT	User MAT and user boot MAT	User MAT	User MAT		
Programming/erasure control	Host	FCU	FCU		
Entire area erasure	Available	Available	Available		
Block erasure	Available	Available	Available		
Programming data transfer	From host via SCIF	From any device via RAM	From any device via RAM		
Reset-start MAT	Embedded program stored MAT	User MAT	User boot MAT		

- The user boot MAT can be programmed or erased only in boot mode.
- In boot mode, the user MAT and user boot MAT can be programmed from the host via the SCIF after the key code is authenticated.
- In user boot mode, a boot operation with a desired interface can be implemented through mode pin settings different from those in boot mode.



12.5 Boot Mode

12.5.1 System Configuration

To program or erase the user MAT and user boot MAT in boot mode, send control commands and programming data from the host. The on-chip SCIF of this MCU is used in asynchronous mode for communications between the host and this MCU. The tool for sending control commands and programming data must be prepared in the host. When this MCU is started in boot mode, the program in the embedded program stored MAT is executed. This program automatically adjusts the SCIF bit rate and performs communications between the host and this MCU by means of the control command method.

Figure 12.6 shows the system configuration in boot mode. The NMI and IRQ7 to IRQ0 interrupts are ignored in this mode, but these pins must be fixed to non-active state.




Figure 12.6 System Configuration in Boot Mode

12.6 User Mode and User Boot Mode

12.6.1 FCU Command List

To program or erase the user MAT in user mode and user boot mode, issue FCU commands to the FCU. Table 12.4 is a list of FCU commands for ROM programming and erasure.

Table 12.4 FCU Command List (ROM-Related Commands)

Command	Function
Program	Programs ROM (in 256-byte units)
Block erase	Erases ROM (in block units; erasing the lock bit)
Status register clear	Clears bits ILGLERR, ERSERR, and PRGERR in the FSTATR0 register and cancels the command-locked state
Lock bit read	Reads the lock bit of a specified erasure block (updates the FLOCKST bit in the FSTATR1 register to reflect the lock bit state)
Lock bit program	Writes to the lock bit of a specified erasure block

To issue a command to the FCU, write to a ROM program/erase address through the peripheral bus. Table 12.5 shows the FCU command format. Performing peripheral-bus write access as shown in table 12.5 under specified conditions starts each command processing in the FCU. For the conditions for FCU command acceptance, refer to section 12.6.2, Conditions for FCU Command Acceptance. For details of each FCU command, refer to section 12.6.3, FCU Command Usage.

Table 12.5 FCU Command Format

	Number of Command	Firet Cyolo		Second Cycle		Third Cycle		Fourth to 130th Cycles		131st Cycle	
Command	Cycles*1	Address	Data	Address	Data	Address	Data	Address	Data	Address	Data
Program	131	RA	H'E8	RA	H'80	WA	WD1	RA	WDn	RA	H'D0
Block erase	2	RA	H'20	BA	H'D0	_	_	_	_	_	_
Status register clear	1	RA	H'50	_	_	_	_	_	_	_	_
Lock bit read	2	RA	H'71	ВА	H'D0	_	_	_	_	_	_
Lock bit program	2	RA	H'77	BA	H'D0	_	_	_	_	_	_

Note: *1 The number of command cycles is the number of issued times of peripheral bus write access to the program/erasure address.

Legend:

RA: ROM program/erase address

When the FENTRY0 bit is "1": An address in the range from H'FD80 0000 to H'FD8F FFFF When the FENTRY1 bit is "1": An address in the range from H'FD90 0000 to H'FD9F FFFF

WA: ROM program address

Start address of 256-byte programming data

BA: ROM erasure block address

An address in the target erasure block (specified by the ROM program/erase address)

WDn: n-th word of programming data (n = 2 to 128)



12.6.2 Conditions for FCU Command Acceptance

The FCU determines whether to accept a command depending on the FCU mode or status. Figure 12.7 is an FCU mode transition diagram.




Figure 12.7 FCU Mode Transition Diagram (ROM-Related Modes)

(1) ROM read mode

In this mode, ROM can be read out at high speed over the SHwy bus. FCU commands are not accepted. This MCU switches to this mode when both the FENTRY1 and FENTRY0 bits in the FENTRYR register are set to "0".

(2) ROM P/E mode

The FCU enters this mode when either the FENTRY1 or FENTRY0 bit is set to "1". Table 12.6 lists the commands that the FCU accepts. The high-speed ROM readout operation cannot be used in this mode. Although read access to locations H'FD80 0000 to H'FD9F FFFF is illegal, undefined values will be returned. To read the ROM data, the FCU must switched to ROM read mode. If a peripheral-bus read access to a location from H'FD90 0000 to H'FD9F FFFF is issued in the state where the FENTRY1 bit is "1", or if a peripheral-bus read access to a location from H'FD80 0000 to H'FD8F FFFF is issued in the state where the FENTRY0 bit is "1", a ROM access error will occur and the FCU will switch to the command-locked state. (See section 12.8.3, Error Protection.)

The FCU switches to the command-locked state whenever a command that cannot be accepted is issued. (See section 12.8.3, Error Protection.)

To assure that the FCU accepts a command, applications must switch the FCU to a mode in which the command can be accepted and, after verifying the values of bits FRDY, ILGLERR, ESERR, and PRGERR in the FSTATR0 register and the values of bits FCUERR and FRDTCT in the FSTATR1 register, only then issue the FCU command. Note that the value of the CMDLK bit in the FASTAT register is the logical OR of the values of bits ILGLERR, ERSERR, and PRGERR in the FSTATR0 register and the FCUERR bit in the FSTATR1 register. Therefore, the FCU error occurrence status can also be verified by checking the CMDLK bit. In table 12.6, the CMDLK bit is used as a bit that indicates the error occurrence status. The FRDY bit in the FSTATR0 register will be "0" during program/erase processing and during lock bit read processing.

Table 12.6 FCU Modes/States and Acceptable Commands

Item	Other State	Programming/ Erasure Processing	Programming/ Erasure Suspension Processing	Lock Bit Read 2 Processing	Command- Locked
FRDY bit in FSTATR0	1	0	0	0	0/1
CMDLK bit in FASTAT	0	0	0	0	1
Program	0	×	×	×	×
Block erase	0	×	×	×	×
Status register clear	0	×	×	×	0
Lock bit read	0	×	×	×	×
Lock bit program	0	×	×	×	×

Legend:

○: Acceptable

×: Not acceptable






Figure 12.8 Command State Transitions in ROM Read Mode and P/E Mode

12.6.3 FCU Command Usage

This section presents an example of the user processing when issuing FCU commands.

The procedure presented here uses bits FRDY, ILGLERR, ERSERR, and PRGERR in the FSTATR0 register and bits FCUERR and FRDTCT in the FSTATR1 register to verify the FCU command processing status and the error occurrence status. Since registers FSTATR0 and FSTATR1 can be read at the same time with a word access, the FCU status can be verified with a single register access. When the method that verifies the FCU status with the FRDY bit in the FSTATR0 register and the CMDLK bit in the FASTAT register is used, while two register access are required, the presence or absence of errors can be determined with just the CMDLK bit.

If, during FCU command processing, the FCU switches to the command-locked state due to the FCUERR bit or the FRDTCT bit being set to "1", the FRDY bit will retain the "0" value. Since FCU command processing is stopped in the command-locked state, the FRDY bit will not be set from "0" to "1". If the FRDY bit is held in the "0" state for a period longer than the program/erase time (see section 38, Electrical Characteristics), it is possible that abnormal operation such as FCU processing stopping in the command-locked state may occur. Thus the FCU should be reinitialized if that occurs. If FCU command processing completes and the FRDY bit is set to "1", the FCUERR bit and the FRDTCT bit will, in all cases, be in the "0" state. Therefore, the error occurrence status after command processing termination can be determined from the states of bits ILGLERR, ERSERR, and PRGERR.

(1) Methods for switching to ROM P/E mode

For an application to execute ROM related FCU commands, it is necessary to set the FCU to ROM P/E mode by setting bits FENTRY1 and FENTRY0 in the FENTRYR register. (See section 12.6.2, Conditions for FCU Command Acceptance.) To use FCU commands for the first and second 1-Mbyte sections of ROM, set bits FENTRY1 and FENTRY0 to the corresponding state. See section 12.3.6, Flash P/E Mode Entry Register (FENTRYR) for the conditions for setting bits FENTRY1 and FENTRY0.




Figure 12.9 Procedure for Transition to ROM P/E Mode

(2) Entering ROM Read Mode

To enable high-speed ROM read access over the SuperHyway bus, it is necessary to set the FCU to ROM read mode by clearing bits FENTRY1 and FENTRY0 in the FENTRYR register. (See section 12.6.2, Conditions for FCU Command Acceptance.) The transition from ROM P/E mode to ROM read mode should only be executed in the state where FCU command processing has completed and the FCU has not detected any errors.




Figure 12.10 Procedure for Transition to ROM Read Mode

(3) Programming

To program the ROM, use the program command. Write byte H'E8 to a ROM program/erase address in the first cycle of the program command and byte H'80 in the second cycle. Access the peripheral bus in words from the third to 130th cycles of the command. In the third cycle, write the programming data to the start address of the target programming area. Here, the start address must be a 256-byte boundary address. After writing words to ROM program/erase addresses 127 times, write byte H'D0 to a ROM program/erase address in the 131st cycle; the FCU then starts ROM programming. Read the FRDY bit in the FSTATR0 register to confirm that ROM programming is completed.

The addresses that can be specified in the first to 131st cycles depend on the setting of bits FENTRY1 and FENTRY0 in the FENTRYR register. An address in the range from H'FD90 0000 to H'FD9F FFFF is can be specified when the FENTRY1 bit is set to "1", or an address in the range from H'FD80 0000 to H'FD8F FFFF is can be specified when the FENTRY0 bit is set to "1". If a command is issued while an illegal combination of FENTRY1 and FENTRY0 bit values and addresses is specified, the FCU detects an error and enters command-locked state (see section 12.8.3, Error Protection).

If the area accessed in the third to 130th cycles includes addresses that do not need to be written, use H'FFFF as the data to be written to those addresses. To disable the lock bit protection during writing, set the FPROTCN bit in the FPROTR register before performing the write operation.






Figure 12.11 Procedure for ROM Programming

(4) Erasure

To erase the ROM, use the block erase command. Write byte H'20 to a ROM program/erase address in the first cycle of the block erase command. Write byte H'D0 to an address in the target erasure block in the second cycle; the FCU then starts ROM erasure. Read the FRDY bit in the FSTATR0 register to confirm that ROM erasure is completed.

To ignore the protection provided by the lock bit during erasure, set the FPROTCN bit in the FPROTR register to 1 before starting erasure.




Figure 12.12 Procedure for ROM Erasure

(5) Clearing Status Register 0 (FSTATR0)

To clear bits ILGLERR, PRGERR, and ERSERR in the FSTATR0 register, use the status register clear command. When any one of bits ILGLERR, PRGER, and ERSERR is "1", the FCU is in command-locked state, in which the FCU only accepts the status register clear command and does not accept other commands. When the ILGLERR bit is "1", check also the value of the ROMAE bit in the FASTAT register. If a status register clear command is issued without clearing these bits, the ILGLERR bit is not cleared.




Figure 12.13 Procedure for Clearing Status Register 0

(6) Reading Lock Bit

Each erasure block in the user MAT has a lock bit. While the FPROTCN bit in the FPROTR register is "0", the erasure block whose lock bit is set to "0" cannot be programmed or erased.

To check the lock bit status, issue a lock bit read command. The specified erase block lock bit will be indicated by the FLOCKST bit in the FSTATR1 register.




Figure 12.14 Procedure for Reading Lock Bit in Register Read Mode

(7) Writing to Lock Bit

Each erasure block in the user MAT has a lock bit. To write to a lock bit, use the lock bit program command. Write byte H'77 to a ROM program/erase address in the first cycle of the lock bit program command. Write byte H'D0 to an address in the target erasure block whose lock bit is to be written to in the second cycle; the FCU then starts writing to the lock bit. Read the FRDY bit in the FSTATR0 register to confirm that writing is completed.




Figure 12.15 Procedure for Writing to the Lock Bit

To erase a lock bit, use the block erase command. While the FPROTCN bit in the FPROTR register is "0", the erasure block whose lock bit is set to "0" cannot be erased. Set the FPROTCN bit to "1", and then issue a block erase command to erase a lock bit. The block erase command erases all data in the specified erasure block; it is not possible to erase only the lock bit.

12.7 User Boot Mode

To program or erase the user MAT in user boot mode, issue FCU commands to the FCU. A custom boot environment can be implemented by writing a routine for programming/erasing ROM using the desired communications interface and then starting in user boot mode. Note that the user boot MAT must be written in boot mode.

12.7.1 Switching between User MAT and User Boot MAT

Although this MCU starts up from the user boot MAT in user boot mode, since the user MAT is also allocated to the same address area, it is necessary to switch from the user boot MAT to the user MAT to write the user MAT. Note that it will not be possible to access the user boot MAT after switching to the user MAT. Furthermore, if the cache function is enabled, since there will still be pre-switching data stored in the cache after switching MATs, it is possible that a cache hit will occur when accessing different MATs with the same address. The following processing is necessary to avoid these problems.

(1) Mask all interrupts

To prevent accesses to the ROM area due to interrupts after MAT switching, mask all interrupts. Since it is not possible to mask NMI interrupts, configure the system so that NMI interrupts will not occur during MAT switching.

(2) Copy the ROM writing program to internal RAM

Copy the programs that perform MAT switching, acquisition of the data to be written, the ROM programming itself, and other functions.

(3) Jump to RAM

After all the programs have been copied to RAM, jump to the program in RAM.

(4) Set the ROMMAT register

Execute the MAT switching processing in the internal RAM area so that CPU instruction fetches to the ROM area do not occur during MAT switching.

(5) Read the ROMMAT register

Perform a dummy read of the ROMMAT register after writing to the ROMMAT register to switch MATs to verify that the register value changed.

(6) Invalidate the cache

Invalidate all cache lines after switching MATs. (See section 8, Caches.)



12.7.2 Programming the User MAT

After switching MATs, run a ROM write program created according to section 12.6, User Mode and User Boot Mode. This will acquire the write data sequentially using the desired communication protocol.




Figure 12.16 User MAT Programming Example

R01UH0286EJ0110

12.8 Protection

There are three types of ROM programming/erasure protection: hardware, software, and error protection.

12.8.1 Hardware Protection

The hardware protection function disables ROM programming and erasure according to the MCU pin settings.

(1) Protection through FWE Pin

When an "L" level signal is being input on the FWE pin, the FWE bit in the FPMON register becomes "0". In this state, "1" cannot be written to bits FENTRY1 and FENTRY0 in the FENTRYR register; that is, ROM P/E mode cannot be entered, which prevents the ROM from being programmed or erased.

When the FRDY bit is set to "1" and the FWE pin is "L" level, the FCU clears bits FENTRY1 and FENTRY0 to disable ROM programming and erasure.

If an attempt is made to issue a programming or erasing command to the ROM against the protection through the FWE pin, the FCU detects an error and enters command-locked state.

(2) Protection through Mode Pins

For the operating modes set through the mode pins of this MCU, refer to section 10, Operating Modes. In user boot mode or user mode, the user boot MAT cannot be programmed or erased.

12.8.2 Software Protection

The software protection function disables ROM programming and erasure according to the control register settings or the lock bit settings in the user MAT. If an attempt is made to issue a programming or erasing command to the ROM against software protection, the FCU detects an error and enters command-locked state.

(1) FENTRYR protection

When the FENTRY1 bit in the FENTRYR register is "0", the EB20 to EB27 blocks of ROM (read addresses: H'0010 0000 to H'001F FFFF, program/erase addresses: H'FD90 0000 to H'FD9F FFFF) goes to ROM read mode. When the FENTRY0 bit is "0", the EB00 to EB19 blocks of ROM (read addresses: H'0000 0000 to H'000F FFFF, program/erase addresses: H'FD80 0000 to H'FD8F FFFF) goes to ROM read mode. Since FCU commands are not accepted in ROM read mode, ROM goes to the program/erase disabled mode. If an FCU command is issued in ROM read mode, the FCU will detect an illegal command error and go to the command-locked state. (See section 12.8.3, Error Protection.)

(2) Protection through Lock Bits

Each erasure block in the user MAT has a lock bit. When the FPROTCN bit in the FPROTR register is "0", the erasure block whose lock bit is set to "0" cannot be programmed or erased. To program or erase the erasure block whose lock bit is "0", set the FPROTCN bit to "1". If an attempt is made to issue a programming or erasing command against protection by lock bits, the FCU detects an programming/erasure error and enters command-locked state (see section 12.8.3, Error Protection).

12.8.3 Error Protection

Error protection is a state (the command-locked state) in which an FCU command error, an illegal access, or incorrect FCU operation was detected and FCU command acceptance is disabled. Setting the FCU to the command-locked state disables ROM program/erase operations. To clear the command-locked state, a status register clear command must be issued in the state where the FASTAT register is H'10.



Table 12.7 shows the relationship between the ROM related error protection types and the post-error detection values of the status bits (bits ILGLERR, ERSERR, and PRGERR in the FSTATR0 register, bits FCUERR and FRDTCT in the FSTATR1 register, and the ROMAE bit in the FASTST register).

Table 12.7 Error Protection Types

		LGLERR bit	ERSERR bit	PRGERR bit	FCUERR bit	FRDTCT bit	ROMAE bit
Error	Description	ILGI	ERS	PRG	FCL	FRC	<u>S</u>
FENTRYR setting error	The key code (H'AA) has been supplied as the upper 8 bits of the FENTRYR register but the value of the lower 8 bits is other than H'01 or H'02.	1	0	0	0	0	0
Illegal command error	An undefined code has been specified in the first cycle of an FCU command.	1	0	0	0	0	0
	The value specified in the last of the multiple cycles of an FCU command is not H'D0.	1	0	0	0	0	0
	The value specified in the second cycle of a program command is not H'80.	1	0	0	0	0	0
	A command has been issued in command-locked state.	1	0/1	0/1	0/1	0/1	0/1
Erasure error	An error has occurred during erasure processing.	0	1	0	0	0	0
	A block erase command has been issued for the erasure block whose lock bit is set to "0" while the FPROTCN bit in the FPROTR register is "0".	0	1	0	0	0	0
Programming error	An error has occurred during programming processing.	0	0	1	0	0	0
	A program or lock bit program command has been issued for the erasure block whose lock bit is set to "0" while the FPROTCN bit in the FPROTR register is "0".	0	0	1	0	0	0
FCU error	An error has occurred during CPU processing in the FCU.	0	0	0	1	0	0
ROM access error	A read access command has been issued to addresses H'FD90 0000 to H'FD9F FFFF while FENTRY1 = "1" in ROM P/E normal mode.	1	0	0	0	0	1
	A read access command has been issued to addresses H'FD80 0000 to H'FD8F FFFF while FENTRY0 = "1" in ROM P/E normal mode.	1	0	0	0	0	1
	An access command has been issued to addresses H'FD90 0000 to H'FD9F FFFF while FENTRY1 = "0".	1	0	0	0	0	1
	An access command has been issued to addresses H'FD80 0000 to H'FD8F FFFF while FENTRY0 = "0".	1	0	0	0	0	1
	A read access command has been issued to addresses H'0000 0000 to H'001F FFFF while the FENTRYR register value is not H'0000.	1	0	0	0	0	1
	A ROM programming or erasing command (program, lock bit program, or block erase command) has been issued while the user boot MAT is selected.	1	0	0	0	0	1
	An access command has been issued to an address other than the addresses for ROM programming/erasure H'FD80 0000 to H'FD80 7FFF while the user boot MAT is selected.	1	0	0	0	0	1



12.9 Usage Notes

12.9.1 Key Code Stored Area

Addresses H'0000 00F0 to H'0000 00F7 in the user MAT store the key code for debugging function authentication to be used with the on-chip debugger. To restrict the debugging functions, write a key code in this area. After a key code is specified through the debugger, the code is stored in this area, which should be noted during checksum verification.

Note that key codes beginning with a byte B9 are prohibited.

12.9.2 Compatibility with Programming/Erasing Program of Conventional F-ZTAT SH Microcomputers (MCUs)

The flash memory programming/erasing program used for conventional F-ZTAT SH MCUs does not work with this MCU.

12.9.3 FWE Pin State

To program or erase ROM by driving the FWE pin to "H" level after powering on the chip with the FWE pin at "L" level, ensure that the FWE pin value does not change during reprogramming. If the FWE pin value changes during reprogramming, the FCU will detect a protection violation, and enters command-locked state after forcibly stopping the reprogram operation. As stopping reprogramming forcibly can cause a malfunction, ensure that the FWE pin does not change during reprogramming.

12.9.4 Reset during Programming or Erasure

To reset the FCU by setting the FRESET bit in the FRESETR register during programming or erasure, hold the FCU in the reset state for a period of t_{RESW2} (see section 38, Electrical Characteristics). Since a high voltage is applied to the ROM during programming and erasure, the FCU has to be held in the reset state long enough to ensure that the voltage applied to the memory unit has dropped. Do not read from the ROM while the FCU is in the reset state.

When a hardware reset is triggered by inputting an "L" level signal to the RESET# pin during programming or erasure of the flash memory, hold the reset state for a period of t_{RESW} (see section 38, Electrical Characteristics). In a hardware reset, not only does the voltage applied to the memory unit have to drop, but the power supply for the ROM and its internal circuitry also have to be initialized. Thus, the reset state must be maintained over a longer period than in the case of resetting the FCU.

While programming or erasure is performed, do not generate an internal reset caused by WDT counter overflow. A reset caused by WDT cannot ensure a sufficient time required for voltage drop for the memory unit, initialization of the power supply for the ROM, or initialization of its internal circuit.

12.9.5 Prohibition of Additional Programming

One area cannot be programmed twice in succession. To program an area that has already been programmed, be sure to erase the area before reprogramming.

12.9.6 Power Supply Control during Reprogramming

Ensure that the supply voltage is provided stably during ROM reprogramming. If the supply voltage is provided unstably, ROM may not be rewritten correctly or data may not be read correctly. An instantaneous interruption in the supply voltage during reprogramming will add an unintended stress to the MCU, causing malfunctions. Provide the supply voltage carefully.



12.9.7 Accessing ROM-Related Registers

It is not necessary to make settings to the ROM-related registers after a reset is canceled for normal program execution (reading data from ROM). When programming or erasing ROM, however, it is necessary to access the ROM-related registers. Since programming or erasing of ROM must be performed by a program executed from outside the ROM area, write to the ROM-related registers by means of a program executed from the SHwyRAM or IL memory.



This page is blank for reasons of layout.

Section 13 SuperHyway RAM (SHwyRAM)

13.1 Overview

The SuperHyway RAM (SHwyRAM) is connected to the SuperHyway bus and to the DRI/DRO dedicated bus, and its different areas are 64-Kbytes units (pages 0 to 7) that can be accessed independently from both. Figure 13.1 is a block diagram of the SHwyRAM module.

As shown in figure 13.2, the SHwyRAM is allocated to the upper 512 Kbytes of area 6 (H'1800 0000 to H'1807 FFFF in the 29-bit physical address space).

Note that the SHwyRAM is located in an area that can be cached and to which address translation can be applied (MMU), so it can be accessed from the P0/U0, P1, P2, and P3 areas.




Figure 13.1 Block Diagram of SHwyRAM

R01UH0286EJ0110




Figure 13.2 Address Space

(1) Access

The CPU and DMAC can access SHwyRAM in 8, 16, 32 or 64-bit units. The H-UDI and AUDR can access SHwyRAM in 8, 16 or 32-bit units. The DRI/DRO can access SHwyRAM in 32-bit units.

SHwyRAM is appropriate for program areas that require high-speed access as well as for stack and data areas.

(2) Ports

Each page has two read/write ports that are connected to the SuperHyway bus and the DRI/DRO dedicated bus.

(3) Priority

If access requests to the same page occur at the same time from different busses, the accesses are processed in priority order. The SuperHyway bus has higher priority than the DRI/DRO dedicated bus.



Section 14 Clock Generator (CPG)

14.1 Overview

The clock generator module (CPG) supplies clock pulses to internal and external devices in this MCU. The CPG module consists of an oscillator circuit and a PLL frequency multiplier circuit. The CPG module can be used to generate clock signals in one of two ways: with a crystal resonator connected or with an external clock input.

The oscillator circuit oscillates at the same frequency as the input clock.

The CPG module supplies the following five clock signals to this MCU internal circuits: the CPU clock (Ick), the SHwy clock (SHck), the peripheral clock (Pck), the peripheral A clock (PAck), and the FlexRay clock (FRck).

The CPU clock (Ick) is supplied to the CPU, the FPU, the cache, and other modules. The SHwy clock (SHck) is supplied to the SHwyRAM, ROM, and other modules. The CPU clock (Ick) frequency is twelve times the frequency input to the EXTAL pin.

Table 14.1 lists the relation between input frequency and input clock.

Table 14.1 Relation between Input Frequency and Input Clock

Input frequency (MHz)	PLL frequency multiplier (input to CPU)	CPU clock (MHz)	SHwy clock (MHz)	Peripheral clock (MHz)	Peripheral A clock (MHz)	FlexRay clock (MHz)
20	×12	240	80	40	80	80

The peripheral clock (Pck) is supplied mainly to the internal peripheral modules, and has a frequency 2 times the frequency input to the EXTAL pin. The peripheral clock (Pck) is also output as the system clock from the CLKOUT pin. The peripheral A clock (PAck) is supplied to the direct RAM input interface (DRI). The FlexRay clock (FRck) is supplied to the FlexRay module.

Figure 14.1 shows the CPG module block diagram.




Figure 14.1 Block Diagram of CPG

14.2 Input/Output Pins

Table 14.2 lists the CPG module related pins.

Pin switching is required for pins which are multiplexed with other functions. For details, see section 18, I/O Ports and Pin Function Unit.

Table 14.2 Pin Configuration

Pin Name	I/O	Function
EXTAL	Input	Crystal resonator or external clock input
XTAL	Output	Crystal resonator connection
CLKOUT	Output	System clock output
PLLVcc	Input	PLL frequency multiplier power supply
PLLVss	Input	PLL frequency multiplier ground

14.3 Register Descriptions

Table 14.3 lists the CPG module registers.

Table 14.3 Register Configuration

Register Name	Abbreviation	After Reset	P4 Address	Size	Page
Oscillator status register	OSCSR	H'00	H'FFFF 2810	8	14-3
Oscillator control register	OSCCR	H'00	H'FFFF 2814	8	14-3

Note: • The P4 address applies when the P4 area of the virtual address space is used. When the upper three bits of the 32-bit P4 area address are cleared to "0", the result is an area 7 address. This address is used when accessing area 7 of the physical address space using the TLB.

14.3.1 Oscillator Status Register (OSCSR)

The OSCSR register is a read-only register that holds the oscillator stop detection flag.

Oscillator status register (OSCSR)

<P4 address: location H'FFFF 2810>



<After Reset: H'00>

Bit	Abbreviation	After Reset	R	W	Description
7 to 1	_	All 0	0	Ν	Reserved Bits
					These bits are always read as "0".
0	OSCSTOP	0	R	Ν	Oscillator Stop Detection Flag
					OSCSTOP is a read-only bit and cannot be written.
					Once the OSCSTOP bit is set to "1" it retains its value thereafter. It can only be cleared to "0" by a hardware reset.
					0: The oscillator is in the normal operating state
					1: Oscillator stop detected/internal oscillator circuit clock supply* ¹ [Clearing condition]
					Hardware reset
					[Setting condition]
					 When the oscillator circuit output is stuck in the "1" or "0" state when INOSCE = "1".


Note: *1 When EXTAL input is stopped, the frequency unique to the PLL circuit is used for oscillation.

14.3.2 Oscillator Control Register (OSCCR)

The OSCCR register controls the enabled/disabled state of the oscillator stop detection function.

Oscillator control register (OSCCR)

<P4 address: location H'FFFF 2814>



<After Reset: H'00>

Bit	Abbreviation	After Reset	R	W	Description
7 to 1	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
0	INOSCE	0	R	W	Oscillator Stop Detection Function Enable Bit
					0: Disables the oscillator stop detection function
					1: Enables the oscillator stop detection function

14.4 Clock Sources

Applications can select either a crystal resonator or an external clock as the clock source.

14.4.1 Crystal Resonator Connection

(1) Circuit structure

Figure 14.2 shows the method for connecting a crystal resonator. For the crystal resonator, use an AT-cut fundamental frequency crystal resonator. Note that the load capacitors (CL1 and CL2) shown in figure 14.2 must be used.

The clock pulse signal generated by the crystal resonator and the internal oscillator is multiplied by the PLL frequency multiplier circuit, and supplied to this MCU internal and external devices.

Consult with the crystal resonator's manufacturer regarding its compatibility with this MCU.




Figure 14.2 Crystal Resonator Connection Example

(2) Crystal resonator

Figure 14.3 shows the equivalent circuit for the crystal resonator.




Figure 14.3 Crystal Resonator Equivalent Circuit

14.4.2 External Clock Input

Figure 14.4 shows an external clock input connection example.

Even when providing an external clock input, applications must wait the oscillator stabilization time after power is first applied to assure that the PLL circuit has time to stabilize.




Figure 14.4 External Clock Input

14.5 Usage Notes

14.5.1 Board Design Notes

Locate the crystal resonator and the load capacitors as close as possible to the EXTAL and XTAL pins. To assure that the circuit is not influenced by noise and operates correctly, do not allow the EXTAL pin and XTAL pin lines to cross any other signal lines.




Figure 14.5 Board Design Notes

14.5.2 PLL Frequency Multiplier Circuit Power Supply Connection Notes

The PLLVcc and PLLVss pins must be isolated from other Vcc and Vss pins from the board power supply source. Also, the bypass capacitors $C_{_{PB}}$ and $C_{_{B}}$ must be inserted as close as possible to the pins.




Figure 14.6 PLL Frequency Multiplier Circuit Power Supply Connection Notes

This page is blank for reasons of layout.

Section 15 Interrupt Controller (INTC)

15.1 Overview

The interrupt controller (INTC) determines the priority of interrupt sources and controls interrupt requests to the CPU. The INTC has a register that sets the priority of each interrupt and interrupt requests are processed according to the priority set in this register by the user. Table 15.1 lists the overview of the INTC.

Table 15.1 Overview of INTC

Interrupt priority	IRQ interrupt (IRQ0 to IRQ7): 15 levels
	On-chip peripheral module interrupt: 30 levels
NMI request hold function	 Whether to hold NMI requests can be selected when the BL bit in the SR register is set to "1".
NMI pin input-level monitor function	 An NMI level bit indicates the the NMI pin state. By reading this bit in the interrupt exception handling routine, the pin state can be checked, enabling it to be used as a noise canceller.
NMI detection	Rising or falling edge can be selected.
IRQn detection	"H" or "L" level and rising or falling edge can be selected.
IMASK update selection function	 Automatically updates the IMASK bits in the SR register according to the accepted interrupt level

Figure 15.1 shows a block diagram of the INTC.




Figure 15.1 Block Diagram of INTC

15.1.1 Interrupt Request Sources in INTC

The INTC manages non-maskable interrupt (NMI interrupt) and general interrupt (IRQ interrupt and on-chip peripheral module interrupt) requests in exceptional handling. Tables 15.2 and 15.3 lists interrupt request sources, respectively.

Table 15.2 Interrupt Request Sources (NMI and IRQ Interrupts)

Module Name	Source Settable with Software-Configurable Interrupt Priority* ¹	Interrupt Request Source	INTEVT (Exception Code)	Hardware- Configurable Priority* ²
INTC (NMI Interrupt)	_	NMIFL	H'1C0	High
INTC (IRQ Interrupt)	IRQ0	IRQ0	H'240	<u> </u>
	IRQ1	IRQ1	H'280	_
	IRQ2	IRQ2	H'2C0	-
	IRQ3	IRQ3	H'300	
	IRQ4	IRQ4	H'340	
	IRQ5	IRQ5	H'380	-
	IRQ6	IRQ6	H'3C0	_ ↓
	IRQ7	IRQ7	H'200	Low

Notes *1 By setting the INTPRI register, the priority can be selected from 0 to 15 level (setting 0 disables interrupts).

 Table 15.3
 Interrupt Request Sources (On-Chip Peripheral Module Interrupts)

Module Name	Source Settable with Software-Configurable Interrupt Priority* ¹	Interrupt Request Sources* ²	INTEVT (Exception Code)	Hardware- Configurable Priority* ³
WDT	WDT	WDT	H'560	High
TMU	TUNI0	TUNI0	H'580	
	TUNI1	TUNI1	H'5A0	_
	TUNI2	TUNI2	H'5C0	_
H-UDI	HUDI	HUDI	H'600	_
DMAC	DMAC0T3	DMINT0	H'700	_
		DMINT1	H'720	_
		DMINT2	H'740	_
		DMINT3	H'760	_
		DMAE0 (DMA0 to 5)	H'780	_
		DMAE1 (DMA6 to 11)	H'7A0	
	DMAC4T5	DMINT4	H'7C0	_
		DMINT5	H'840	_
	DMAC6T11	DMINT6	H'860	_
		DMINT7	H'880	_
		DMINT8	H'8A0	_
		DMINT9	H'8C0	_
		DMINT10	H'8E0	Low

^{*2} The hardware-configurable priority is: NMI interrupt > IRQ interrupt > on-chip peripheral module interrupt.

Module Name	Source Settable with Software-Configurable Interrupt Priority* ¹	Interrupt Request Sources* ²	INTEVT (Exception Code)	Hardware- Configurable Priority*³
DMAC	DMAC6T11	DMINT11	H'900	High
ATU-IIIS	TA	ICIA00	H'A00	_ ↑
Timer A		ICIA01	H'A20	_
		ICIA02	H'A40	_
		ICIA03	H'A60	_
		ICIA04	H'A80	_
		ICIA05	H'AA0	_
		OVIA0	H'AC0	_
ATU-IIIS	TF	ICIF0	H'B00	_
Timer F		ICIF1	H'B20	_
		ICIF2	H'B40	_
		ICIF3	H'B60	_
		OVIF0	H'B80	_
		OVIF1	H'BA0	_
		OVIF2	H'BC0	-
		OVIF3	H'BE0	-
ATU-IIIS	CMIG0	CMIG0	H'C00	_
Timer G	CMIG1	CMIG1	H'C20	_
	CMIG2	CMIG2	H'C40	_
	CMIG3	CMIG3	H'C60	_
	CMIG4	CMIG4	H'C80	_
	CMIG5	CMIG5	H'CA0	_
ATU-IIIS	TOU00	TOU00UDF	H'D00	_
Timer TOU		TOU01UDF	H'D20	_
		TOU02UDF	H'D40	_
		TOU03UDF	H'D60	_
	TOU04	TOU04UDF	H'D80	_
		TOU05UDF	H'DA0	_
		TOU06UDF	H'DC0	_
		TOU07UDF	H'DE0	_
	TOU10	TOU10UDF	H'E00	_
		TOU11UDF	H'E20	-
		TOU12UDF	H'E40	-
		TOU13UDF	H'E60	-
	TOU14	TOU14UDF	H'E80	_
		TOU15UDF	H'EA0	_
		TOU16UDF	H'EC0	
		TOU17UDF	H'EE0	_ ▼ Low

Module Name	Source Settable with Software-Configurable Interrupt Priority* ¹	Interrupt Request Sources* ²	INTEVT (Exception Code)	Hardware- Configurable Priority* ³
ATU-IIIS	TOU20	TOU20UDF	H'F00	High
Timer TOU		TOU21UDF	H'F20	_ ↑
		TOU22UDF	H'F40	_
		TOU23UDF	H'F60	_
	TOU24	TOU24UDF	H'F80	_
		TOU25UDF	H'FA0	_
		TOU26UDF	H'FC0	_
		TOU27UDF	H'FE0	_
	TOU30	TOU30UDF	H'1000	_
		TOU31UDF	H'1020	_
		TOU32UDF	H'1040	_
		TOU33UDF	H'1060	_
	TOU34	TOU34UDF	H'1080	_
		TOU35UDF	H'10A0	_
		TOU36UDF	H'10C0	_
		TOU37UDF	H'10E0	_
	TOU40	TOU40UDF	H'1100	_
		TOU41UDF	H'1120	_
		TOU42UDF	H'1140	_
		TOU43UDF	H'1160	_
	TOU44	TOU44UDF	H'1180	_
		TOU45UDF	H'11A0	_
		TOU46UDF	H'11C0	_
		TOU47UDF	H'11E0	_
SCIF	SCIF0	ERI0	H'1200	
		RXI0	H'1220	_
		BRI0	H'1240	
		TXI0	H'1260	_
	SCIF1	ERI1	H'1280	_
		RXI1	H'12A0	-
		BRI1	H'12C0	_
		TXI1	H'12E0	_
	SCIF2	ERI2	H'1300	-
	-	RXI2	H'1320	-
		BRI2	H'1340	-
		TXI2	H'1360	_
	SCIF3	ERI3	H'1380	-
	5011 0	RXI3	H'13A0	-
				_
		TXI3	H'13C0 H'13E0	_

Module Name	Source Settable with Software-Configurable Interrupt Priority* ¹	Interrupt Request Sources* ²	INTEVT (Exception Code)	Hardware- Configurable Priority* ³
RSPI	RSPI0	SPEI0	H'1400	High
		SPRI0	H'1420	<u> </u>
		SPTI0	H'1440	_
	RSPI1	SPEI1	H'1460	_
		SPRI1	H'1480	_
		SPTI1	H'14A0	_
	RSPI2	SPEI2	H'14C0	_
		SPRI2	H'14E0	_
		SPTI2	H'1500	_
IIC3	IICI	IICI	H'1600	_
DRI	DRI0	DRI0EVENT	H'1700	_
		DRIODEC	H'1720	_
		DRIOTRM	H'1740	_
	DRI1	DRI1EVENT	H'1760	_
		DRI1DEC	H'1780	_
		DRI1TRM	H'17A0	_
	DRI2	DRI2EVENT	H'17C0	_
		DRI2DEC	H'17E0	_
		DRI2TRM	H'1800	_
DRO	DRO	DRO	H'1820	_
FlexRay*4	FRINT	FRINT0	H'1900	_
		FRINT1	H'1920	_
	FRTINT	FRTINT0	H'1940	_
		FRTINT1	H'1960	_
CAN	CAN0	ERS0	H'1A00	_
		RXF0	H'1A20	_
		TXF0	H'1A40	_
		RXM00	H'1A80	_
		RXM10	H'1AA0	_
		TXM0	H'1AC0	_
	CAN1	ERS1	H'1B00	_
		RXF1	H'1B20	-
		TXF1	H'1B40	-
		RXM01	H'1B80	-
		RXM11	H'1BA0	-]
		TXM1	H'1BC0	

Module Name	Source Settable with Software-Configurable Interrupt Priority* ¹	Interrupt Request Sources* ²	INTEVT (Exception Code)	Hardware- Configurable Priority* ³
CAN	CAN2	ERS2	H'1C00	High
		RXF2	H'1C20	<u> </u>
		TXF2	H'1C40	_
		RXM02	H'1C80	_
		RXM12	H'1CA0	_
		TXM2	H'1CC0	_
	CAN3	ERS3	H'1D00	_
		RXF3	H'1D20	_
		TXF3	H'1D40	_
		RXM03	H'1D80	_
		RXM13	H'1DA0	_
		TXM3	H'1DC0	_
ADC	ADC	AD0I	H'1E00	_
		AD1I	H'1E20	_
		AD0ID0	H'1E40	_
		AD0ID1	H'1E60	_
		AD0ID2	H'1E80	_
		AD0ID3	H'1EA0	_
		AD0ID4	H'1EC0	_
		AD0ID5	H'1EE0	_
		AD0ID6	H'1F00	_
		AD0ID7	H'1F20	_
		AD0ID8	H'1F40	_
		AD0ID9	H'1F60	_
		AD0ID10	H'1F80	_
		AD0ID11	H'1FA0	_
		AD0ID12	H'1FC0	_
		AD0ID13	H'1FE0	_
		AD0ID14	H'2000	_
		AD0ID15	H'2020	_
		AD1ID0	H'2040	_
		AD1ID1	H'2060	_
		AD1ID2	H'2080	_
		AD1ID3	H'20A0	_
		AD1ID4	H'20C0	_
		AD1ID5	H'20E0	-
		AD1ID6	H'2100	-
		AD1ID7	H'2120	-
PDAC	PDAC	PDIINT	H'2200	_

Module Name	Source Settable with Software-Configurable Interrupt Priority* ¹	Interrupt Request Sources* ²	INTEVT (Exception Code)	Hardware- Configurable Priority* ³
ATU-IIIS	TA	ICIA10	H'2300	High
Timer A		ICIA11	H'2320	_ •
		ICIA12	H'2340	_
		ICIA13	H'2360	_
		ICIA14	H'2380	_
		ICIA15	H'23A0	_
		OVIA1	H'23C0	_
CAN	CAN4	ERS4	H'2400	_
		RXF4	H'2420	_
		TXF4	H'2440	_
		RXM04	H'2480	_
		RXM14	H'24A0	_
		TXM4	H'24C0	_ V Low

Notes *1 By setting the INT2PRIn register (n = 0 to 12), the priorities of on-chip peripheral module interrupts can be selected from 0 to 31 levels (setting 0 or 1 disables interrupts).

15.2 Input/Output Pins

Table 15.4 shows the INTC pin configuration.

Pin switching is required for pins which are multiplexed with other functions. For details, see section 18, I/O Ports and Pin Function Unit.

Table 15.4 Pin Configuration

Pin Name	I/O	Function
NMI	Input	Nonmaskable interrupt request signal input
IRQ0 to IRQ7	Input	External interrupt request signal input

^{*2} By setting the INT2Bm register (m = 0 to 10 and 12), the interrupt request sources can be checked.

^{*3} The hardware-configurable priority is: NMI interrupt > IRQ interrupt > on-chip peripheral module interrupt. In addition, the lower INTEVT (exception code) value has the higher hardware-configurable priority.

^{*4} The SH7451 Group does not include the FlexRay module.

15.3 Register Descriptions

Table 15.5 shows the INTC register configuration.

Table 15.5 Register Configuration

Register Name	Abbreviation	After Reset	P4 Address	Size	Page
Interrupt control register 0	ICR0	Undefined	H'FFFF F000	32	15-11
Interrupt control register 1	ICR1	H'0000 0000	H'FFFF F01C	32	15-12
Interrupt priority register	INTPRI	H'0000 0000	H'FFFF F010	32	15-13
Interrupt source register	INTREQ	H'0000 0000	H'FFFF F024	32	15-14
Interrupt mask register	INTMSK	H'FF00 0000	H'FFFF F044	32	15-15
Interrupt mask clear register	INTMSKCLR	H'0000 0000	H'FFFF F064	32	15-16
NMI flag control register	NMIFCR	Undefined	H'FFFF F0C0	32	15-17
User interrupt mask level register	USERIMASK	H'0000 0000	H'FFFF F300	32	15-18
Interrupt priority setting register 0	INT2PRI0	H'0000 0000	H'FFFF F400	32	15-20
Interrupt priority setting register 1	INT2PRI1	H'0000 0000	H'FFFF F404	32	15-20
Interrupt priority setting register 2	INT2PRI2	H'0000 0000	H'FFFF F408	32	15-20
Interrupt priority setting register 3	INT2PRI3	H'0000 0000	H'FFFF F40C	32	15-20
Interrupt priority setting register 4	INT2PRI4	H'0000 0000	H'FFFF F410	32	15-20
Interrupt priority setting register 5	INT2PRI5	H'0000 0000	H'FFFF F414	32	15-20
Interrupt priority setting register 6	INT2PRI6	H'0000 0000	H'FFFF F418	32	15-20
Interrupt priority setting register 7	INT2PRI7	H'0000 0000	H'FFFF F41C	32	15-20
Interrupt priority setting register 8	INT2PRI8	H'0000 0000	H'FFFF F4A0	32	15-20
Interrupt priority setting register 9	INT2PRI9	H'0000 0000	H'FFFF F4A4	32	15-20
Interrupt priority setting register 10	INT2PRI10	H'0000 0000	H'FFFF F4A8	32	15-20
Interrupt priority setting register 11	INT2PRI11	H'0000 0000	H'FFFF F4AC	32	15-20
Interrupt priority setting register 12	INT2PRI12	H'0000 0000	H'FFFF F4B0	32	15-20
Interrupt source register 00 (mask state is not affected)	INT2A00	H'0000 0000	H'FFFF F430	32	15-22
Interrupt source register 01 (mask state is not affected)	INT2A01	H'0000 0000	H'FFFF F4C0	32	15-24
Interrupt source register 10 (mask state is affected)	INT2A10	H'0000 0000	H'FFFF F434	32	15-26
Interrupt source register 11 (mask state is affected)	INT2A11	H'0000 0000	H'FFFF F4C4	32	15-28

Register Name	Abbreviation	After Reset	P4 Address	Size	Page
Interrupt mask register 0	INT2MSKR	H'FFFF FFFF	H'FFFF F438	32	15-29
Interrupt mask register 1	INT2MSKR1	H'FFFF FFFF	H'FFFF F4D0	32	15-31
Interrupt mask clear register 0	INT2MSKCR	H'0000 0000	H'FFFF F43C	32	15-32
Interrupt mask clear register 1	INT2MSKCR1	H'0000 0000	H'FFFF F4D4	32	15-34
Per-module interrupt source register 0	INT2B0	H'0000 0000	H'FFFF F440	32	15-35
Per-module interrupt source register 1	INT2B1	H'0000 0000	H'FFFF F444	32	15-36
Per-module interrupt source register 2	INT2B2	H'0000 0000	H'FFFF F448	32	15-37
Per-module interrupt source register 3	INT2B3	H'0000 0000	H'FFFF F44C	32	15-38
Per-module interrupt source register 4	INT2B4	H'0000 0000	H'FFFF F450	32	15-40
Per-module interrupt source register 5	INT2B5	H'0000 0000	H'FFFF F454	32	15-41
Per-module interrupt source register 6	INT2B6	H'0000 0000	H'FFFF F458	32	15-42
Per-module interrupt source register 7	INT2B7	H'0000 0000	H'FFFF F45C	32	15-43
Per-module interrupt source register 8	INT2B8	H'0000 0000	H'FFFF F460	32	15-44
Per-module interrupt source register 9	INT2B9	H'0000 0000	H'FFFF F464	32	15-46
Per-module interrupt source register 10	INT2B10	H'0000 0000	H'FFFF F468	32	15-47
Per-module interrupt source register 11	INT2B11	H'0000 0000	H'FFFF F46C	32	15-49
Per-module interrupt source register 12	INT2B12	H'0000 0000	H'FFFF F494	32	15-50

Note: • The P4 address applies when the P4 area of the virtual address space is used. When the upper three bits of the 32-bit P4 area address are cleared to "0", the result is an area 7 address. This address is used when accessing area 7 of the physical address space using the TLB.



15.3.1 Interrupt Control Register 0 (ICR0)

The ICR0 register sets the input signal detection mode of NMI pin, and indicates the input level to the NMI pin.

Interrupt Control Register 0 (ICR0) <P4 address: location H'FFFF F000>

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	NMIL	MAI	_	_		_	NMIB	NMIE	_	_	_		_	_	_	_
After Reset:	Undefined	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		_	_	_		_	_		_	_	_		_	_	_	
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<After Reset: Undefined>

Bit	Abbreviation	After Reset	R	W	Description
31	NMIL	Undefined	R	_	NMI Input Level Bit
					This bit is set to the signal level input to the NMI pin.
					Applications can determine the NMI pin signal level by reading the NMIL bit.
					0: "L" level is input to the NMI pin
					1: "H" level is input to the NMI pin
30	MAI	0	R	W	NMI Interrupt Mask Bit
					CPU Specifies whether all interrupts are masked during the "L" level period of the NMI pin level regardless of the SR/BL bit. For details, see table 15.6.
					0: Interrupts are enabled even if the NMI pin goes "L" level
					1: Interrupts are disabled if the NMI pin goes "L" level
29 to 26	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
25	NMIB	0	R	W	NMI Block Mode Bit
					CPU Specifies whether an NMI interrupt is held until the BL bit is cleared to "0" or detected immediately when the SR/BL bit is set to "1".
					0: NMI interrupts will be deferred when BL is "1"
					1: NMI interrupts will not be deferred when BL is "1"
					Note: If interrupts are accepted when BL is "1", the previously saved exception information (SSR, SPC, SGR, and INTEVT) will be lost.
24	NMIE	0	R	W	NMI Edge Select Bit
					Selects whether an interrupt request signal input to the NMI pin is detected at the rising or the falling edge. When this bit is modified, the NMI interrupt is not detected for a period of up to 6 Pck cycles after the value of the bit is changed.
					0: An interrupt request is detected at the falling edge of NMI input
					1: An interrupt request is detected at the rising edge of NMI input
23	_	1	1	1	Reserved Bit
					This bit is always read as "1". The write value should always be "1"
22 to 0	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".

Table 15.6 Combinations of BL Bit and MAI Bit Settings

BL Bit in SR	MAI Bit in ICR0	NMI Pin Level	Interrupt Enabled/Disabled		
"0"	"0"	"L"	Enabled		
		"H"	Enabled		
	"1"	"L"	Disabled		
		"H"	Enabled		
"1"	"0"	"L"	Disabled		
		"H"	Disabled		
	"1"	"L"	Disabled		
		"H"	Disabled		

15.3.2 Interrupt Control Register 1 (ICR1)

The ICR1 register specifies the detection mode for IRQ interrupts (IRQ0 to IRQ7).

Interrupt Control Register 1 (ICR1) <P4 address: location H'FFFF F01C> Bit: 31 26 25 24 23 22 18 16 IRQ0S IRQ1S IRQ2S IRQ3S IRQ4S IRQ5S IRQ6S IRQ7S After Reset: Bit: 15 14 13 12 10 After Reset: 0 0 0 0 0

<After Reset: H'0000 0000>

Abbreviation	After Reset	R	W	Description
IRQ0S	All 0	R	W	IRQn Sense Select Bits
IRQ1S	All 0	R	W	These bits select whether an interrupt request signal input to the
IRQ2S	All 0	R	W	corresponding IRQ pin (IRQ0 to IRQ7) is detected at the rising edge, falling edge, "L" level, or "H" level. The IRQ0S bits
IRQ3S	All 0	R	W	correspond to the IRQ0 pin and the IRQ7S bits correspond to the
IRQ4S	All 0	R	W	TRQ7.
IRQ5S	All 0	R	W	00: Interrupt requests are detected on an IRQn falling edge.
IRQ6S	All 0	R	W	-01: Interrupt requests are detected on an IRQn rising edge.
10070	A II . O		147	- 10: Interrupt requests are detected on an IRQn "L" level.
IRQ/S	All U	н	VV	11: Interrupt requests are detected on an IRQn "H" level.
_	All 0	0	0	Reserved Bits
				These bits are always read as "0". The write value should always be "0".
	IRQ0S IRQ1S IRQ2S IRQ3S IRQ4S IRQ5S	IRQ0S All 0 IRQ1S All 0 IRQ2S All 0 IRQ3S All 0 IRQ4S All 0 IRQ4S All 0 IRQ5S All 0 IRQ6S All 0 IRQ6S All 0 IRQ7S All 0	IRQ1S All 0 R IRQ2S All 0 R IRQ3S All 0 R IRQ4S All 0 R IRQ5S All 0 R IRQ6S All 0 R IRQ7S All 0 R	IRQ0S All 0 R W IRQ1S All 0 R W IRQ2S All 0 R W IRQ3S All 0 R W IRQ4S All 0 R W IRQ5S All 0 R W IRQ6S All 0 R W IRQ7S All 0 R W

15.3.3 Interrupt Priority Register (INTPRI)

The INTPRI register sets the IRQ interrupt (IRQ0 to IRQ7) priorities (levels 15 to 0).

Interrupt Priority Register (INTPRI)

<P4 address: location H'FFFF F010>

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		IR	Q0			IR	Q1		IRQ2				IRQ3			
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		IR	Q4			IRQ5				IRQ6				IRQ7		
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31 to 28	IRQ0	All 0	R	W	IRQn Interrupt Priority Level Bits
27 to 24	IRQ1	All 0	R	W	These bits are used to set the interrupt priority of the
23 to 20	IRQ2	All 0	R	W	 corresponding IRQn to a value from H'F to H'1 (level 15 and level 1). The higher the value, the higher the priority. Setting a field to a
19 to 16	IRQ3	All 0	R	W	value of H'0 (level 0) causes the corresponding interrupt to be
15 to 12	IRQ4	All 0	R	W	masked.
11 to 8	IRQ5	All 0	R	W	_
7 to 4	IRQ6	All 0	R	W	_
3 to 0	IRQ7	All 0	R	W	_

15.3.4 Interrupt Source Register (INTREQ)

The INTREQ register indicates which of the IRQ0 to IRQ7 IRQ interrupts has been requested to the INTC. The bits in this register are not influenced by interrupt masking with the INTPRI and INTMSK registers.

Interrupt Source Register (INTREQ) <P4 address: location H'FFFF F024> IRQ0 IRQ1 IRQ2 IRQ3 IRQ4 IRIRQ IRQ6 IRQ7 After Reset: Bit: After Reset:

<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31	IRQ0	0	R	*1	IRQn Interrupt Source Bits
30	IRQ1	0	R	*1	Each bit indicates whether or not an interrupt request has been input
29	IRQ2	0	R	*1	to the pin corresponding to IRQn.
28	IRQ3	0	R	*1	- • Edge detection (IRQnS in ICR1 set to "00" or "01")
				. 1	- Level detection (IRQnS in ICR1 set to "10" or "11")
27	IRQ4	0	R	*1	_ Writing to these bits has no effect. For the method of clearing these
26	IRQ5	0	R	*1	bits, see section 15.7.2, To Clear IRQ Interrupt Requests When Level
25	IRQ6	0	R	*1	Detection is Selected.
24	IRO7	0	R	*1	- 0: No interrupt request detected
24	24 IRQ7 0 R *			1: Interrupt request detected	
23 to 0	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".

Note: *1 To clear a flag when edge detection is enabled, read the register and then write "0" to the flag bit only if its value was read as "1". Write "1" to the bits whose value was read as "0". Always write "1" to flag bits not to clear.

15.3.5 Interrupt Mask Register (INTMSK)

The INTMSK register indicates whether or not each of the INRQ0 to IRQ7 interrupt requests are masked. To clear the interrupt masking, write "1" to the corresponding bit in the INTMASKCLR register. Writing "0" to each bit in this register does not change the value.

Interrupt Mask Register (INTMSK) <P4 address: location H'FFFF F044> Bit: IRQ0 IRQ1 IRQ2 IRQ3 IRQ4 IRQ5 IRQ6 IRQ7 After Reset: After Reset:

<After Reset: H'FF00 0000>

Bit	Abbreviation	After Reset	R	W	Description
31	IRQ0	1	R	W	IRQn Interrupt Request Mask Setting Bits
30	IRQ1	1	R	W	Each bit specifies whether or not interrupt requests corresponding
29	IRQ2	1	R	W	to IRQn are masked. Writing "0" to these bits has no effect. For the method of clearing these bits, see section 15.3.6, Interrupt Mask
28	IRQ3	1	R	W	Clear Register (INTMSKCLR).
27	IRQ4	1	R	W	0: Masking disabled
26	IRQ5	1	R	W	1: Masking enabled
25	IRQ6	1	R	W	-
24	IRQ7	1	R	W	_
23 to 0		All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".

15.3.6 Interrupt Mask Clear Register (INTMSKCLR)

The INTMSKCLR register is used to clear masking of IRQ0 to IRQ7 interrupt requests set in the INTMSK register. Setting a bit in the INTMSKCLR register to "1" clears masking of the corresponding interrupt source. The value of the bits when read is undefined.

Interrupt Mask Clear Register (INTMSKCLR) <P4 address: location H'FFFF F064> IRQ0 IRQ2 IRQ3 IRQ4 IRQ5 IRQ6 IRQ7 IRQ1 After Reset: Bit: After Reset:

<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description			
31	IRQ0	0	?	W	IRQn Interrupt Request Mask Clear Bits			
30	IRQ1	0	?	W	Each bit specifies whether or not the interrupt request mask setting			
29	IRQ2	0	?	W	 of the corresponding IRQn is cleared. These bits return an undefined value when read. Writing "0" to these bits has no effect. 			
28	IRQ3	0	?	W	<u> </u>			
27	IRQ4	0	?	W	1: Mask setting cleared			
26	IRQ5	0	?	W	_			
25	IRQ6	0	?	W				
24	IRQ7	0	?	W	_			
23 to 0	_	All 0	0	0	Reserved Bits These bits are always read as "0". The write value should always be "0".			

15.3.7 NMI Flag Control Register (NMIFCR)

The NMIFCR register indicates whether or not an NMI interrupt has been detected by the INTC. The NMIFL bit is automatically set to "1" by hardware when an NMI interrupt is detected by the INTC. To clear the NMIFL bit, write "0" to the bit by software.

The NMIFL bit value does not affect NMI acceptance by the CPU. Although the NMI request detected by the INTC is cleared by CPU acceptance, the NMIFL bit is not cleared automatically. Even if "0" is written to the NMIFL bit before the NMI request is accepted by the CPU, the NMI request is not canceled.

NMI Flag Co	NMI Flag Control Register (NMIFCR) <p4 address:="" f0c0="" h'ffff="" location=""></p4>															
Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	NMIL	_	_	_	_	_	_	_				_	_	_	_	NMIFL
After Reset:	Undefined	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	_	_	_	_	_	_		_	_	_	_	_	_	_	_
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<After Reset: Undefined>

Bit	Abbreviation	After Reset	R	W	Description
31	NMIL	Undefined	R	_	NMI Input Level Bit
					This bit indicates the level of input to the NMI pin.
					0: "L" level is input to the NMI pin
					1: "H" level is input to the NMI pin
30 to 17	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
16	NMIFL	0	R W NMI Flag (NMI interrupt request signal detection)		NMI Flag (NMI interrupt request signal detection) Bit
					This bit indicates whether or not an NMI interrupt has been detected by the INTC. Always write "0" to this bit to clear. Writing "1" to this bit has no effect.
					0: No NMI interrupt detected
					1: NMI interrupt request detected
15 to 0		All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".

15.3.8 User Interrupt Mask Level Register (USERIMASK)

The USERIMASK register sets the interrupt level.

Interrupts whose priority levels are lower than the level set in the UIMASK bits are masked. If the value of "H'F" is set to the UIMASK bits, all interrupts other than the NMI are masked.

The CPU only accepts interrupts with an interrupt level setting higher than the setting values of the UIMASK bits and the IMASK bits in the SR register.

Even if interrupts are accepted by the CPU, the UIMASK bit value is not changed.

This register is initialized to H'0000 0000 (all interrupts are enabled) when returning from a hardware reset.

To prevent incorrect writing, this register can only be written to with USERIMASKKEY bit (bits 31 to 24) set to H'A5.

User Interrupt Mask Level Register (USERIMASK) <P4 address: location H'FFFF F300> Bit: **USERIMASKKEY** After Reset: Bit: UIMASK After Reset:

Bit	Abbreviation	After Reset	R	w	Description	
31 to 24	USERIMASKKEY	All 0	0	W	USERINASK Register Write Key Code Bits	
					These bits enable or disable UIMASK bit modification. The data written to these bits are not retained. These bits are always read "0".	
					H'A5: Enable UIMASK bit modification.	
					Other than H'A5: Disable UIMASK bit modification.	
23 to 8	_	All 0	0	0	Reserved Bits	
					These bits are always read as "0". The write value should always be "0".	
7 to 4	UIMASK	All 0	R	W	Interrupt Mask Level Bits	
					Masks interrupts whose priority levels are lower than the level set in the UIMASK bits.	
3 to 0	_	All 0	0	0	Reserved Bits	
					These bits are always read as "0". The write value should always be "0".	

(1) Procedure for Using User Interrupt Mask Level Register

When accessing this register in user mode, translate the address through the MMU. In the system that uses a multitasking OS, processes that can access the USERIMASK register must be controlled by using memory protection functions of the MMU. When terminating the task or switching to another task, be sure to clear the UIMASK bits to "H'0" before quitting the task. If the UIMASK bits are left set to a non-zero value, interrupts which are not higher in priority than the UIMASK level are held disabled, and correct operation may not be performed (for example, the OS cannot switch tasks).


An example of the usage procedure is shown below.

- 1. Classify interrupts to A and B as described below and set the A priority higher than the B priority.
 - A. Interrupts to be accepted in the device driver (interrupts to be used by the operating system: a timer interrupt etc.)
 - B. Interrupts to be disabled in the device driver
- 2. Make the MMU settings so that the address space including the USERIMASK register can only be accessed by the device driver in which interrupts should be disabled.
- 3. Branch to the device driver.
- 4. Set the UIMASK bits to mask B interrupts in the device driver that is operating in user mode.
- 5. Process interrupts with high priority in the device driver.
- 6. Clear the UIMASK bits to "H'0" to return from processing in the device driver.



15.3.9 Interrupt Priority Setting Registers 0 to 12 (INT2PRI0 to INT2PRI12)

The INT2PRI0 to INT2PRI12 registers set the priorities (as levels 0 to 31) of the on-chip peripheral module interrupts. The higher the setting value, the higher the priority. Each interrupt source can be given one of 30 priority levels by assigning one of 32 5-bit values. (Specifying a value of H'00 or H'01 has the same effect as masking interrupt requests for the corresponding source)



<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31 to 29	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
28 to 24	See table 15.7	All 0	R	W	These bits are allocated to the module that is the interrupt request origin for this on-chip peripheral module interrupt. See table 15.7 for the correspondence between these registers and the interrupt request origins.
23 to 21	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
20 to 16	See table 15.7	All 0	R	W	These bits are allocated to the module that is the interrupt request origin for this on-chip peripheral module interrupt. See table 15.7 for the correspondence between these registers and the interrupt request origins.
15 to 13	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
12 to 8	See table 15.7	All 0	R	W	These bits are allocated to the module that is the interrupt request origin for this on-chip peripheral module interrupt. See table 15.7 for the correspondence between these registers and the interrupt request origins.
7 to 5	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".

Bit	Abbreviation	After Reset	R	W	Description
4 to 0	See table 15.7	All 0	R	W	These bits are allocated to the module that is the interrupt request origin for this on-chip peripheral module interrupt. See table 15.7 for the correspondence between these registers and the interrupt request origins.

Table 15.7 shows the correspondence between interrupt request sources and bits in the INT2PRI0 to INT2PRI12 registers.

Table 15.7 Interrupt Request Sources and INT2PRI0 to INT2PRI12 Registers

_	۰	٠
u		١

Register	28 to 24	20 to 16	12 to 8	4 to 0
INT2PRI0	TUNI0 (TMU)	TUNI1 (TMU)	TUNI2 (TMU)	Reserved
INT2PRI1	WDT (WDT)	DMAC0T3 (DMAC)	DMAC4T5 (DMAC)	DMAC6T11 (DMAC)
INT2PRI2	SCIF0 (SCIF)	SCIF1 (SCIF)	SCIF2 (SCIF)	SCIF3 (SCIF)
INT2PRI3	RSPI0 (RSPI)	RSPI1 (RSPI)	RSPI2 (RSPI)	HUDI (H-UDI)
INT2PRI4	DRI0 (DRI)	DRI1 (DRI)	DRI2 (DRI)	DRO (DRO)
INT2PRI5	IICI (IIC3)	ADC (ADC)	TA (ATU-IIIS timer A)	TF (ATU-IIIS timer F)
INT2PRI6	CMIG0 (ATU-IIIS timer G)	CMIG1 (ATU-IIIS timer G)	CMIG2 (ATU-IIIS timer G)	CMIG3 (ATU-IIIS timer G)
INT2PRI7	CMIG4 (ATU-IIIS timer G)	CMIG5 (ATU-IIIS timer G)	TOU00 (ATU-IIIS timer TOU)	TOU04 (ATU-IIIS timer TOU)
INT2PRI8	TOU10 (ATU-IIIS timer TOU)	TOU14 (ATU-IIIS timer TOU)	TOU20 (ATU-IIIS timer TOU)	TOU24 (ATU-IIIS timer TOU)
INT2PRI9	TOU30 (ATU-IIIS timer TOU)	TOU34 (ATU-IIIS timer TOU)	TOU40 (ATU-IIIS timer TOU)	TOU44 (ATU-IIIS timer TOU)
INT2PRI10	CAN0 (CAN)	CAN1 (CAN)	CAN2 (CAN)	CAN3 (CAN)
INT2PRI11	CAN4 (CAN)	Reserved	FRINT*1 (FlexRay)	FRTINT*1 (FlexRay)
INT2PRI12	PDAC (PDAC)	Reserved	Reserved	Reserved

Note: *1 Reserved bits in the SH7451 Group. These bits are always read as "0". The write value should always be "0".




Bit

15.3.10 Interrupt Source Register 00 (INT2A00) (Mask State is not affected)

Abbreviation After Reset R W Description

The INT2A00 register indicates interrupt sources generated by peripheral modules. Even if an interrupt is masked by the INT2MSKR register, the INT2A00 register still indicates the source by setting the corresponding bit. For interrupt source indications according to the setting of the INT2MSKR register (such that sources are not indicated for masked interrupts), use the INT2A10 register. Clearing of the interrupt source matching a particular bit must be performed in the corresponding peripheral module. It is also possible to identify interrupt sources by directly reading the INTEVT (exception code) sent to the CPU.



DIL	Appreviation	Aller Reset	n v	w Description	
31, 30	_	All 0	0 -	Reserved Bits	Indicates interrupt sources
				These bits are always read as "0".	for each on-chip peripheral – module.
29	CMIG5	0	R -	Timer G5 interrupt source indication bit	– module. – 0: No interrupts
28	CMIG4	0	R -	Timer G4 interrupt source indication bit	_ 1: Interrupts are generated
27	CMIG3	0	R -	Timer G3 interrupt source indication bit	
26	CMIG2	0	R -	Timer G2 interrupt source indication bit	_
25	CMIG1	0	R -	Timer G1 interrupt source indication bit	_
24	CMIG0	0	R -	Timer G0 interrupt source indication bit	_
23	TF	0	R -	Timer F interrupt source indication bit	_
22	TA	0	R -	Timer A interrupt source indication bit	_
21	ADC	0	R -	ADC interrupt source indication bit	_
20	IICI	0	R -	IIC3 interrupt source indication bit	_
19	DRO	0	R -	DRO interrupt source indication bit	_
18	DRI2	0	R -	DRI2 interrupt source indication bit	_
17	DRI1	0	R -	DRI1 interrupt source indication bit	_
16	DRI0	0	R -	DRI0 interrupt source indication bit	_
15	HUDI	0	R -	H-UDI interrupt source indication bit	_
14	RSPI2	0	R -	RSPI2 interrupt source indication bit	_
13	RSPI1	0	R -	RSPI1 interrupt source indication bit	_
12	RSPI0	0	R -	RSPI0 interrupt source indication bit	_
11	SCIF3	0	R -	SCIF3 interrupt source indication bit	_
10	SCIF2	0	R -	SCIF2 interrupt source indication bit	_
9	SCIF1	0	R -	SCIF1 interrupt source indication bit	_
8	SCIF0	0	R -	SCIF0 interrupt source indication bit	_
7	DMAC6T11	0	R -	DMA6 to DMA11 interrupt source indication bit	_


Bit	Abbreviation	After Reset	R	W	Description	
6	DMAC4T5	0	R	_	DMA4 to DMA4 interrupt source indication bit	Indicates interrupt sources for each on-chip peripheral
5	DMAC0T3	0	R	_	DMA0 to DMA3 interrupt source	module.
			indication bit	0: No interrupts		
4	WDT	0	R	_	WDT interrupt source indication bit	1: Interrupts are generated
3	_	0	0	_	Reserved Bit	
					This bit is always read as "0".	
2	TUNI2	0	R	_	TMU2 interrupt source indication bit	_
1	TUNI1	0	R	_	TMU1 interrupt source indication bit	_
0	TUNI0	0	R	_	TMU0 interrupt source indication bit	

Abbreviation

Bit

15.3.11 Interrupt Source Register 01 (INT2A01) (Mask State is not affected)

The INT2A01 register indicates interrupt sources generated by on-chip peripheral modules. Even if an interrupt is masked by the INT2MSKR1 register, the INT2A01 register still indicates the source by setting the corresponding bit. For interrupt source indications according to the setting of the INT2MSKR1 register (such that sources are not indicated for masked interrupts), use the INT2A11 register. Clearing of the interrupt source matching a particular bit must be performed in the corresponding on-chip peripheral module. It is also possible to identify interrupt sources by directly reading the INTEVT (exception code) sent to the CPU.



After Reset R W Description

Dit	Abbieviation	Aitel Heset	•••	•••	Description	
31 to 19	_	All 0	0	_	Reserved Bits	Indicates interrupt sources for
					These bits are always read as "0".	each on-chip peripheral module.
18	PDAC	0	R	_	PDAC interrupt source indication bit	0: No interrupts
17	FRTINT	0	R	_	Indicates FlexRay timer interrupt source indication bit	1: Interrupts are generated
					Reserved bit in the SH7451 Group.	
					This bit is always read as "0".	
16	FRINT	0	R	_	Indicates FlexRay interrupt source indication bit	
					Reserved bit in the SH7451 Group.	
					This bit is always read as "0".	
15	_	0	0	_	Reserved Bit	
					This bit is always read as "0".	
14	CAN4	0	R	_	CAN4 interrupt source indication bit	
13	CAN3	0	R	_	CAN3 interrupt source indication bit	
12	CAN2	0	R	_	CAN2 interrupt source indication bit	
11	CAN1	0	R	_	CAN1 interrupt source indication bit	
10	CAN0	0	R	_	CAN0 interrupt source indication bit	
9	TOU44	0	R		Timer TOU4_4 to TOU4_7 interrupt source indication bit	
8	TOU40	0	R	_	Timer TOU4_0 to TOU4_3 interrupt source indication bit	
7	TOU34	0	R	_	Timer TOU3_4 to TOU3_7 interrupt source indication bit	
6	TOU30	0	R		Timer TOU3_0 to TOU3_3 interrupt source indication bit	
5	TOU24	0	R		Timer TOU2_4 to TOU2_7 interrupt source indication bit	

Bit	Abbreviation	After Reset	R	W	Description		
4	TOU20	0	R		Timer TOU2_0 to TOU2_3 interrupt source indication bit	each on-chip peripheral	
3	TOU14	0	R		Timer TOU1_4 to TOU1_7 interrupt source indication bit	module. 0: No interrupts	
2	TOU10	0	R	_	Timer TOU1_0 to TOU1_3 interrupt source indication bit		
1	TOU04	0	R	_	Timer TOU0_4 to TOU0_7 interrupt	_ :	
0	TOU00	0	R	_	source indication bit Timer TOU0_0 to TOU0_3 interrupt	-	
J	10000	· ·	11		source indication bit		


Abbreviation

Bit

15.3.12 Interrupt Source Register 10 (INT2A10) (Mask State is affected)

After Reset R W Description

The INT2A10 register indicates interrupt sources generated by peripheral modules. However, if an interrupt is masked by the INT2MSKR register, the INT2A10 register does not indicate the source (the corresponding bit in this register is not set to "1"). To confirm interrupt occurrence with indications not affected by the setting of the INT2MSKR register, use the INT2A00 register. Clearing of the interrupt source matching a particular bit must be performed in the corresponding peripheral module. It is also possible to identify interrupt sources by directly reading the INTEVT (exception code) sent to the CPU.



Dit	Abbieviation	Aitel Heset	•••	•••	Description	
31, 30	_	All 0	0	_	Reserved Bits	Indicates interrupt sources
					These bits are always read as "0".	for each on-chip peripheral - module.
29	CMIG5	0	R	_	Timer G5 interrupt source indication bit	- nodule. - 0: No interrupts
28	CMIG4	0	R	_	Timer G4 interrupt source indication bit	1: Interrupts are generated
27	CMIG3	0	R	_	Timer G3 interrupt source indication bit	- · · · · · · · · · · · · · · · · · · ·
26	CMIG2	0	R	_	Timer G2 interrupt source indication bit	-
25	CMIG1	0	R	_	Timer G1 interrupt source indication bit	-
24	CMIG0	0	R	_	Timer G0 interrupt source indication bit	-
23	TF	0	R	_	Timer F interrupt source indication bit	-
22	TA	0	R	_	Timer A interrupt source indication bit	-
21	ADC	0	R	_	ADC interrupt source indication bit	-
20	IICI	0	R	_	IIC3 interrupt source indication bit	-
19	DRO	0	R	_	DRO interrupt source indication bit	-
18	DRI2	0	R	_	DRI2 interrupt source indication bit	-
17	DRI1	0	R	_	DRI1 interrupt source indication bit	-
16	DRI0	0	R	_	DRI0 interrupt source indication bit	-
15	HUDI	0	R	_	H-UDI interrupt source indication bit	-
14	RSPI2	0	R	_	RSPI2 interrupt source indication bit	-
13	RSPI1	0	R	_	RSPI1 interrupt source indication bit	-
12	RSPI0	0	R	_	RSPI0 interrupt source indication bit	-
11	SCIF3	0	R	_	SCIF3 interrupt source indication bit	-
10	SCIF2	0	R	_	SCIF2 interrupt source indication bit	-
9	SCIF1	0	R	_	SCIF1 interrupt source indication bit	-


Bit	Abbreviation	After Reset	R	W	Description	
8	SCIF0	0	R	_	SCIF0 interrupt source indication bit	Indicates interrupt sources
7	DMAC6T11	0	R	_	DMA6 to DMA11 interrupt source indication bit	for each on-chip peripheral module.
6	DMAC4T5	0	R	_	DMA4 to DMA4 interrupt source	0: No interrupts1: Interrupts are generated
					indication bit	—
5	DMAC0T3	0	R	_	DMA0 to DMA3 interrupt source	
					indication bit	<u></u>
4	WDT	0	R	_	Indicates WDT interrupt source	
					indication bit	<u></u>
3	_	0	0	_	Reserved Bit	
					This bit is always read as "0".	
2	TUNI2	0	R	_	TMU2 interrupt source indication bit	_
1	TUNI1	0	R	_	TMU1 interrupt source indication bit	_
0	TUNI0	0	R	_	TMU0 interrupt source indication bit	_

Abbreviation

Bit

15.3.13 Interrupt Source Register 11 (INT2A11) (Mask State is affected)

The INT2A11 register indicates interrupt sources generated by on-chip peripheral modules. However, if an interrupt is masked by the INT2MSKR1 register, the INT2A11 register does not indicate the source (by setting the corresponding bit to "1"). To confirm interrupt occurrence with indications not affected by the setting of the INT2MSKR1 register, use the INT2A01 register. Clearing of the interrupt source matching a particular bit must be performed in the corresponding on-chip peripheral module. It is also possible to identify interrupt sources by directly reading the INTEVT (exception code) sent to the CPU.



After Reset R W Description

DIL	Appleviation	Ailei nesel	п	vv	Description	
31 to 19	_	All 0	0		Reserved Bits	Indicates interrupt sources for each on-chip peripheral module.
					These bits are always read as "0".	
18	PDAC	0	R		PDAC interrupt source indication bit	_ 0: No interrupts
17	FRTINT	0	R		FlexRay timer interrupt source indication bit	1: Interrupts are generated
					Reserved bit in the SH7451 Group.	
					This bit is always read as "0".	
16	FRINT	0	R		FlexRay interrupt source indication bit	-
					Reserved bit in the SH7451 Group.	
					This bit is always read as "0".	
15	_	0	R		Reserved Bit	-
					This bit is always read as "0".	- - -
14	CAN4	0	R		CAN4 interrupt source indication bit	
13	CAN3	0	R	_	CAN3 interrupt source indication bit	
12	CAN2	0	R		CAN2 interrupt source indication bit	
11	CAN1	0	R	_	CAN1 interrupt source indication bit	-
10	CAN0	0	R	_	CAN0 interrupt source indication bit	-
9	TOU44	0	R		Timer TOU4_4 to TOU4_7 interrupt source indication bit	- - -
8	TOU40	0	R		Timer TOU4_0 to TOU4_3 interrupt source indication bit	
7	TOU34	0	R		Timer TOU3_4 to TOU3_7 interrupt source indication bit	
6	TOU30	0	R		Timer TOU3_0 to TOU3_3 interrupt source indication bit	
5	TOU24	0	R		Timer TOU2_4 to TOU2_7 interrupt source indication bit	-

Bit	Abbreviation	After Reset	R	w	Description	
4	TOU20	0	R	_	Timer TOU2_0 to TOU2_3 interrupt source indication bit	Indicates interrupt sources for each on-chip peripheral
3	TOU14	0	R	_	Timer TOU1_4 to TOU1_7 interrupt	- module. 0: No interrupts - 1: Interrupts are generated -
					Source maleation bit	
2	TOU10	0	R	_	Timer TOU1_0 to TOU1_3 interrupt source indication bit	
1	TOU04	0	R	_	Timer TOU0_4 to TOU0_7 interrupt source indication bit	
0	TOU00	0	R	_	Timer TOU0_0 to TOU0_3 interrupt source indication bit	

15.3.14 Interrupt Mask Register 0 (INT2MSKR)

The INT2MSKR register sets masking for each source indicated in the INT2A10 register. Interrupts whose corresponding bits in INT2MSKR register are set to "1" are not notified to the CPU.


Interrupt Mask Register 0 (INT2MSKR0) <P4 address: location H'FFFF F438> 29 28 26 25 24 23 22 21 20 19 18 17 16 CMIG5 CMIG4 CMIG3 CMIG2 CMIG1 CMIG0 TF ADC IICI DRO DRI2 DRI1 DRI0 TΑ After Reset: Bit: 0 13 12 10 DMAC 4T5 DMAC 0T3 WDT TUNI2 TUNI1 TUNI0 HUDI RSPI2 RSPI1 RSPI0 SCIF3 SCIF2 SCIF1 SCIF0 After Reset:

<After Reset: H'FFFF FFFF>

Bit	Abbreviation	After Reset	R	w	Description	
31, 30	_	All 1	1	1	Reserved Bits	Masks interrupts for
					These bits are always read as "1".	each on-chip peripheral
					The write value should always be "1".	module. Writing to this bit is invalid.
29	CMIG5	1	R	W	Timer G5 interrupts mask setting bit	0: No mask setting
28	CMIG4	1	R	W	Timer G4 interrupts mask setting bit	1: Mask setting
27	CMIG3	1	R	W	Timer G3 interrupts mask setting bit	_
26	CMIG2	1	R	W	Timer G2 interrupts mask setting bit	_
25	CMIG1	1	R	W	Timer G1 interrupts mask setting bit	_
24	CMIG0	1	R	W	Timer G0 interrupts mask setting bit	_
23	TF	1	R	W	Timer F interrupts mask setting bit	_
22	TA	1	R	W	Timer A interrupts mask setting bit	_
21	ADC	1	R	W	ADC interrupts mask setting bit	_
20	IICI	1	R	W	IIC3 interrupts mask setting bit	_
19	DRO	1	R	W	DRO interrupts mask setting bit	_
18	DRI2	1	R	W	DRI2 interrupts mask setting bit	_
17	DRI1	1	R	W	DRI1 interrupts mask setting bit	_
16	DRI0	1	R	W	DRI0 interrupts mask setting bit	_
15	HUDI	1	R	W	H-UDI interrupts mask setting bit	_
14	RSPI2	1	R	W	RSPI2 interrupts mask setting bit	_
13	RSPI1	1	R	W	RSPI1 interrupts mask setting bit	_
12	RSPI0	1	R	W	RSPI0 interrupts mask setting bit	_
11	SCIF3	1	R	W	SCIF3 interrupts mask setting bit	_
10	SCIF2	1	R	W	SCIF2 interrupts mask setting bit	_
9	SCIF1	1	R	W	SCIF1 interrupts mask setting bit	_
8	SCIF0	1	R	W	SCIF0 interrupts mask setting bit	_
7	DMAC6T11	1	R	W	DMA6 to DMA11 interrupts mask setting b	-
6	DMAC4T5	1	R	W	DMA4 to DMA4 interrupts mask setting bit	_
5	DMAC0T3	1	R	W	DMA0 to DMA3 interrupts mask setting bit	_
4	WDT	1	R	W	WDT interrupts mask setting bit	_
3	_	1	1	1	Reserved Bit	_
					This bit is always read as "1".	
					The write value should always be "1".	_
2	TUNI2	1	R	W	TMU2 interrupts mask setting bit	
1	TUNI1	1	R	W	TMU1 interrupts mask setting bit	
0	TUNI0	1	R	W	TMU0 interrupts mask setting bit	

15.3.15 Interrupt Mask Register 1 (INT2MSKR1)

The INT2MSKR1 register sets masking for each source indicated in the INT2A11 register. Interrupts whose corresponding bits in INT2MSKR1 are set to 1 are not notified to the CPU.



<after h<="" reset:="" th=""><th>l'FFFF FFFF></th></after>	l'FFFF FFFF>
---	--------------

Bit	Abbreviation	After Reset	R	W	Description	
31 to 19	_	All 1	1	1	Reserved Bits	Masks interrupts for each
					These bits are always read as "1".	on-chip peripheral
					The write value should always be "1".	module. Writing to this bit is invalid.
18	PDAC	1	R	W	PDAC interrupts mask setting bit	0: No mask setting
17	FRTINT	1	R	W	FlexRay timer interrupt mask setting bit	1: Mask setting
					Reserved bit in the SH7451 Group.	·
					This bit is always read as "1".	
					The write value should always be "1".	
16	FRINT	1	R	W	FlexRay interrupt mask setting bit	_
					Reserved bit in the SH7451 Group.	
					This bit is always read as "1".	
					The write value should always be "1".	
15	_	1	1	1	Reserved Bit	_
					This bit is always read as "1".	
					The write value should always be "1".	
14	CAN4	1	R	W	CAN4 interrupts mask setting bit	_
13	CAN3	1	R	W	CAN3 interrupts mask setting bit	_
12	CAN2	1	R	W	CAN2 interrupts mask setting bit	<u>-</u>
11	CAN1	1	R	W	CAN1 interrupts mask setting bit	_
10	CAN0	1	R	W	CAN0 interrupts mask setting bit	_
9	TOU44	1	R	W	Timer TOU4_4 to TOU4_7 interrupts mask setting bit	_
8	TOU40	1	R	W	Timer TOU4_0 to TOU4_3 interrupts mask setting bit	_
7	TOU34	1	R	W	Timer TOU3_4 to TOU3_7 interrupts mask setting bit	_
6	TOU30	1	R	W	Timer TOU3_0 to TOU3_3 interrupts mask setting bit	_
5	TOU24	1	R	W	Timer TOU2_4 to TOU2_7 interrupts mask setting bit	_

Bit	Abbreviation	After Reset	R	W	Description	
4	TOU20	U20 1 R W		W	Timer TOU2_0 to TOU2_3 interrupts mask setting bit	Masks interrupts for each on-chip peripheral
3	TOU14	1 R W Timer TOU1_4 to TOU1_7 into mask setting bit			Timer TOU1_4 to TOU1_7 interrupts mask setting bit	module. Writing to this bit is invalid.
2	TOU10	1	R	W	Timer TOU1_0 to TOU1_3 interrupts mask setting bit	0: No mask setting 1: Mask setting
1	TOU04	1	R	W	Timer TOU0_4 to TOU0_7 interrupts mask setting bit	
0	TOU00	1	R	W	Timer TOU0_0 to TOU0_3 interrupts mask setting bit	

15.3.16 Interrupt Mask Clear Register 0 (INT2MSKCR)

Interrupt Mask Clear Register 0 (INT2MSKCR)

The INT2MSKCR register can clear any masking set in the INT2MSKR register. Setting bits in this register to "1" clears the masking of the corresponding interrupt sources. Reading bits in this register is always "0".

		_														
Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_	_	CMIG5	CMIG4	смісз	CMIG2	CMIG1	CMIG0	TF	TA	ADC	IICI	DRO	DRI2	DRI1	DRI0
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	HUDI	RSPI2	RSPI1	RSPI0	SCIF3	SCIF2	SCIF1	SCIF0	DMAC 6T11	DMAC 4T5	DMAC 0T3	WDT	_	TUNI2	TUNI1	TUNI0
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<P4 address: location H'FFFF F43C>

Bit	Abbreviation	After Reset	R	W	Description						
31, 30	_	All 0	Each of these bits clears interrupt masking for the								
					The write value should always be "0".						
29	CMIG5	0	0	W	Timer G5 interrupt mask clear setting bit	- corresponding on-chip peripheral module. These					
28	CMIG4	0	0	W	Timer G4 interrupt mask clear setting bit	bits are always read as					
27	CMIG3	0	0	W	Timer G3 interrupt mask clear setting bit	"0". Writing "0" to these bits has no effect. 0: Mask setting not cleared.					
26	CMIG2	0	0	W	Timer G2 interrupt mask clear setting bit						
25	CMIG1	0	0	W	Timer G1 interrupt mask clear setting bit	1: Mask setting cleared					
24	CMIG0	0	0	W	Timer G0 interrupt mask clear setting bit	_					
23	TF	0	0	W	Timer F interrupt mask clear setting bit	-					
22	TA	0	0	W	Timer A interrupt mask clear setting bit	-					
21	ADC	0	0	W	ADC interrupt mask clear setting bit	-					
20	IICI	0	0	W	IIC3 interrupt mask clear setting bit	-					
19	DRO	0	0	W	DRO interrupt mask clear setting bit	-					
18	DRI2	0	0	W	DRI2 interrupt mask clear setting bit	-					
17	DRI1	0	0	W	DRI1 interrupt mask clear setting bit	_					
16	DRI0	0	0	W	DRI0 interrupt mask clear setting bit	-					
15	HUDI	0	0	W	H-UDI interrupt mask clear setting bit	-					
14	RSPI2	0	0	W	RSPI2 interrupt mask clear setting bit	-					
13	RSPI1	0	0	W	RSPI1 interrupt mask clear setting bit	-					
12	RSPI0	0	0	W	RSPI0 interrupt mask clear setting bit	-					
11	SCIF3	0	0	W	SCIF3 interrupt mask clear setting bit	-					
10	SCIF2	0	0	W	SCIF2 interrupt mask clear setting bit	-					
9	SCIF1	0	0	W	SCIF1 interrupt mask clear setting bit	-					
8	SCIF0	0	0	W	SCIF0 interrupt mask clear setting bit	-					
7	DMAC6T11	0	0	W	DMA6 to DMA11 interrupt mask clear setting bit	_					
6	DMAC4T5	0	0	W	DMA4 to DMA4 interrupt mask clear setting bit	_					
5	DMAC0T3	0	0	W	DMA0 to DMA3 interrupt mask clear setting bit	_					
4	WDT	0	0	W	WDT interrupt mask clear setting bit	_					
3	_	0	0	0	Reserved Bit	_					
					The write value should always be "0".	_					
2	TUNI2	0	0	W	TMU2 interrupt mask clear setting bit	_					
1	TUNI1	0	0	W	TMU1 interrupt mask clear setting bit	_					
0	TUNI0	0	0	W	TMU0 interrupt mask clear setting bit						

15.3.17 Interrupt Mask Clear Register 1 (INT2MSKCR1)

The INT2MSKCR1 register can clear any masking set in the INT2MSKR1 register. Setting bits in this register to "1" clears the masking of the corresponding interrupt sources. Reading bits in this register is always "0".

Interrupt Mask Clear Register 1 (INT2MSKCR1) <P4 address: location H'FFFF F4D4> PDAC FRTINT FRINT After Reset: Bit: CANO | TOU44 | TOU40 | TOU34 | TOU30 | TOU24 | TOU20 | TOU14 | TOU10 | TOU04 | TOU00 CAN4 CAN3 CAN2 CAN1 After Reset:


Bit	Abbreviation	After Reset	R	W	Description	
31 to 19	_	All 0	0	0	Reserved Bits	Each of these bits clears
					The write value should always be "0".	interrupt masking for the
18	PDAC	0	0	W	PDAC interrupt mask clear setting bit	corresponding on-chip peripheral module. These
17	FRTINT	0	0	W	FlexRay timer interrupt mask clear setting bit	bits are always read as "0". Writing "0" to these bits has
					Reserved bit in the SH7451 Group.	no effect.
					The write value should always be "0".	0: Mask setting not cleared
16	FRINT	0	0	W	FlexRay interrupt mask clear setting bit	1: Mask setting cleared
					Reserved bit in the SH7451 Group.	
					The write value should always be "0".	
15	_	0	0	0	Reserved Bit	-
					The write value should always be "0"	
14	CAN4	0	0	W	CAN4 interrupt mask clear setting bit	-
13	CAN3	0	0	W	CAN3 interrupt mask clear setting bit	=
12	CAN2	0	0	W	CAN2 interrupt mask clear setting bit	-
11	CAN1	0	0	W	CAN1 interrupt mask clear setting bit	-
10	CAN0	0	0	W	CAN0 interrupt mask clear setting bit	-
9	TOU44	0	0	W	Timer TOU4_4 to TOU4_7 interrupt mask clear setting bit	-
8	TOU40	0	0	W	Timer TOU4_0 to TOU4_3 interrupt mask clear setting bit	-
7	TOU34	0	0	W	Timer TOU3_4 to TOU3_7 interrupt mask clear setting bit	-
6	TOU30	0	0	W	Timer TOU3_0 to TOU3_3 interrupt mask clear setting bit	-
5	TOU24	0	0	W	Timer TOU2_4 to TOU2_7 interrupt mask clear setting bit	-
4	TOU20	0	0	W	Timer TOU2_0 to TOU2_3 interrupt mask clear setting bit	-
3	TOU14	0	0	W	Timer TOU1_4 to TOU1_7 interrupt mask clear setting bit	-

Bit	Abbreviation	After Reset	R	W	Description	
2	TOU10	0	0	W	Timer TOU1_0 to TOU1_3 interrupt mask clear setting bit	Each of these bits clears interrupt masking for the
1	TOU04	0	0	W	Timer TOU0_4 to TOU0_7 interrupt mask clear setting bit	corresponding on-chip peripheral module. These
0	TOU00	0	0	W	Timer TOU0_0 to TOU0_3 interrupt mask clear setting bit	 bits are always read as "0". Writing "0" to these bits has no effect.
						0: Mask setting not cleared
						1: Mask setting cleared

15.3.18 Per-Module Interrupt Source Registers 0 to 12 (INT2B0 to INT2B12)

In contrast to registers INT2A00, INT2A01, INT2A10, and INT2A11, which indicate interrupt sources by on-chip peripheral module, registers INT2B0 to INT2B12 indicate specific individual interrupt sources within their corresponding modules. Registers INT2B0 to INT2B12 are not affected by the mask settings of registers INT2MSKR and INT2MSKR1. To mask these specific individual interrupt sources, it is necessary to make masking settings in the corresponding on-chip peripheral module.

(1) INT2B0 register: TMU module interrupt detailed sources




Abbreviation	After Reset	R	W	Description	
_	All 0	R	_	Reserved Bits	These bits indicate the state
				These bits are always read as "0".	of the corresponding TMU — interrupt source. The
TUNI2	0	R	_	TMU2 underflow interrupt	indications provided by this
TUNI1	0	R	_	TMU1 underflow interrupt	register are not cleared even
TUNI0	0	R		TMU0 underflow interrupt	 if the TMU module is masked with the interrupt mask register.
					0: No interrupts
					1: Interrupts are generated
	TUNI2	— All 0 TUNI2 0 TUNI1 0	— All 0 R TUNI2 0 R TUNI1 0 R	— All 0 R — TUNI2 0 R — TUNI1 0 R —	 All 0 R Reserved Bits These bits are always read as "0". TUNI2 R TMU2 underflow interrupt TUNI1 R TMU1 underflow interrupt



(2) INT2B1 register: DMAC module detailed sources

Per-module interrupt source register 1 (INT2B1)

<P4 address: location H'FFFF F444>




Bit	Abbreviation	After Reset	R	W	Description	
31 to 14	_	All 0	0	_	Reserved Bits	These bits indicate the state
					These bits are always read as "0".	of the corresponding DMA – interrupt source. The
13	DMINT11	0	R	_	DMA11 transfer complete interrupt	indications provided by this
12	DMINT10	0	R		DMA10 transfer complete interrupt	register are not cleared even
11	DMINT9	0	R	_	DMA9 transfer complete/half end interrupt	if the DMAC module is masked with the interrupt mask register.
10	DMINT8	0	R	_	DMA8 transfer complete/half end interrupt	0: No interrupts 1: Interrupts are generated
9	DMINT7	0	R	_	DMA7 transfer complete/half end interrupt	= 1. Interrupts are generated
8	DMINT6	0	R	_	DMA6 transfer complete/half end interrupt	_
7	DMINT5	0	R	_	DMA5 transfer complete interrupt	_
6	DMINT4	0	R	_	DMA4 transfer complete interrupt	_
5	DMAE1	0	R	_	DMAC1 (DMA6 to DMA11) address error interrupt	_
4	DMAE0	0	R	_	DMAC0 (DMA0 to DMA5) address error interrupt	_
3	DMINT3	0	R	_	DMA3 transfer complete/half end interrupt	_
2	DMINT2	0	R	_	DMA2 transfer complete/half end interrupt	_
1	DMINT1	0	R	_	DMA1 transfer complete/half end interrupt	_
0	DMINT0	0	R	_	DMA0 transfer complete/half end interrupt	_

(3) INT2B2 register: ATU-IIIS module detailed sources

Per-module interrupt source register 2 (INT2B2)

<P4 address: location H'FFFF F448>



Bit	Abbreviation	After Reset	R	W	Description	
31, 30	_	All 0	0	_	Reserved Bits	These bits indicate the state
					These bits are always read as "0".	of the corresponding ATU- - IIIS interrupt source. The
29	CMIG5	0	R	_	Timer G5 compare-match interrupt	indications provided by this
28	CMIG4	0	R	_	Timer G4 compare-match interrupt	register are not cleared even
27	CMIG3	0	R	_	Timer G3 compare-match interrupt	if the ATU-IIIS module is masked with the interrupt
26	CMIG2	0	R	_	Timer G2 compare-match interrupt	mask register.
25	CMIG1	0	R	_	Timer G1 compare-match interrupt	0: No interrupts
24	CMIG0	0	R	_	Timer G0 compare-match interrupt	1: Interrupts are generated
23	OVIF3	0	R	_	Timer F3 overflow interrupt	-
22	OVIF2	0	R	_	Timer F2 overflow interrupt	_
21	OVIF1	0	R	_	Timer F1 overflow interrupt	_
20	OVIF0	0	R	_	Timer F0 overflow interrupt	-
19	ICIF3	0	R	_	Timer F3 input capture interrupt	_
18	ICIF2	0	R	_	Timer F2 input capture interrupt	-
17	ICIF1	0	R	_	Timer F1 input capture interrupt	_
16	ICIF0	0	R	_	Timer F0 input capture interrupt	_
15	_	0	0	_	Reserved Bit	-
					This bit is always read as "0".	_
14	OVIA1	0	R	—	Timer A1 overflow interrupt	
13	ICIA15	0	R	_	Timer A1 channel 5 capture interrupt	_
12	ICIA14	0	R	_	Timer A1 channel 4 capture interrupt	
11	ICIA13	0	R	_	Timer A1 channel 3 capture interrupt	_
10	ICIA12	0	R	_	Timer A1 channel 2 capture interrupt	_
9	ICIA11	0	R	_	Timer A1 channel 1 capture interrupt	_
8	ICIA10	0	R	_	Timer A1 channel 0 capture interrupt	_
7	_	0	0	_	Reserved Bit	_
					This bit is always read as "0".	

Bit	Abbreviation	After Reset	R	W	Description	
6	OVIA0	0	R	_	Timer A0 overflow interrupt	These bits indicate the state
5	ICIA05	0	R	_	Timer A0 channel 5 capture interrupt	of the corresponding ATU- IIIS interrupt source. The
4	ICIA04	0	R	_	Timer A0 channel 4 capture interrupt	indications provided by this
3	ICIA03	0	R	_	Timer A0 channel 3 capture interrupt	register are not cleared even - if the ATU-IIIS module is
2	ICIA02	0	R	_	Timer A0 channel 2 capture interrupt	_ masked with the interrupt
1	ICIA01	0	R	_	Timer A0 channel 1 capture interrupt	mask register.
0	ICIA00	0	R	_	Timer A0 channel 0 capture interrupt	0: No interrupts1: Interrupts are generated
						. •

(4) INT2B3 register: ATU-IIIS module detailed sources

Per-module interrupt source register 3 (INT2B3)

<P4 address: location H'FFFF F44C>

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_	_	_	_	_	_	_	_	TOU27 UDF	TOU26 UDF	TOU25 UDF	TOU24 UDF	TOU23 UDF	TOU22 UDF	TOU21 UDF	TOU20 UDF
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TOU17 UDF	TOU16 UDF	TOU15 UDF	TOU14 UDF	TOU13 UDF	TOU12 UDF	TOU11 UDF	TOU10 UDF	TOU7 UDF	TOU6 UDF	TOU5 UDF	TOU4 UDF	TOU3 UDF	TOU2 UDF	TOU1 UDF	TOU0 UDF
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


Bit	Abbreviation	After Reset	R	W	Description	
31 to 24	_	All 0	0		Reserved Bits	These bits indicate the state
					These bits are always read as "0".	of the corresponding ATU- — IIIS interrupt source. The
23	TOU27UDF	0	R	_	Timer TOU2_7 counter underflow interrupt	indications provided by this register are not cleared even
22	TOU26UDF	0	R	_	Timer TOU2_6 counter underflow interrupt	if the ATU-IIIS module is masked with the interrupt
21	TOU25UDF	0	R	_	Timer TOU2_5 counter underflow interrupt	mask register. 0: No interrupts
20	TOU24UDF	0	R	_	Timer TOU2_4 counter underflow interrupt	— 1: Interrupts are generated
19	TOU23UDF	0	R	_	Timer TOU2_3 counter underflow interrupt	_
18	TOU22UDF	0	R	_	Timer TOU2_2 counter underflow interrupt	
17	TOU21UDF	0	R	_	Timer TOU2_1 counter underflow interrupt	_
16	TOU20UDF	0	R	_	Timer TOU2_0 counter underflow interrupt	
15	TOU17UDF	0	R	_	Timer TOU1_7 counter underflow interrupt	
14	TOU16UDF	0	R	_	Timer TOU1_6 counter underflow interrupt	_
13	TOU15UDF	0	R	_	Timer TOU1_5 counter underflow interrupt	

Bit	Abbreviation	After Reset	R	W	Description	
12	TOU14UDF	0	R	_	Timer TOU1_4 counter underflow interrupt	These bits indicate the state of the corresponding ATU-
11	TOU13UDF	0	R	_	Timer TOU1_3 counter underflow interrupt	 IIIS interrupt source. The indications provided by this register are not cleared even
10	TOU12UDF	0	R	_	Timer TOU1_2 counter underflow interrupt	if the ATU-IIIS module is masked with the interrupt
9	TOU11UDF	0	R	_	Timer TOU1_1 counter underflow interrupt	mask register. 0: No interrupts
8	TOU10UDF	0	R	_	Timer TOU1_0 counter underflow interrupt	1: Interrupts are generated
7	TOU07UDF	0	R	_	Timer TOU0_7 counter underflow interrupt	
6	TOU06UDF	0	R	_	Timer TOU0_6 counter underflow interrupt	_
5	TOU05UDF	0	R	_	Timer TOU0_5 counter underflow interrupt	
4	TOU04UDF	0	R	_	Timer TOU0_4 counter underflow interrupt	
3	TOU03UDF	0	R	_	Timer TOU0_3 counter underflow interrupt	_
2	TOU02UDF	0	R	_	Timer TOU0_2 counter underflow interrupt	
1	TOU01UDF	0	R	_	Timer TOU0_1 counter underflow interrupt	_
0	TOU00UDF	0	R	_	Timer TOU0_0 counter underflow interrupt	

(5) INT2B4 register: ATU-IIIS module detailed sources

Per-module interrupt source register 4 (INT2B4)

<P4 address: location H'FFFF F450>



Bit	Abbreviation	After Reset	R	W	Description	
31 to 16	_	All 0	0	_	Reserved Bits	These bits indicate the state
			These bits are always read as "0".		These bits are always read as "0".	of the corresponding ATU- — IIIS interrupt source. The
15	TOU47UDF	0	R	_	Timer TOU4_7 counter underflow interrupt	indications provided by this register are not cleared even
14	TOU46UDF	0	R	_	Timer TOU4_6 counter underflow interrupt	if the ATU-IIIS module is masked with the interrupt
13	TOU45UDF	0	R	_	Timer TOU4_5 counter underflow interrupt	mask register. 0: No interrupts
12	TOU44UDF	0	R	_	Timer TOU4_4 counter underflow interrupt	1: Interrupts are generated
11	TOU43UDF	0	R	_	Timer TOU4_3 counter underflow interrupt	
10	TOU42UDF	0	R	_	Timer TOU4_2 counter underflow interrupt	
9	TOU41UDF	0	R	_	Timer TOU4_1 counter underflow interrupt	
8	TOU40UDF	0	R	_	Timer TOU4_0 counter underflow interrupt	
7	TOU37UDF	0	R	_	Timer TOU3_7 counter underflow interrupt	
6	TOU36UDF	0	R	_	Timer TOU3_6 counter underflow interrupt	
5	TOU35UDF	0	R	_	Timer TOU3_5 counter underflow interrupt	
4	TOU34UDF	0	R	_	Timer TOU3_4 counter underflow interrupt	
3	TOU33UDF	0	R	_	Timer TOU3_3 counter underflow interrupt	
2	TOU32UDF	0	R	_	Timer TOU3_2 counter underflow interrupt	
1	TOU31UDF	0	R	_	Timer TOU3_1 counter underflow interrupt	
0	TOU30UDF	0	R	_	Timer TOU3_0 counter underflow interrupt	

(6) INT2B5 register: SCIF module detailed sources

Per-module interrupt source register 5 (INT2B5)

<P4 address: location H'FFFF F454>


Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		_	_	_	_	_	_			_	_	_	_			_
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TXI3	BRI3	RXI3	ERI3	TXI2	BRI2	RXI2	ERI2	TXI1	BRI1	RXI1	ERI1	TXI0	BRI0	RXI0	ERI0
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Abbreviation	After Reset	R	W	Description	
31 to 16	_	All 0	0	_	Reserved Bits	These bits indicate the state
	These bits are always read as "		These bits are always read as "0".	of the corresponding SCIF — interrupt source. The		
15	TXI3	0	R	_	SCIF3 transmit FIFO data empty interrupt	indications provided by this register are not cleared even
14	BRI3	0	R	_	SCIF3 break or overrun error interrupt	if the SCIF module is masked with the interrupt
13	RXI3	0	R	_	SCIF3 receive FIFO data full or receive data ready interrupt	mask register. 0: No interrupts
12	ERI3	0	R	_	SCIF3 receive error interrupt	1: Interrupts are generated
11	TXI2	0	R	_	SCIF2 transmit FIFO data empty interrupt	_
10	BRI2	0	R	_	SCIF2 break or overrun error interrupt	_
9	RXI2	0	R	_	SCIF2 receive FIFO data full or receive data ready interrupt	_
8	ERI2	0	R	_	SCIF2 receive error interrupt	_
7	TXI1	0	R	_	SCIF1 transmit FIFO data empty interrupt	_
6	BRI1	0	R	_	SCIF1 break or overrun error interrupt	_
5	RXI1	0	R	_	SCIF1 receive FIFO data full or receive data ready interrupt	
4	ERI1	0	R	_	SCIF1 receive error interrupt	<u> </u>
3	TXI0	0	R	_	SCIF0 transmit FIFO data empty interrupt	_
2	BRI0	0	R	_	SCIF0 break or overrun error interrupt	_
1	RXI0	0	R	_	SCIF0 receive FIFO data full or receive data ready interrupt	_
0	ERI0	0	R	_	SCIF0 receive error interrupt	_

(7) INT2B6 register: RSPI module detailed sources

Per-module interrupt source register 6 (INT2B6)

<P4 address: location H'FFFF F458>



Bit	Abbreviation	After Reset	R	W	Description				
31 to 9	_	All 0	0	_	Reserved Bits	These bits indicate the state			
					These bits are always read as "0".	of the corresponding RSPI			
8	SPTI2	0	R		RSPI2 transmit interrupt	 interrupt source. The indications provided by this 			
7	SPRI2	0	R		RSPI2 receive interrupt	register are not cleared even			
6	SPEI2	0	R	_	RSPI2 error interrupt	if the RSPI module is masked with the interrupt			
5	SPTI1	0	R		RSPI1 transmit interrupt	mask register.			
4	SPRI1	0	R		RSPI1 receive interrupt	0: No interrupts			
3	SPEI1	0	R		RSPI1 error interrupt	1: Interrupts are generated			
2	SPTI0	0	R	_	RSPI0 transmit interrupt				
1	SPRI0	0	R		RSPI0 receive interrupt	_			
0	SPEI0	0	R	_	RSPI0 error interrupt				

(8) INT2B7 register: DRI module detailed sources

Per-module interrupt source register 7 (INT2B7)

<P4 address: location H'FFFF F45C>

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_	_	_	_	_	_	_	_	_		_	_		_	_	
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	_	_	_	_	_	_	DRI2 TRM	DRI2 DEC	DRI2 EVENT	DRI1 TRM	DRI1 DEC	DRI1 EVENT	DRI0 TRM	DRI0 DEC	DRI0 EVENT
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Abbreviation	After Reset	R	W	Description	
31 to 9	_	All 0	0	_	Reserved Bits	These bits indicate the state
					These bits are always read as "0".	of the corresponding DRI — interrupt source. The
8	DRI2TRM	0	R	_	DRI2 transfer interrupt	indications provided by this
7	DRI2DEC	0	R	_	DRI2 counter interrupt	register are not cleared even
6	DRI2EVENT	0	R	_	DRI2 event detection interrupt	if the DRI module is masked with the interrupt mask
5	DRI1TRM	0	R	_	DRI1 transfer interrupt	register.
4	DRI1DEC	0	R	_	DRI1 counter interrupt	0: No interrupts
3	DRI1EVENT	0	R	_	DRI1 event detection interrupt	1: Interrupts are generated
2	DRI0TRM	0	R	_	DRI0 transfer interrupt	
1	DRI0DEC	0	R	_	DRI0 counter interrupt	
0	DRI0EVENT	0	R	_	DRI0 event detection interrupt	_

(9) INT2B8 register: CAN module detailed sources

Per-module interrupt source register 8 (INT2B8)

<P4 address: location H'FFFF F460>

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_	TXM3	RXM 13	RXM 03	_	TXF3	RXF3	ERS3	_	TXM2	RXM 12	RXM 02	_	TXF2	RXF2	ERS2
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	TXM1	RXM 11	RXM 01	_	TXF1	RXF1	ERS1	_	TXM0	RXM 10	RXM 00	_	TXF0	RXF0	ERS0
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	w	Description	
31	_	0	0	_	Reserved Bit	Т
					This bit is always read as "0".	0
30	TXM3	0	R	_	CAN3 mailbox 0 to 63 transmit interrupt	— ir ir re
29	RXM13	0	R	_	CAN3 mailbox 1 to 63 receive interrupt	if m
28	RXM03	0	R	_	CAN3 mailbox 0 receive interrupt	— m
27	_	0	0	_	Reserved Bit	— 0
					This bit is always read as "0".	1
26	TXF3	0	R	_	CAN3 transmit FIFO interrupt	
25	RXF3	0	R	_	CAN3 receive FIFO interrupt	
24	ERS3	0	R	_	CAN3 error interrupt	
23	_	0	0	_	Reserved Bit	
					This bit is always read as "0".	
22	TXM2	0	R	_	CAN2 mailbox 0 to 63 transmit interrupt	
21	RXM12	0	R	_	CAN2 mailbox 1 to 63 receive interrupt	
20	RXM02	0	R	_	CAN2 mailbox 0 receive interrupt	
19	_	0	0		Reserved Bit	
					This bit is always read as "0".	
18	TXF2	0	R	_	CAN2 transmit FIFO interrupt	
17	RXF2	0	R	_	CAN2 receive FIFO interrupt	
16	ERS2	0	R	_	CAN2 error interrupt	
15	_	0	0	_	Reserved Bit	
					This bit is always read as "0".	
14	TXM1	0	R	_	CAN1 mailbox 0 to 63 transmit interrupt	
13	RXM11	0	R	_	CAN1 mailbox 1 to 63 receive interrupt	
12	RXM01	0	R	_	CAN1 mailbox 0 receive interrupt	
11	_	0	0	_	Reserved Bit	_
					This bit is always read as "0".	
10	TXF1	0	R	_	CAN1 transmit FIFO interrupt	

These bits indicate the state of the corresponding CAN interrupt source. The indications provided by this register are not cleared even if the CAN module is masked with the interrupt mask register.

0: No interrupts


: Interrupts are generated

Bit	Abbreviation	After Reset	R	W	Description	
9	RXF1	0	R	_	CAN1 receive FIFO interrupt	These bits indicate the state
8	ERS1	0	R	_	CAN1 error interrupt	of the corresponding CAN interrupt source. The
7	_	0	0	_	Reserved Bit	indications provided by this
					This bit is always read as "0".	register are not cleared even
6	TXM0	0	R	_	CAN0 mailbox 0 to 63 transmit interrupt	if the CAN module is masked with the interruptmask register.
5	RXM10	0	R	_	CAN0 mailbox 1 to 63 receive interrupt	O: No interrupts 1: Interrupts are generated
4	RXM00	0	R	_	CAN0 mailbox 0 receive interrupt	— 1. Interrupts are generated
3	_	0	0	_	Reserved Bit	_
					This bit is always read as "0".	
2	TXF0	0	R	_	CAN0 transmit FIFO interrupt	
1	RXF0	0	R	_	CAN0 receive FIFO interrupt	
0	ERS0	0	R	_	CAN0 error interrupt	

(10) INT2B9 register: CAN module detailed sources

Per-module interrupt source register 9 (INT2B9)

<P4 address: location H'FFFF F464>



Bit	Abbreviation	After Reset	R	W	Description	
31 to 7	_	All 0	0	_	Reserved Bits	These bits indicate the state
					These bits are always read as "0".	of the corresponding CAN
6	TXM4	0	R	_	CAN4 mailbox 0 to 63 transmit interrupt	 interrupt source. The indications provided by this register are not cleared even
5	RXM14	0	R	_	CAN4 mailbox 1 to 63 receive interrupt	if the CAN module is masked with the interrupt
4	RXM04	0	R	_	CAN4 mailbox 0 receive interrupt	mask register.
3	_	0	0	_	Reserved Bit	O: No interrupts 1: Interrupts are generated
					This bit is always read as "0".	1. Interrupts are generated
2	TXF4	0	R	_	CAN4 transmit FIFO interrupt	
1	RXF4	0	R	_	CAN4 receive FIFO interrupt	
0	ERS4	0	R	_	CAN4 error interrupt	

(11) INT2B10 register: ADC module detailed sources

Per-module interrupt source register 10 (INT2B10)

<P4 address: location H'FFFF F468>

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		_	_		_	_	AD1 ID7	AD1 ID6	AD1 ID5	AD1 ID4	AD1 ID3	AD1 ID2	AD1 ID1	AD1 ID0	AD0 ID15	AD0 ID14
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	AD0 ID13	AD0 ID12	AD0 ID11	AD0 ID10	AD0 ID9	AD0 ID8	AD0 ID7	AD0 ID6	AD0 ID5	AD0 ID4	AD0 ID3	AD0 ID2	AD0 ID1	AD0 ID0	AD1I	AD0I
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Abbreviation	After Reset	R	W	Description	
31 to 26	_	All 0	0	_	Reserved Bits	These bits indicate the state
					These bits are always read as "0".	of the corresponding ADC — interrupt source. The
25	AD1ID7	0	R	_	AD1ID7 interrupt conversion complete interrupt	indications provided by this register are not cleared even
24	AD1ID6	0	R	_	AD1ID6 interrupt conversion complete interrupt	if the ADC module is masked with the interrupt
23	AD1ID5	0	R	_	AD1ID5 interrupt conversion complete interrupt	mask register. 0: No interrupts
22	AD1ID4	0	R	_	AD1ID4 interrupt conversion complete interrupt	1: Interrupts are generated
21	AD1ID3	0	R	_	AD1ID3 interrupt conversion complete interrupt	_
20	AD1ID2	0	R	_	AD1ID2 interrupt conversion complete interrupt	_
19	AD1ID1	0	R	_	AD1ID1 interrupt conversion complete interrupt	_
18	AD1ID0	0	R	_	AD1ID0 interrupt conversion complete interrupt	_
17	AD0ID15	0	R	_	AD0ID15 interrupt conversion complete interrupt	_
16	AD0ID14	0	R	_	AD0ID14 interrupt conversion complete interrupt	
15	AD0ID13	0	R	_	AD0ID13 interrupt conversion complete interrupt	_
14	AD0ID12	0	R	_	AD0ID12 interrupt conversion complete interrupt	_
13	AD0ID11	0	R	_	AD0ID11 interrupt conversion complete interrupt	
12	AD0ID10	0	R	_	AD0ID10 interrupt conversion complete interrupt	_
11	AD0ID9	0	R		AD0ID9 interrupt conversion complete interrupt	_
10	AD0ID8	0	R		AD0ID8 interrupt conversion complete interrupt	_
9	AD0ID7	0	R		AD0ID7 interrupt conversion complete interrupt	

Bit	Abbreviation	After Reset	R	W	Description	
8	AD0ID6	0	R	_	AD0ID6 interrupt conversion complete interrupt	These bits indicate the state of the corresponding ADC
7	AD0ID5	0	R	_	AD0ID5 interrupt conversion complete interrupt	 interrupt source. The indications provided by this register are not cleared even
6	AD0ID4	0	R	_	AD0ID4 interrupt conversion complete interrupt	if the ADC module is masked with the interrupt
5	AD0ID3	0	R	_	AD0ID3 interrupt conversion complete interrupt	mask register. 0: No interrupts
4	AD0ID2	0	R	_	AD0ID2 interrupt conversion complete interrupt	1: Interrupts are generated
3	AD0ID1	0	R	_	AD0ID1 interrupt conversion complete interrupt	<u> </u>
2	AD0ID0	0	R	_	AD0ID0 interrupt conversion complete interrupt	<u> </u>
1	AD1I	0	R	_	AD1 scan conversion complete interrupt	<u>—</u>
0	AD0I	0	R	_	AD0 scan conversion complete interrupt	

(12) INT2B11 register: FlexRay module detailed sources

The SH7451 Group has no FlexRay module. In the SH7451 Group, the bits in the INT2B11 register are reserved. These bits are always read as "0". Writing to these bits is invalid.


Per-module interrupt source register 11 (INT2B11) <P4 address: location H'FFFF F46C> After Reset: Bit: FRTINT FRTINT FRINT 0 1 FRINT 0 After Reset:

Bit	Abbreviation	After Reset	R	W	Description	
31 to 4	_	All 0	0	_	Reserved Bits	These bits indicate the state
				These bits are always read as "0".	of the corresponding	
3	FRTINT1	0	R		FlexRay timer 1 interrupt	 FlexRay interrupt source. The indications provided by
2	FRTINT0	0	R		FlexRay timer 0 interrupt	this register are not cleared
1	FRINT1	0	R	_	FlexRay interrupt 1	even if the FlexRay module is masked with the interrupt
0	FRINT0	0	R	_	FlexRay interrupt 0	mask register.
						0: No interrupts
						1: Interrupts are generated

(13) INT2B12 register: PDAC module detailed sources

Per-module interrupt source register 12 (INT2B12)

<P4 address: location H'FFFF F494>



Bit	Abbreviation	After Reset	R	W	Description		
31 to 1	_	All 0	0	_	Reserved Bits	These bits indicate the state	
					These bits are always read as "0".	of the corresponding PDAC	
0	PDINT	0	R — F	Final modulation complete interrupt	 interrupt source. The indications provided by this register are not cleared even if the PDAC module is masked with the interrupt mask register. 		
						0: No interrupts	
						1: Interrupts are generated	

15.4 Operation

15.4.1 Interrupt Sources and Priorities

Interrupt sources fall into three categories: NMI, IRQ, and on-chip peripheral module interrupts. The priority of each interrupt source is indicated by its interrupt priority level (level 15 to level 0), with level 15 being the highest priority and level 1 the lowest. A priority level setting of level 0 causes the interrupt to be masked and associated interrupt requests to be ignored.

The vector address of the interrupt source (NMI, IRQ, and on-chip peripheral module interrupts) is fixed at the VBR register value + H'600. Individual sources are reflected in the interrupt event register (INTEVT), so the source can be identified by using the INTEVT register value as an offset when branching in the exception processing routine. When multiple interrupt sources are set to the same priority level, and more than one of these sources occurs simultaneously, processing is based on the hardware priority as shown in tables 15.2 and 15.3.

Figure 15.2 shows examples of priority determination at interrupt request acceptance, and table 15.8 lists priorities and the IMASK values at which they are accepted.




Figure 15.2 Priority Determination at Interrupt Request Acceptance

Table 15.8 Interrupt Priorities and IMASK Values at Which They Are Accepted

On-Chip Peripheral Module Interrupt Priority	Priority of General Interrupts	IMASK (UIMASK) Value at Which Interrupt Is Accepted
0, 1	Level 0	Not accepted (interrupt disabled state)
2, 3	Level 1	Accepted when IMASK (UIMASK) value is 0
4, 5	Level 2	Accepted when IMASK (UIMASK) value is 0 or 1
6, 7	Level 3	Accepted when IMASK (UIMASK) value is 0 to 2
8, 9	Level 4	Accepted when IMASK (UIMASK) value is 0 to 3
10, 11	Level 5	Accepted when IMASK (UIMASK) value is 0 to 4
12, 13	Level 6	Accepted when IMASK (UIMASK) value is 0 to 5
14, 15	Level 7	Accepted when IMASK (UIMASK) value is 0 to 6
16, 17	Level 8	Accepted when IMASK (UIMASK) value is 0 to 7
18, 19	Level 9	Accepted when IMASK (UIMASK) value is 0 to 8
20, 21	Level 10	Accepted when IMASK (UIMASK) value is 0 to 9
22, 23	Level 11	Accepted when IMASK (UIMASK) value is 0 to 10
24, 25	Level 12	Accepted when IMASK (UIMASK) value is 0 to 11
26, 27	Level 13	Accepted when IMASK (UIMASK) value is 0 to 12
28, 29	Level 14	Accepted when IMASK (UIMASK) value is 0 to 13
30, 31	Level 15	Accepted when IMASK (UIMASK) value is 0 to 14

(1) NMI Interrupt

The NMI interrupt has a higher priority than IRQ interrupts and on-chip peripheral module interrupts. When the NMIB bit in ICR0 is set to "1", an NMI interrupt is always accepted immediately by the CPU, regardless of the value of the BL bit in SR. When the value of the NMIB bit in ICR0 is "0", acceptance by the CPU of an NMI interrupt must wait until the BL bit in SR is cleared to "0".

Input from the NMI pin is edge-detected. The NMIE bit in the ICR0 register is used to select either the rising or the falling edge as the detection edge. When the NMIE bit in the ICR0 is modified, the NMI interrupts is not detected for a period of up to 6 Pck cycles after the value of the bit is changed.

By setting the MAI bit in ICR0 to "1", it is possible to mask all interrupts (NMI, IRQ, and on-chip peripheral module interrupts) for as long as input to the NMI pin is "L" level, regardless of the values of the BL bit and IMASK bits in SR. In this case only an NMI interrupt triggered by a change in the NMI pin state can be generated.

(2) IRQ Interrupts

The IRQnS bits (n = 0 to 7) in ICR1 are use to set the detection mode to falling edge, rising edge, "L" level, or "H" level. Also, the interrupt priority is set in the INTPRI register.

When the IRQ interrupt request detection mode is "L" level or "H" level, the IRQ interrupt pin state should be maintained for the period from when the interrupt is accepted until the start of interrupt handling.

Note that after an IRQ interrupt request is detected, the interrupt source is maintained in the INTREQ register even if the IRQ interrupt pin state changes and the request is canceled before acceptance by the CPU. For details on the method of clearing IRQ interrupt requests when level detection has been selected, see section 15.7.2, To Clear IRQ Interrupt Requests When Level Detection is Selected.



For details on the method of clearing IRQ interrupt requests when edge detection has been selected, see section 15.7.3, To Clear IRQ Interrupt Requests When Edge Detection is Selected.

When the INTMU bit in the CPU operation mode (CPUOPM) register is set to "1", the SR.IMASK bits are automatically modified to the level of the accepted interrupt. When the CPUOPM.INTMU bit is cleared to "0", the SR.IMASK bits are not affected by the accepted interrupt. For details on the CPUOPM register, see appendix A, CPU Operation Mode Register (CPUOPM).

(3) On-Chip Peripheral Module Interrupts

On-chip peripheral module interrupts are generated by the on-chip peripheral modules. When an on-chip peripheral module interrupt occurs, an exception code is output to the CPU by the interrupt request as a unique identifier of the interrupt source. When the CPU accepts the interrupt, the corresponding exception code is indicated in the INTEVT register of the CPU. This enables the interrupt handler to determine the source by reading the INTEVT register, and there is no need to read the source indication registers of the INTC. For the correspondences between the on-chip peripheral module interrupt sources and the exception codes, see table 15.3.

As shown in figure 15.1, each on-chip peripheral module interrupt source can be given one of 30 priority levels by assigning one of 32 5-bit values. (The higher the setting value, the higher the priority. Specifying a value of "H'00" or "H'01" has the same effect as masking interrupt requests for the corresponding source.) The CPU determines the interrupt priority on the basis of 15 levels expressed as 4-bit values (interrupt requests with a value of "H'0" are effectively masked), so the lowest bit of the on-chip peripheral module interrupt priority setting is discarded, converting it into a 4-bit value that is sent to the CPU. For example, interrupts for two sources with priority values of "H'1A" and "H'1B", respectively, will both have the same 4-bit output value of "H'1A". The two interrupts both have the same value, but when they are in contention, the exception code assigned to the one with the higher 5-bit priority setting of "H'1B" is sent to the CPU. When a contention occurs between two interrupts with the same priority setting, the exception code is sent to the CPU according to the listing of exception codes in table 15.3. Figure 15.3 shows the handling of priority for on-chip peripheral module interrupts.




Figure 15.3 On-Chip Peripheral Module Interrupt Priority

15.4.2 General Interrupt Sequence

(1) General Interrupt Operation Sequence 1 (Clearing the Interrupt Request When the BL Bit in SR Has Been Set to "1")

The sequence of operations when a general interrupt occurs for clearing the interrupt request when the value of the BL bit in SR is "1" is described below, considering the possibility of multiple interrupts occurring. When the interrupt handler is configured as described below and multiple interrupts occur, an interrupt with a higher priority level can be accepted immediately after step 14. This ensures a short interrupt response time for very urgent processing tasks. Steps 1 to 8 cover hardware pre-processing and step 21 covers hardware post-processing.

Note that steps 9, 12, 14, 17, and 19 may be omitted if multiple simultaneous interrupts will not be used.

- 1. Interrupt request sources send interrupt request signals to the INTC.
- 2. The INTC selects the highest-priority interrupt from the interrupt requests sent, according to the priority level settings in the INTPRI register and registers INT2PRI0 to INT2PRI12, and the lower-priority interrupts are held pending. If two interrupts have the same priority setting or if multiple interrupts occur within a single module, the interrupt with the highest priority according to tables 15.2 and 15.3 is selected.
- 3. The CPU compares the priority level of the interrupt selected by the INTC with the IMASK bits in SR. When the value of the BL bit in SR is "0", the CPU accepts the interrupt at the next gap between instructions only if its priority is higher than the level indicated by the IMASK bits in SR.
- 4. The contents of the status register (SR) and program counter (PC) are stored in the SSR register and SPC counter, respectively. The contents of R15 is saved to the SGR register at this time.
- 5. The exception code (interrupt source code) is set in the interrupt event register (INTEVT).
- 6. The BL, MD, and RB bits in SR are set to "1".
- 7. If the INTMU bit in CPUOPM has been set to "1", the IMASK bits in SR are automatically set to the level of the interrupt that was accepted. This ensures that interrupts with a lower priority level than the accepted interrupt will not be accepted. However, if the INTMU bit in CPUOPM has been cleared to "0", the IMASK bits in SR are not affected when an interrupt is accepted.
- 8. Execution jumps to the start address of the interrupt handler (the sum of the value set in the vector base register (VBR) and H'0000 0600).
- 9. The values of the SPC counter and SSR register are saved on the stack.
- 10. If necessary, the contents of the PR register, general registers, and floating point registers are saved on the stack.
- 11. The value of the INTEVT register is read to determine the source of the interrupt accepted by the CPU.
- 12. If the INTMU bit in CPUOPM has been cleared to "0", the IMASK bits in SR must be set to the level of the interrupt that was accepted by software. This ensures that interrupts with a lower priority level than the accepted interrupt will not be accepted. However, if the INTMU bit in CPUOPM has been set to "1", the IMASK bits in SR will have automatically been set to the level of the accepted interrupt in step 7, above.
- 13. The corresponding interrupt request is cleared within the interrupt routine for the accepted interrupt. After this, it is necessary to ensure that the priority determination time shown in table 15.9 elapses before the BL bit in SR is cleared (step 14, below). This will prevent the interrupt request that was supposed to be cleared from being reaccepted erroneously.
- 14. The BL bit in the SR register is cleared to "0".
- 15. The value of the INTEVT register read in step 11 is used as an offset to branch to the interrupt routine for the interrupt source.
- 16. The next lines of code specify the actual processing to be performed.
- 17. The BL bit in the SR register is set to "1".
- 18. The values of the PR register, general registers, and floating point registers saved in step 10 are restored from the stack.



- 19. The values of the SSR register and SPC counter are restored from the stack.
- 20. The RTE instruction is executed.
- 21. Execution of the RTE instruction causes the contents of the status register (SR) and program counter (PC) stored, respectively, in the SSR register and SPC counter in step 4 to be restored automatically.

Note: • The IRQ and on-chip peripheral module interrupts are initialized to the interrupt masked state by a hardware reset. To disable masking of an interrupt, write "0" to the corresponding bit in the INTMSKCLR, INT2MSKCR, or INT2MSKCR1 register.




Figure 15.4 General Interrupt Operation Example 1

(2) General Interrupt Operation Sequence 2 (Clearing the Interrupt Request When the BL Bit in SR Has Been Cleared to "0")

The sequence of operations when a general interrupt occurs for clearing the interrupt request when the value of the BL bit in SR is "0" is described below, considering the possibility of multiple interrupts occurring. When the interrupt handler is configured as described below and multiple interrupts occur, an interrupt with a higher priority level can be accepted immediately after step 13. This ensures a short interrupt response time for very urgent processing tasks. Steps 1 to 8 cover hardware pre-processing and step 21 covers hardware post-processing.

Note that steps 9, 12, 13, 17, and 19 may be omitted if multiple simultaneous interrupts will not be used.

- 1. Interrupt request sources send interrupt request signals to the INTC.
- 2. The INTC selects the highest-priority interrupt from the interrupt requests sent, according to the priority level settings in the INTPRI register and registers INT2PRI0 to INT2PRI12, and the lower-priority interrupts are held pending. If two interrupts have the same priority setting or if multiple interrupts occur within a single module, the interrupt with the highest priority according to tables 15.2 and 15.3 is selected.
- 3. The CPU compares the priority level of the interrupt selected by the INTC with the IMASK bits in SR. When the value of the BL bit in SR is "0", the CPU accepts the interrupt at the next gap between instructions only if its priority is higher than the level indicated by the IMASK bits in SR.
- 4. The contents of the status register (SR) and program counter (PC) are stored in the SSR register and SPC counter, respectively. The contents of R15 is saved to the SGR register at this time.
- 5. The exception code (interrupt source code) is set in the interrupt event register (INTEVT).
- 6. The block (BL), mode (MD), and register bank (RB) bits in the SR register are set to "1".
- 7. If the INTMU bit in CPUOPM has been set to "1", the IMASK bits in SR are automatically set to the level of the interrupt that was accepted. This ensures that interrupts with a lower priority level than the accepted interrupt will not be accepted. However, if the INTMU bit in CPUOPM has been cleared to "0", the IMASK bits in SR are not affected when an interrupt is accepted.
- 8. Execution jumps to the start address of the interrupt handler (the sum of the value set in the vector base register (VBR) and H'0000 0600).
- 9. The values of the SPC counter and SSR register are saved on the stack.
- 10. If necessary, the contents of the PR register, general registers, and floating point registers are saved on the stack.
- 11. The value of the INTEVT register is read to determine the source of the interrupt accepted by the CPU.
- 12. If the INTMU bit in CPUOPM has been cleared to "0", the IMASK bits in SR must be set equal to or the value higher than the level of the interrupt that was accepted by software. This ensures that interrupts with a lower priority level than the accepted interrupt will not be accepted. However, if the INTMU bit in CPUOPM has been set to "1", the IMASK bits in SR will have automatically been set to the level of the accepted interrupt in step 7, above.
- 13. The BL bit in the SR register is cleared to "0".
- 14. The value of the INTEVT register read in step 11 is used as an offset to branch to the interrupt routine for the interrupt source.
- 15. The corresponding interrupt request is cleared within the interrupt routine for the accepted interrupt. After this, it is necessary to ensure that the priority determination time shown in table 15.9 elapses before the RTE instruction is executed (step 20, below). This will prevent the interrupt request that was supposed to be cleared from being reaccepted erroneously.
- 16. The next lines of code specify the actual processing to be performed.
- 17. The BL bit in the SR register is set to "1".
- 18. The values of the PR register, general registers, and floating point registers saved in step 10 are restored from the stack.
- 19. The values of the SSR register and SPC counter are restored from the stack.
- 20. The RTE instruction is executed.



- 21. Execution of the RTE instruction causes the contents of the status register (SR) and program counter (PC) stored, respectively, in the SSR register and SPC counter in step 4 to be restored automatically.
- Note: The IRQ and on-chip peripheral module interrupts are initialized to the interrupt masked state by a hardware reset. To disable masking of an interrupt, write "0" to the corresponding bit in the INTMSKCLR, INT2MSKCR, or INT2MSKCR1 register.




Figure 15.5 General Interrupt Operation Example 2

15.4.3 NMI Interrupt Operation Sequence

NMI is an emergency interrupt request used in cases such as when a malfunction is detected in the power supply or an external watchdog timer. Figures 15.6 and 15.7 show operation examples for the NMI interrupt.




Figure 15.6 NMI Interrupt Operation Example (When Value of NMIB Bit in ICR0 is "0")




Figure 15.7 NMI Interrupt Operation Example (When Value of NMIB Bit in ICR0 is "1")

15.5 Interrupt Response Time

Table 15.9 shows the interrupt response time, which is the interval from when an interrupt request occurs until the interrupt exception handling is started and the start instruction of the interrupt handling is fetched.

Table 15.9 Interrupt Response Time

Num	ber	of	State
110111		v.	Otato

Item		NMI	IRQ	Peripheral Module	Remarks	
Priority determinat	ion time	7 Pcyc	6 Pcyc	5Pcyc		
Wait time until the current sequence	CPU finishes the		S-1 (≥ 0) × lcyc			
handling begins (s a SHwy bus reque	interrupt exception aving SR and PC) until st is issued to fetch the the interrupt handling		11lcyc + 1Scyc			
Response time	Total	(S + 10) lcyc + 1Scyc + 7 Pcyc	(S + 10) lcyc + 1Scyc + 6 Pcyc	(S + 10) lcyc + 1Scyc + 5Pcyc		
	Minimum	55lcyc + S × lcyc	49lcyc + S × lcyc	43lcyc + S × lcyc	When lcyc:Scyc: Pcyc = 6:2:1	

Legend:

Icyc: Period for one CPU clock cycle Scyc: Period for one SHwy clock cycle Pcyc: Period for one peripheral clock cycle S: Number of instruction execution states



15.6 Initial Setting Procedure Example

Figure 15.8 shows an example of the initial setting procedure of the INTC. Before enabling interrupts, it is necessary to allow the priority determination time indicated in table 15.9 to elapse to ensure that the setting changes are updated in the priority determination circuit.




Figure 15.8 INTC Initial Setting Procedure Example

15.7 **Usage Notes**

15.7.1 **Notes on Setting IRQ Pin Function**

Pins IRQ0 to IRQ7 are multiplexed, meaning that they can be set to other functions. As a result, when these pins are switched to function as IRQ0 to IRQ7, interrupt requests may be detected erroneously and maintained internally by the INTC. It is therefore necessary to mask IRQ interrupt requests before switching the functions of the pins to IRQ0 to IRQ7 in the pin function unit.

Table 15.10 Switching Sequence of IRQ Pin Function

Sequence	Item	Procedure
1	IRQ interrupt request masking	Write "1" to all bits in the INTMSK register.
2	Setting the IRQ0 to IRQ7 functions by the pin function unit	Select the pins to be used with the corresponding port control register.
3	Starting IRQ interrupt request detection	Write "1" to the corresponding bit or bits in the INTMSKCLR register.

15.7.2 To Clear IRQ Interrupt Requests When Level Detection is Selected

To clear IRQ interrupt requests that are set up for level detection, write "1" to the INTMSK.IRQn (n = 0 to 7) bit that correspond to the requests to be cleared. It is not possible to clear detected IRQ interrupt requests by writing "0" to the corresponding bits in the INTPRI register. Which IRQ interrupt requests have been detected can be checked by reading the INTREQ register. The clearing procedure of the IRQ interrupt request when level detection is as follows.




Figure 15.9 Example of Interrupt Handling Routine




Figure 15.10 Time Requested to Detect Interrupts from IRQ

15.7.3 To Clear IRQ Interrupt Requests When Edge Detection is Selected

To clear IRQ interrupt requests that are set up for edge detection, write "0" to the INTREQ.IRQn (n = 0 to 7) bit that correspond to the requests to be cleared after reading "1". Write "1" to the bits whose value was read as "0". It is not possible to clear detected IRQ interrupt requests by writing "1" to the corresponding bits in the INTMSK register.



Section 16 Reset

16.1 Reset Operation

When a "L" level pulse with a width greater than the noise cancel width (t_{RESNCW}) is applied to the RESET# pin, this MCU will accept the reset.

When a reset is accepted, each pin is switched to its reset state. After the reset is accepted and after a delay of 3 or 4 Pck cycles, internal circuits including the CPU are reset. The width of the "L" level pulse input to the RESET# pin must be longer than the RESET# pulse width (t_{RESW}) . After that, the internal circuit reset will be cleared 2150 Pck cycles after a "H" level signal is input to the RESET# pin. CPU reset exception handling starts at that point.

The RESET# noise cancellation width is stipulated by t_{RESNCW} , and the RESET# pulse width is stipulated by t_{RESNCW} . See section 38, Electrical Characteristics, for details.




Figure 16.1 Reset Circuit

16.2 Input/Output Pins

Table 16.1 lists the configuration and functions of the RESET# pin.

This pin is not multiplexed with other functions.

Table 16.1 Pin Configuration

Pin Name	I/O	Function
RESET#	Input	Reset input pin
		This MCU switches to the reset state when a "L" level is input.

RENESAS

16.3 Operation

16.3.1 Reset Request

This section describes the reset generation request and transition operation.

Unless specifically stated otherwise, the term "reset" is used to refer generally to any one of the reset factors occurring.

Sources

- 1. When a "L" level signal is input to the RESET# pin
- 2. When the WDTCNT register overflows in the state when the WTIT bit in the WDTCSR register is set to "1"
- 3. When a reset occurs due to an H-UDI command being issued See section 37, User Debugging Interface (H-UDI), for details.
- 4. When an instruction TLB multiple hit exception occurs
- 5. When a data TLB multiple hit exception occurs For details, see section 7, Memory Management Unit (MMU).
- 6. A general exception other than a user break is generated while SR.BL = "1".

 A reset triggered by source 1. or 2. of the above is referred to as a hardware reset.
- Transition target address: H'A000 0000
- Transition operation


When a reset source occurs, the CPU starts reset exception handling.

For details, see section 5, Exception Handling.

16.3.2 Reset with the RESET# Pin

Always input a "L" level signal to the RESET# pin when the system is powered on. Also, it is necessary to input a "L" level signal to the TRST# pin to initialize the H-UDI.

After the RESET# pin is changed from "L" to "H", the reset state continues internally to the IC until the reset hold time has passed. The reset hold time is a period greater than or equal to 1075 cycles of the EXTAL pin input signal period.





(1) Power On Reset

When power is first applied, a "L" level signal must be input to the RESET# pin during the total period of the oscillation circuit and PLL oscillation stabilization time after the supply voltage rises within the limits. See section 34, Power Supply Circuit, for details on the power on sequence. The oscillation stabilization time is specified as t_{osci}. For details, see section 38, Electrical Characteristics. Also, a "L" level signal must be input to the TRST# pin to initialize the H-UDI module.




Figure 16.2 Power On Reset

(2) Reset During MCU Operation

When generating a reset during normal operation, a "L" level with a width greater than the reset pulse width must be applied to the RESET# pin. The reset pulse width is specified as t_{RESW} . For details, see section 38, Electrical Characteristics.




Figure 16.3 Reset During MCU Operation

16.4 Usage Notes

16.4.1 Usage Notes Regarding Internal Reset

When the microcontroller is changing to reset status caused by an internal reset, there will be a period of one peripheral clock (Pck), where I/O ports will be undefined. Undefined state could be either high level output or low level output or high impedance states. The microcontroller, including I/O ports, will correctly transfer to reset status after this period.




Figure 16.4 I/O Pin Operations Caused by an Internal Reset

Internal resets can be caused by the following.

- Reset by watchdog timer (WDT) overflow
- H-UDI reset during debug
- · Reset by exception

Reset by inputting a low signal to RESET# pin is not an internal reset.

Table 16.2 lists the affected input/output pins. For the other pins, when receiving internal reset, the pin output becomes high-impedance simultaneously.



Table 16.2 Corresponding Input/Output Pins

Corresponding Input/Output Pins

I/O Pin Operations During a Reset by an Internal Source

Functions	Pin functions The names of pins are given within the brackets.	Pin state during operations → pin state while the chip's state is undefined → pin state in the reset state	Descriptions		
ATU-III	TOnm [PA0 to PA15, PC0 to PC7]	"H" or "L" output \rightarrow "L" output \rightarrow Hi-Z	When receiving internal reset, "L" level is output among		
PSEL	PSLCLKB [PA8], PSLCLKA [PA9], PSLDATA0 [PA10], PSLDATA1 [PA11], PSLDATA2 [PA12], PSLDATA3 [PA13]		Max. of 1 Pck cycle. The "L" level is initial value of port data register.		
ADC	AD0END [PJ11]	=			
PSEL	PSLCLR [PA14]	•	When receiving internal reset,		
RCAN	CTXi [PF1, PJ1, PJ3, PJ5, PJ7]	⁻ → Hi-Z	"H" level is output among Max. of 1 Pck cycle.		
AUDR	AUDREVT# [PK7]	-	The "H" level is initial value of port data register.		
ATU-III	TOnm (m=0 to 5) (When PWM output-prohibit function is enable) [PA0 to PA5, PA8 to PA13, PC0 to PC5]	$Hi-Z \rightarrow "L"$ output $\rightarrow Hi-Z$	When receiving internal reset, "L" level is output among Max. of 1 Pck cycle. The "L" level is initial value of port data register.		

Notes: 1. If the corresponding function is not selected, the pin output becomes high-impedance simultaneously, when receiving internal reset.

2. The symbols "H", "L", and "Hi-Z" in the table indicate the "H" level, the "L" level, and the high-impedance state, respectively.



This page is blank for reasons of layout.

Section 17 Watchdog Timer (WDT)

The watchdog timer module consists of a single timer channel that can be used as either a watchdog timer or an interval timer.

17.1 Overview

- Implements a system runaway monitoring function using a timer that is incremented with a fixed period.
- Provides both a watchdog timer mode, in which a hardware reset is issued when a counter overflows, and a interval timer mode that generates periodic interrupts.
- In watchdog timer mode, a hardware reset is issued when a counter overflows and the WDTOVF# signal is output.
- In interval timer mode, the interval timer interrupt is generated by counter overflow.
- A code value is stored in the upper 8 bits of the watchdog timer related registers so that they cannot be rewritten easily.
- The maximum time until the counter overflows is about 27 seconds (when the peripheral clock Pck is 40 MHz).

Figure 17.1 shows the block diagram of the WDT module.




Figure 17.1 Block Diagram of WDT

17.2 Input/Output Pins

Table 17.1 lists the WDT module pins.

This pin is not multiplexed with other functions.

Table 17.1 Pin Configuration

Pin Name	I/O	Function
WDTOVF#	Output	Counter overflow output pin
		Outputs the counter overflow signal in watchdog timer mode.

17.3 Register Descriptions

Table 17.2 lists the WDT module registers.

Table 17.2 Register Configuration

Register Name	Abbreviation	After Reset	P4 Address	Size	Page
Watchdog timer stop time register	WDTST	H'0000 0000	H'FFFF 1000	32	17-3
Watchdog timer control/status register	WDTCSR	H'0000 0000	H'FFFF 1004	32	17-4
Watchdog timer base stop time register	WDTBST	H'0000 0000	H'FFFF 1008	32	17-5
Watchdog timer counter	WDTCNT	H'0000 0000	H'FFFF 1010	32	17-5
Watchdog timer base counter	WDTBCNT	H'0000 0000	H'FFFF 1018	32	17-6

Note: • The P4 address applies when the P4 area of the virtual address space is used. When the upper three bits of the 32-bit P4 area address are cleared to "0", the result is an area 7 address. This address is used when accessing area 7 of the physical address space using the TLB.

17.3.1 Watchdog Timer Stop Time Register (WDTST)

The WDTST register specifies the WDTCNT counter overflow value. Setting this register to H'0000 0001 sets the shortest time until overflow, and setting it to H'0000 0000 sets the longest time until overflow.

When writing to the WDTST register, the WDTSTKEY field must be set to H'5A and the long word access size must be used. The WDTSTKEY field always returns "0" when read.

The WDTST register is reset by the RESET# pin and initialized to H'0000 0000. Note, however, that the value set prior to the reset will be retained for resets due to counter overflows in watchdog timer mode and resets due to H-UDI.

Watchdog timer stop time register (WDTST)

<P4 address: location H'FFFF 1000>

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		WDTSTKEY									l	l		_		
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	_	_	_						WD.	TST					
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<After Reset: H'0000 0000>

Abbreviation	After Reset	R	W	Description					
WDTSTKEY	All 0	0	W	WDTST Register Write Key Code Bits					
				These bits enable or disable WDTST bit modification. The data written to these bits are not retained. These bits are always read as "0".					
				H'5A: Enable WDTST bit modification.					
				Other than H'5A: Disable WDTST bit modification.					
_	All 0	0	0	Reserved Bits					
				These bits are always read as "0". The write value should always be "0".					
WDTST	H'000	R	W	WDTCNT Counter Overflow Value					
	WDTSTKEY	WDTSTKEY All 0 — All 0	WDTSTKEY All 0 0	— All 0 0 0					

17.3.2 Watchdog Timer Control/Status Register (WDTCSR)

When writing to the WDTCSR register, the WDTCSRKEY field must be set to H'A5 and the long word access size must be used. The WDTSTKEY field always returns "0" when read. The WDTCSR register is reset by the RESET# pin and initialized to "H'0000 0000". Although the value set prior to the reset will be retained for resets due to counter overflows in watchdog timer mode, the WOVF bit is set to "1". The value set prior to the reset will be retained for resets due to the H-UDI.

Watchdog timer control/status register (WDTCSR) <P4 address: location H'FFFF 1004> Bit: WDTCSRKEY After Reset: Bit: TME WTIT WOVF IOVF After Reset:

<After Reset: H'0000 0000>


Bit	Abbreviation	After Reset	R	W	Description
31 to 24	WDTCSRKEY	All 0	0	W	WDTCSR Register Write Key Code Bits
					These bits enable or disable lower bit modification. The data written to these bits are not retained. These bits are always read as "0".
					H'A5: Enable lower bit modification.
					Other than H'A5: Disable lower bit modification.
23 to 8	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
7	TME	0	R	W	Timer Enable Bit
					Starts or stops timer operation.
					0: Stops the counting operation
					1: Starts the counting operation
6	WTIT	0	R	W	Timer Mode Select Bit
					Specifies whether this module is used as a watchdog timer or as an interval timer. Note that writing the WTIT bit is not allowed during watchdog timer operation.
					0: Interval timer mode
					1: Watchdog timer mode
5	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
4	WOVF	0	R	*1	Watchdog Timer Overflow Flag
					Indicates whether or not the WDTCNT counter has overflowed in watchdog timer mode. This bit is not set in interval timer mode.
					0: No overflow has occurred
					1: The WDTCNT counter overflowed in watchdog timer mode
3	IOVF	0	R	*1	Interval Timer Overflow Flag
					Indicates whether or not the WDTCNT counter has overflowed in interval timer mode. This bit is not set in watchdog timer mode.
					0: No overflow has occurred
					1: The WDTCNT counter overflowed in interval timer mode

Bit	Abbreviation After Reset R V		W	Description
2 to 0	— All 0 0 0		0	Reserved Bits
				These bits are always read as "0". The write value should always be "0".

Note: *1 Only "0" is valid on write. The previous value is retained if a "1" is written.

17.3.3 Watchdog Timer Base Stop Time Register (WDTBST)

When clearing the WDTBST register, the WDTCSRKEY field must be set to H'55 and the long word access size must be used. When read, the WDTBST register always returns H'0000 0000.




<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description	
31 to 24	WDTBSTKEY	All 0	0	W	WDTBST Register Write Key Code Field Bits	
					These bits clear the WDTBCNT counter. The data written to these bits are not retained. These bits are always read as "0".	
					H'55: Clear the WDTBCNT counter.	
					Other than H'55: Data write is invalid.	
23 to 0	_	All 0	0	0	Reserved Bits	
					These bits are always read as "0". The write value should always be "0".	

17.3.4 Watchdog Timer Counter (WDTCNT)

The WDTCNT counter is incremented by the overflow of the WDTBCNT counter. When the WDTCNT counter itself overflows, in watchdog timer mode the reset will be issued or in interval timer mode an interrupt will be generated. Note that the WDTCNT counter is a read-only register and that writing this register is invalid.

The WDTCNT counter is reset by the RESET# pin and initialized to H'0000 0000. Note, however, that although the counter is reset by resets due to counter overflows in watchdog timer mode and resets due to H-UDI, after these resets are cleared, the increment operation will restart.



<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31 to 12	_	All 0	0	_	Reserved Bits
					These bits are always read as "0".
11 to 0	WDTCNT	All 0	R	_	WDTCNT Count Value

17.3.5 Watchdog Timer Base Counter (WDTBCNT)

The WDTBCNT counter is incremented by the peripheral clock (Pck). When the WDTBCNT counter overflows, the WDTCNT counter is incremented and the WDTBCNT counter is cleared to H'0000 0000. Note that the WDTBCNT counter is a read-only register and that writing this register is invalid.

The WDTBCNT counter is reset by the RESET# pin and initialized to H'0000 0000. Note, however, that although the counter is reset by resets due to counter overflows in watchdog timer mode and resets due to H-UDI, after these resets are cleared, the increment operation will restart.

Watchdog timer base counter (WDTBCNT) <P4 address: location H'FFFF 1018> WDTBCNT After Reset: Bit: **WDTBCNT**

<After Reset: H'0000 0000>

31 to 18 — All 0 0 — Reserved Bits These bits are always read as "0". 17 to 0 WDTBCNT All 0 R — WDTBCNT Count Value	Bit	Abbreviation	After Reset	R W	Description
·	31 to 18	_	All 0	o —	- Reserved Bits
17 to 0 WDTBCNT All 0 R — WDTBCNT Count Value					These bits are always read as "0".
	17 to 0	WDTBCNT	All 0	R —	- WDTBCNT Count Value

After Reset:

17.4 Operation

17.4.1 Using Watchdog Timer Mode

- 1. Set the WDTCNT counter overflow time in the WDTST register.
- 2. Set the WDTCSR register WTIT bit to "1".
- 3. Set the WDTCSR register TME bit to "1": this starts the WDT counter count operation.
- 4. In watchdog timer mode, the application must periodically clear the WDTCNT or the WDTBCNT counter so that the WDTCNT counter does not overflow. See section 17.4.4, Clearing the WDT Counter, for the procedure for clearing this counter.
- 5. If the WDTCNT counter overflows, the WDTCSR register WOVF flag will be set to "1" and a hardware reset will be issued.

17.4.2 Using Interval Timer Mode

In interval timer mode, the interval timer interrupt is generated each time the counter overflows. Thus an interrupt is generated once every fixed period.

- 1. Set the WDTCNT counter overflow time in the WDTST register.
- 2. Set the WDTCSR register WTIT bit to "0".
- 3. Set the WDTCSR register TME bit to "1": this starts the WDT counter count operation.
- 4. When the WDTCNT counter overflows, the WDTCSR register IOVF flag will be set to "1" and an interval timer interrupt request will be generated. The WDTCNT counter and the WDTBCNT counter count operation will continue at this time.



17.4.3 Time Until a WDT Overflow Occurs

Figure 17.2 shows the relationship between WDTCNT counter and the WDTBCNT counter.

The figure presents an example of operation in interval timer mode, and counting operation continues after the WDTCNT counter overflows. In watchdog timer mode, after the reset due to the counter overflow is cleared, the WDTCNT counter and the WDTBCNT counter are cleared to "0" and the counting operation is restarted.




Figure 17.2 WDT Increment Operations (in interval timer mode)

The WDTBCNT counter is an 18-bit counter that counts (is incremented) every cycle of the peripheral clock (Pck). Writing H'5500 0000 to the WDTBST register clears the WDTBCNT counter. When the peripheral clock frequency is 40 MHz, the duration from when the WDTBCNT counter value is "0" until overflow is as follows:

 $2^18 [bits] \times 1 / 40 [MHz] = approx. 6.554 [ms]$

The WDTCNT counter is a 12-bit counter that counts (is incremented by) WDTBCNT counter overflow events. The WDTCNT counter is cleared by writing an overflow value to the WDTST register.

Overflow occurs when the WDTCNT counter value matches the overflow value set in the WDTST bits. The duration until WDTCNT counter overflow is calculated as follows:

Setting value of WDTST bits × approx. 6.554 [ms]

Note that setting the WDTST bits to "H'000" sets the counter value to "H'1000".

Therefore, the maximum duration until overflow is when the WDTST bits in the WDTST register are set to "H'000":



 2^{12} [bits] $\times 6.554$ [ms] = approx. 26.84 [s]

The minimum duration until overflow is when the WDTST bits in the WDTST register are set to "H'001":

 2^0 [bits] $\times 6.554$ [ms] = approx. 6.554 [ms]

17.4.4 Clearing the WDT Counter

The WDTBCNT and WDTCNT counters can be cleared in the following ways:

(1) WDTBCNT counter clearing conditions

- Write H'5500 0000 to the WDTBST register in a longword unit
- Reset by the RESET# pin
- Reset by a counter overflow in watchdog timer mode
- Reset by using the H-UDI

(2) WDTCNT counter clearing conditions

- Write the WDTST bits in the WDTST register (The counter is not cleared if the wrong key code is written.)
- Reset by the RESET# pin
- Reset by a counter overflow in watchdog timer mode
- Reset by using the H-UDI

17.4.5 Hardware Reset due to WDT Overflow

The hardware reset period (WDT reset period) due to a WDT overflow is a range from 9 to 18 of EXTAL pin input cycles. Also, the time from a WDT overflow to the point this MCU has transitioned to the hardware reset state (the WDT reset request period) is at least 1 EXTAL pin input cycle.





Figure 17.3 WDT Overflow Hardware Reset During Normal Operation



Section 18 I/O Ports and Pin Function Unit

18.1 Overview

This MCU provides 166 I/O port pins, designated as A, B, C, D, E, F, G, H, J, K, L, M, and N.

Each port can be used as input or output by setting the respective port IO registers. Each port also functions as a multiplexed pin shared with on-chip peripheral module or external bus interface related signals. The function of each multiplexed pin function is selected by using the corresponding control register.

Other port functions, including an output driving ability setting function, input threshold value switching function are also incorporated.

Table 18.1 lists the overview of I/O ports and the pin function unit.

Table 18.1 Overview of I/O Ports and Pin Function Unit

Item	Overview
Number of ports	Total 166 pins
	Port A: PA0 to PA15 (16 pins)
	Port B: PB0 to PB6 (7 pins)
	Port C: PC0 to PC15 (16 pins)
	Port D: PD0 to PD15 (16 pins)
	Port E: PE0 to PE15 (16 pins)
	Port F: PF0 to PF5 (6 pins)
	Port G: PG0 to PG7 (8 pins)
	Port H: PH0 to PH15 (16 pins)
	Port J: PJ0 to PJ15 (16 pins)
	Port K: PK0 to PK14 (15 pins)
	Port L: PL0 to PL9 (10 pins)
	Port M: PM0 to PM15 (16 pins)
	Port N: PN0 to PN7 (8 pins)
Port function	Input or output can be set in port units by using the port IO register (port M and port N are input-only).
Driving ability setting function	The output driving ability of the corresponding port can be increased by using the driving ability setting register (except for port M and port N).
Input threshold value switching function	The input threshold value can be specified to three voltage levels (0.35 Vcc, 0.5 Vcc, or 0.7 Vcc) in port group units. Note that the ports that the input threshold value can be specified are ports except for PG0 to PG3, PG6, PG7, PJ1, PJ3 to PJ5, PM0 to PM15, and PN0 to PN7.



18.2 Multiplex Pin Functions

Each port pin functions as a multiplexed pin shared with general input/output and another function. The function of each multiplexed pin functions are is selected by the corresponding control register.

Tables 18.2 to 18.14 list the multiplexed pin functions for each port. Table 18.15 lists the pin functions allowed for input/output at two pins and pin assignments.

Table 18.2 Multiplexed Pin Functions for Port A

Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function 5 (Related Module)	Function 6 (Related Module)
PA0 (port)	A0 (BSC)	TO00 (ATU-IIIS)	DDB00 (DRI)	_	_
PA1 (port)	A1 (BSC)	TO01 (ATU-IIIS)	DDB01 (DRI)	_	_
PA2 (port)	A2 (BSC)	TO02 (ATU-IIIS)	DDB02 (DRI)	_	_
PA3 (port)	A3 (BSC)	TO03 (ATU-IIIS)	DDB03 (DRI)	_	_
PA4 (port)	A4 (BSC)	TO04 (ATU-IIIS)	DDB04 (DRI)	_	_
PA5 (port)	A5 (BSC)	TO05 (ATU-IIIS)	DDB05 (DRI)	_	_
PA6 (port)	A6 (BSC)	TO06 (ATU-IIIS)	DDB06 (DRI)	_	
PA7 (port)	A7 (BSC)	TO07 (ATU-IIIS)	DDB07 (DRI)	_	_
PA8 (port)	A8 (BSC)	TO10 (ATU-IIIS)	DDB08 (DRI)	PSLCLKB (PSEL)	_
PA9 (port)	A9 (BSC)	TO11 (ATU-IIIS)	DDB09 (DRI)	PSLCLKA (PSEL)	_
PA10 (port)	A10 (BSC)	TO12 (ATU-IIIS)	DDB10 (DRI)	PSLDATA0 (PSEL)	_
PA11 (port)	A11 (BSC)	TO13 (ATU-IIIS)	DDB11 (DRI)	PSLDATA1 (PSEL)	_
PA12 (port)	A12 (BSC)	TO14 (ATU-IIIS)	DDB12 (DRI)	PSLDATA2 (PSEL)	_
PA13 (port)	A13 (BSC)	TO15 (ATU-IIIS)	DDB13 (DRI)	PSLDATA3 (PSEL)	
PA14 (port)	A14 (BSC)	TO16 (ATU-IIIS)	DDB14 (DRI)	PSLCLR (PSEL)	_
PA15 (port)	A15 (BSC)	TO17 (ATU-IIIS)	DDB15 (DRI)	_	_

Table 18.3 Multiplexed Pin Functions for Port B

Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function 5 (Related Module)	Function 6 (Related Module)
PB0 (port)	A16 (BSC)	PWMOFF0 (ATU-IIIS)	DINB0 (DRI)	_	_
PB1 (port)	A17 (BSC)	PWMOFF1 (ATU-IIIS)	DINB1 (DRI)	_	_
PB2 (port)	A18 (BSC)	_	DINB2 (DRI)	_	_
PB3 (port)	A19 (BSC)	PWMOFF3 (ATU-IIIS)	DINB3 (DRI)	_	_
PB4 (port)	A20 (BSC)	_	DINB4 (DRI)	_	(IRQ5) (INTC)
PB5 (port)	A21 (BSC)	TIF3B (ATU-IIIS)	_	SSL22 (RSPI)	_
PB6 (port)	A22 (BSC)	TIF3A (ATU-IIIS)	TIA05 (ATU-IIIS)	SSL23 (RSPI)	_



Table 18.4 Multiplexed Pin Functions for Port C

Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function 5 (Related Module)	Function 6 (Related Module)
PC0 (port)	A23 (BSC)	TO30 (ATU-IIIS)	DDA16 (DRI)	MOSI2 (RSPI)	(IRQ6) (INTC)
PC1 (port)	A24 (BSC)	TO31 (ATU-IIIS)	DDA17 (DRI)	MISO2 (RSPI)	_
PC2 (port)	A25 (BSC)	TO32 (ATU-IIIS)	DDA18 (DRI)	RSPCK2 (RSPI)	DREQ0 (DMAC)
PC3 (port)	CS0# (BSC)	TO33 (ATU-IIIS)	DDA19 (DRI)	SSL20 (RSPI)	IRQ0 (INTC)
PC4 (port)	_	TO34 (ATU-IIIS)	DDA20 (DRI)	SSL21 (RSPI)	IRQ1 (INTC)
PC5 (port)	WAIT# (BSC)	TO35 (ATU-IIIS)	DDA21 (DRI)	_	_
PC6 (port)	CLKOUT (CPG)	TO36 (ATU-IIIS)	DDA22 (DRI)	_	_
PC7 (port)	BS# (BSC)	TO37 (ATU-IIIS)	DDA23 (DRI)	_	_
PC8 (port)	WE0# (BSC)	_	DDA24 (DRI)	_	_
PC9 (port)	WE1# (BSC)	_	DDA25 (DRI)	_	_
PC10 (port)	WE2# (BSC)	_	DDA26 (DRI)	_	_
PC11 (port)	WE3# (BSC)	_	DDA27 (DRI)	_	_
PC12 (port)	CS1# (BSC)	_	DDA28 (DRI)	_	_
PC13 (port)	CS2# (BSC)	_	DDA29 (DRI)	_	_
PC14 (port)	RD# (BSC)		DDA30 (DRI)	_	_
PC15 (port)	RD_WR# (BSC)	_	DDA31 (DRI)	_	_

Table 18.5 Multiplexed Pin Functions for Port D

Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function 5 (Related Module)	Function 6 (Related Module)
PD0 (port)	D0 (BSC)	PDIDATA0 (PDAC)	DDB16 (DRI)	_	_
PD1 (port)	D1 (BSC)	PDIDATA1 (PDAC)	DDB17 (DRI)	_	_
PD2 (port)	D2 (BSC)	PDIDATA2 (PDAC)	DDB18 (DRI)	_	_
PD3 (port)	D3 (BSC)	PDIDATA3 (PDAC)	DDB19 (DRI)	_	_
PD4 (port)	D4 (BSC)	PDIDATA4 (PDAC)	DDB20 (DRI)	_	_
PD5 (port)	D5 (BSC)	PDIDATA5 (PDAC)	DDB21 (DRI)	_	_
PD6 (port)	D6 (BSC)	PDIDATA6 (PDAC)	DDB22 (DRI)	_	_
PD7 (port)	D7 (BSC)	PDIDATA7 (PDAC)	DDB23 (DRI)	_	_
PD8 (port)	D8 (BSC)	PDIDATA8 (PDAC)	DDB24 (DRI)	_	_
PD9 (port)	D9 (BSC)	PDIDATA9 (PDAC)	DDB25 (DRI)	_	_
PD10 (port)	D10 (BSC)	PDIWR (PDAC)	DDB26 (DRI)	_	_
PD11 (port)	D11 (BSC)	_	DDB27 (DRI)	_	_
PD12 (port)	D12 (BSC)	_	DDB28 (DRI)	_	_
PD13 (port)	D13 (BSC)		DDB29 (DRI)		
PD14 (port)	D14 (BSC)	_	DDB30 (DRI)	_	_
PD15 (port)	D15 (BSC)	_	DDB31 (DRI)	_	_

Table 18.6 Multiplexed Pin Functions for Port E

Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function 5 (Related Module)	Function 6 (Related Module)
PE0 (port)	D16 (BSC)	_	DDA00 (DRI)	_	_
PE1 (port)	D17 (BSC)	_	DDA01 (DRI)	_	_
PE2 (port)	D18 (BSC)	_	DDA02 (DRI)	_	_
PE3 (port)	D19 (BSC)	_	DDA03 (DRI)	_	_
PE4 (port)	D20 (BSC)	_	DDA04 (DRI)	_	_
PE5 (port)	D21 (BSC)	_	DDA05 (DRI)	_	_
PE6 (port)	D22 (BSC)	_	DDA06 (DRI)	_	_
PE7 (port)	D23 (BSC)	PWMOFF2 (ATU-IIIS)	DDA07 (DRI)	_	_
PE8 (port)	D24 (BSC)	TO20 (ATU-IIIS)	DDA08 (DRI)	_	_
PE9 (port)	D25 (BSC)	TO21 (ATU-IIIS)	DDA09 (DRI)	(PSLCLKB) (PSEL)	_
PE10 (port)	D26 (BSC)	TO22 (ATU-IIIS)	DDA10 (DRI)	(PSLCLKA) (PSEL)	_
PE11 (port)	D27 (BSC)	TO23 (ATU-IIIS)	DDA11 (DRI)	(PSLDATA0) (PSEL)	_
PE12 (port)	D28 (BSC)	TO24 (ATU-IIIS)	DDA12 (DRI)	(PSLDATA1) (PSEL)	_
PE13 (port)	D29 (BSC)	TO25 (ATU-IIIS)	DDA13 (DRI)	(PSLDATA2) (PSEL)	_
PE14 (port)	D30 (BSC)	TO26 (ATU-IIIS)	DDA14 (DRI)	(PSLDATA3) (PSEL)	_
PE15 (port)	D31 (BSC)	TO27 (ATU-IIIS)	DDA15 (DRI)	(PSLCLR) (PSEL)	_

Table 18.7 Multiplexed Pin Functions for Port F

Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function 5 (Related Module)	Function 6 (Related Module)
PF0 (port)	CRX0 (CAN)	_	DINA0 (DRI)	_	DACK0# (BSC)
PF1 (port)	CTX0 (CAN)	_	DINA1 (DRI)	_	DACK1# (BSC)
PF2 (port)	CRX1 (CAN)	TCLKA (ATU-IIIS)	DINA2 (DRI)	_	_
PF3 (port)	CTX1 (CAN)	_	DINA3 (DRI)	_	_
PF4 (port)	SDA (IIC3)	_	DINA4 (DRI)	_	(CRX3) (CAN)
PF5 (port)	SCL (IIC3)	_	_	_	(CTX3) (CAN)

Table 18.8 Multiplexed Pin Functions for Port G

Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function 5 (Related Module)	Function 6 (Related Module)
PG0 (port)	MOSI0 (RSPI)	TO40 (ATU-IIIS)	_	_	_
PG1 (port)	MISO0 (RSPI)	TO41 (ATU-IIIS)	_	_	_
PG2 (port)	RSPCK0 (RSPI)	TO42 (ATU-IIIS)	_	_	_
PG3 (port)	_	TO43 (ATU-IIIS)	SSL00 (RSPI)	_	(IRQ7) (INTC)
PG4 (port)	IRQ2 (INTC)	TO44 (ATU-IIIS)	SSL01 (RSPI)	_	_
PG5 (port)	IRQ3 (INTC)	TO45 (ATU-IIIS)	SSL02 (RSPI)	_	_
PG6 (port)	CRX2 (CAN)	TO46 (ATU-IIIS)	SSL03 (RSPI)	AD1TRG# (ADC)	_
PG7 (port)	CTX2 (CAN)	TO47 (ATU-IIIS)	_	AD1END (ADC)	(IRQ4) (INTC)

Table 18.9 Multiplexed Pin Functions for Port H

Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function 5 (Related Module)	Function 6 (Related Module)
PH0 (port)	DROD8 (DRO)	(TO20) (ATU-IIIS)	DDC00 (DRI)	TIF0A (ATU-IIIS)	_
PH1 (port)	DROD9 (DRO)	(TO21) (ATU-IIIS)	DDC01 (DRI)	TIF0B (ATU-IIIS)	_
PH2 (port)	DROD10 (DRO)	(TO22) (ATU-IIIS)	DDC02 (DRI)	TIF1A (ATU-IIIS)	_
PH3 (port)	DROD11 (DRO)	(TO23) (ATU-IIIS)	DDC03 (DRI)	TIF1B (ATU-IIIS)	_
PH4 (port)	DROD12 (DRO)	(TO24) (ATU-IIIS)	DDC04 (DRI)	TIA00 (ATU-IIIS)	_
PH5 (port)	DROD13 (DRO)	(TO25) (ATU-IIIS)	DDC05 (DRI)	TIA01 (ATU-IIIS)	_
PH6 (port)	DROD14 (DRO)	(TO26) (ATU-IIIS)	DDC06 (DRI)	TIA02 (ATU-IIIS)	_
PH7 (port)	DROD15 (DRO)	(TO27) (ATU-IIIS)	DDC07 (DRI)	TIA03 (ATU-IIIS)	_
PH8 (port)	DROD0 (DRO)	(TO30) (ATU-IIIS)	DDC08 (DRI)	RTS2# (SCIF)	_
PH9 (port)	DROD1 (DRO)	(TO31) (ATU-IIIS)	DDC09 (DRI)	CTS2# (SCIF)	_
PH10 (port)	DROD2 (DRO)	(TO32) (ATU-IIIS)	DDC10 (DRI)	_	_
PH11 (port)	DROD3 (DRO)	(TO33) (ATU-IIIS)	DDC11 (DRI)	_	_
PH12 (port)	DROD4 (DRO)	(TO34) (ATU-IIIS)	DDC12 (DRI)	_	_
PH13 (port)	DROD5 (DRO)	(TO35) (ATU-IIIS)	DDC13 (DRI)	_	_
PH14 (port)	DROD6 (DRO)	(TO36) (ATU-IIIS)	DDC14 (DRI)	_	(IRQ1) (INTC)
PH15 (port)	DROD7 (DRO)	(TO37) (ATU-IIIS)	DDC15 (DRI)	_	_

Table 18.10 Multiplexed Pin Functions for Port J

Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function 5 (Related Module)	Function 6 (Related Module)
PJ0 (port)	(CRX0) (CAN)	FRXA (FlexRay)	_	_	_
PJ1 (port)	(CTX0) (CAN)	FTXA (FlexRay)	_	_	_
PJ2 (port)	(CRX1) (CAN)	FRXB (FlexRay)	_	_	_
PJ3 (port)	(CTX1) (CAN)	FTXB (FlexRay)	_	RTS0# (SCIF)	_
PJ4 (port)	(CRX2) (CAN)	FTXENA (FlexRay)	_	CTS0# (SCIF)	_
PJ5 (port)	(CTX2) (CAN)	FTXENB (FlexRay)	_	SCK2 (SCIF)	_
PJ6 (port)	CRX3 (CAN)	TIF2A (ATU-IIIS)	DDC16 (DRI)	RXD2 (SCIF)	TIA04 (ATU-IIIS)
PJ7 (port)	CTX3 (CAN)	TIF2B (ATU-IIIS)	DDC17 (DRI)	TXD2 (SCIF)	_
PJ8 (port)	IRQ4 (INTC)	_	DDC18 (DRI)	RTS1# (SCIF)	_
PJ9 (port)	_	_	DDC19 (DRI)	CTS1# (SCIF)	(IRQ2) (INTC)
PJ10 (port)	RXD0 (SCIF)	PWMOFF4 (ATU-IIIS)	DDC20 (DRI)	AD0TRG# (ADC)	_
PJ11 (port)	TXD0 (SCIF)	_	DDC21 (DRI)	AD0END (ADC)	_
PJ12 (port)	SCK0 (SCIF)	TCLKB (ATU-IIIS)	DDC22 (DRI)	_	(IRQ0) (INTC)
PJ13 (port)	RXD1 (SCIF)	MISO1 (RSPI)	DDC23 (DRI)	_	_
PJ14 (port)	TXD1 (SCIF)	MOSI1 (RSPI)	DDC24 (DRI)	_	_
PJ15 (port)	SCK1 (SCIF)	PSPCK1 (RSPI)	DDC25 (DRI)	_	_

Table 18.11 Multiplexed Pin Functions for Port K

Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function 5 (Related Module)	Function 6 (Related Module)
PK0 (port)	IRQ5 (INTC)	SSL10 (RSPI)	_	_	_
PK1 (port)	_	SSL11 (RSPI)	DINC0 (DRI)	DACK2# (BSC)	_
PK2 (port)	_	SSL12 (RSPI)	DINC1 (DRI)	DACK3# (BSC)	_
PK3 (port)	_	SSL13 (RSPI)	DINC2 (DRI)	DREQ1 (DMAC)	_
PK4 (port)	_	_	DINC3 (DRI)	_	_
PK5 (port)	_	_	DINC4 (DRI)	RXD3 (SCIF)	_
PK6 (port)	_	_	_	TXD3 (SCIF)	_
PK7 (port)	AUDREVT# (AUDR)	_	_	SCK3 (SCIF)	_
PK8 (port)	DREQ2 (DMAC)	_	_	_	_
PK9 (port)	AUDRD0 (AUDR)	_	_	RTS3# (SCIF)	_
PK10 (port)	AUDRD1 (AUDR)	_	_	CTS3# (SCIF)	_
PK11 (port)	AUDRD2 (AUDR)	_	_	_	_
PK12 (port)	AUDRD3 (AUDR)	_	_	_	_
PK13 (port)	AUDRCLK (AUDR)	_	_	_	_
PK14 (port)	AUDRSYN# (AUDR)				_

Table 18.12 Multiplexed Pin Functions for Port \boldsymbol{L}

Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function 5 (Related Module)	Function 6 (Related Module)
PL0 (port)	CRX4 (CAN)	_	_	_	(IRQ3#) (INTC)
PL1 (port)	CTX4 (CAN)	_	_	_	_
PL2 (port)	DROWR (DRO)	_	_	_	_
PL3 (port)	_	IRQ6 (INTC)	_	_	_
PL4 (port)	TIA10 (ATU-IIIS)	(TIF0A) (ATU-IIIS)	DDC26 (DRI)	_	_
PL5 (port)	TIA11 (ATU-IIIS)	(TIF0B) (ATU-IIIS)	DDC27 (DRI)	_	_
PL6 (port)	TIA12 (ATU-IIIS)	(TIF1A) (ATU-IIIS)	DDC28 (DRI)	_	_
PL7 (port)	TIA13 (ATU-IIIS)	(TIF1B) (ATU-IIIS)	DDC29 (DRI)	_	_
PL8 (port)	TIA14 (ATU-IIIS)	IRQ7 (INTC)	DDC30 (DRI)	DREQ3 (DMAC)	_
PL9 (port)	TIA15 (ATU-IIIS)	_	DDC31 (DRI)	_	_

Table 18.13 Multiplexed Pin Functions for Port ${\bf M}$

Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function 5 (Related Module)	Function 6 (Related Module)
PM0 (port)	AD0IN0 (ADC)	_	_	_	_
PM1 (port)	AD0IN1 (ADC)	_	_	_	_
PM2 (port)	AD0IN2 (ADC)	_	_	_	_
PM3 (port)	AD0IN3 (ADC)	_	_	_	_
PM4 (port)	AD0IN4 (ADC)	_	_	_	_
PM5 (port)	AD0IN5 (ADC)	_	_	_	_
PM6 (port)	AD0IN6 (ADC)	_	_	_	_
PM7 (port)	AD0IN7 (ADC)	_	_	_	_
PM8 (port)	AD0IN8 (ADC)	_	_	_	_
PM9 (port)	AD0IN9 (ADC)	_	_	_	_
PM10 (port)	AD0IN10 (ADC)	_	_	_	_
PM11 (port)	AD0IN11 (ADC)	_	_	_	_
PM12 (port)	AD0IN12 (ADC)	_	_	_	_
PM13 (port)	AD0IN13 (ADC)	_	_	_	_
PM14 (port)	AD0IN14 (ADC)	_	_	_	_
PM15 (port)	AD0IN15 (ADC)	_	_	_	_

Table 18.14 Multiplexed Pin Functions for Port N

Function 1 (Related Module)	Function 2 (Related Module)	Function 3 (Related Module)	Function 4 (Related Module)	Function 5 (Related Module)	Function 6 (Related Module)
PM0 (port)	AD1IN0 (ADC)	_	_	_	_
PM1 (port)	AD1IN1 (ADC)	_	_	_	_
PM2 (port)	AD1IN2 (ADC)	_	_	_	_
PM3 (port)	AD1IN3 (ADC)	_	_	_	_
PM4 (port)	AD1IN4 (ADC)	_	_	_	_
PM5 (port)	AD1IN5 (ADC)	_	_	_	_
PM6 (port)	AD1IN6 (ADC)	_	_	_	_
PM7 (port)	AD1IN7 (ADC)	_	_	_	_

Note: • The same function can be assigned to two separate pins. See table 18.15 for details.

Table 18.15 Pin Functions Allowed for Input/Output at Two Pins and Pin Assignments

Module	Signal Name	Pin Group A	Pin Group B	Notes
INTC	IRQ0	PC3/CS0#/TO33/DDA19/SSL20/IRQ0	PJ12/SCK0/TCLKB/DDC22/IRQ0	*1
	IRQ1	PC4/TO34/DDA20/SSL21/IRQ1	PH14/DROD6/TO36/DDC14/IRQ1	_
	IRQ2	PG4/IRQ2/TO44/SSL01	PJ9/DDC19/CTS1#/IRQ2	_
	IRQ3	PG5/IRQ3/TO45/SSL02	PL0/CRX4/IRQ3	
	IRQ4	PJ8/IRQ4/DDC18/RTS1#	PG7/CTX2/TO47/AD1END/IRQ4	
	IRQ5	PK0/IRQ5/SSL10	PB4/A20/DINB4/IRQ5	
	IRQ6	PL3/IRQ6	PC0/A23/TO30/DDA16/MOSI2/IRQ6	
	IRQ7	PL8/TIA14/IRQ7/DDC30/DREQ3	PG3/TO43/SSL00/IRQ7	
PSEL	PSLCLKB	PA8/A8/TO10/DDB08/PSLCLKB	PE9/D25/TO21/DDA09/PSLCLKB	*2
	PSLCLKA	PA9/A9/TO11/DDB09/PSLCLKA	PE10/D26/TO22/DDA10/PSLCLKA	
	PSLDATA0	PA10/A10/TO12/DDB10/PSLDATA0	PE11/D27/TO23/DDA11/PSLDATA0	
	PSLDATA1	PA11/A11/TO13/DDB11/PSLDATA1	PE12/D28/TO24/DDA12/PSLDATA1	
	PSLDATA2	PA12/A12/TO14/DDB12/PSLDATA2	PE13/D29/TO25/DDA13/PSLDATA2	
	PSLDATA3	PA13/A13/TO15/DDB13/PSLDATA3	PE14/D30/TO26/DDA14/PSLDATA3	
	PSLCLR	PA14/A14/TO16/DDB14/PSLCLR	PE15/D31/TO27/DDA15/PSLCLR	
CAN	CRX0	PF0/CRX0/DINA0/DACK0#	PJ0/CRX0/FRXA	*1
	CTX0	PF1/CTX0/DINA1/DACK1#	PJ1/CTX0/FTXA	*2
	CRX1	PF2/CRX1/TCLKA/DINA2	PJ2/CRX1/FRXB	*1
	CTX1	PF3/CTX1/DINA3	PJ3/CTX1/FTXB/RTS0#	*2
	CRX2	PG6/CRX2/TO46/SSL03/AD1TRG#	PJ4/CRX2/FTXENA/CTS0#	*1
	CTX2	PG7/CTX2/TO47/AD1END/IRQ4	PJ5/CTX2/FTXENB/SCK2	*2
	CRX3	PJ6/CRX3/TIF2A/DDC16/RXD2/TIA04	PF4/SDA/DINA4/CRX3	*1
	CTX3	PJ7/CTX3/TIF2B/DDC17/TXD2	PF5/SCL/CTX3	*2

Module	Signal Name	Pin Group A	Pin Group B	Notes
ATU-IIIS	TO20	PE8/D24/TO20/DDA08	PH0/DROD8/TO20/DDC00/TIF0A	*2
	TO21	PE9/D25/TO21/DDA09/PSLCLKB	PH1/DROD9/TO21/DDC01/TIF0B	
	TO22	PE10/D26/TO22/DDA10/PSLCLKA	PH2/DROD10/TO22/DDC02/TIF1A	
	TO23	PE11/D27/TO23/DDA11/PSLDATA0	PH3/DROD11/TO23/DDC03/TIF1B	
	TO24	PE12/D28/TO24/DDA12/PSLDATA1	PH4/DROD12/TO24/DDC04/TIA00	
	TO25	PE13/D29/TO25/DDA13/PSLDATA2	PH5/DROD13/TO25/DDC05/TIA01	
	TO26	PE14/D30/TO26/DDA14/PSLDATA3	PH6/DROD14/TO26/DDC06/TIA02	
	TO27	PE15/D31/TO27/DDA15/PSLCLR	PH7/DROD15/TO27/DDC07/TIA03	 `
	TO30	PC0/A23/TO30/DDA16/MOSI2/IRQ6	PH8/DROD0/TO30/DDC08/RTS2#	 `
	TO31	PC1/A24/TO31/DDA17/MISO2	PH9/DROD1/TO31/DDC09/CTS2#	
	TO32	PC2/A25/TO32/DDA18/RSPCK2/DREQ0	PH10/DROD2/TO32/DDC10	 `
	TO33	PC3/CS0#/TO33/DDA19/SSL20/IRQ0	PH11/DROD3/TO33/DDC11	
	TO34	PC4/TO34/DDA20/SSL21/IRQ1	PH12/DROD4/TO34/DDC12	
	TO35	PC5/WAIT#/TO35/DDA21	PH13/DROD5/TO35/DDC13	 `
	TO36	PC6/CLKOUT/TO36/DDA22	PH14/DROD6/TO36/DDC14/IRQ1	 `
	TO37	PC7/BS#/TO37/DDA23	PH15/DROD7/TO37/DDC15	
	TIF0A	PH0/DRO08/TO20/DDC00/TIF0A	PL4/TIA10/TIF0A/DDC26	*1
	TIF0B	PH1/DRO09/TO21/DDC01/TIF0B	PL5/TIA11/TIF0B/DDC27	 `
	TIF1A	PH2/DRO10/TO22/DDC02/TIF1A	PL6/TIA12/TIF1A/DDC28	
	TIF1B	PH3/DRO11/TO23/DDC03/TIF1B	PL7/TIA13/TIF1B/DDC29	

Notes: *1 If pin group A and pin group B have the same input function set, the setting for pin group A comes into effect so that input from Pin group A is accepted as input for the relevant input function.

^{*2} If pin group A and pin group B have the same output function set, the signal is output from both pins.

18.3 Register Descriptions

The I/O port registers are listed in table 18.16.

Table 18.16 Register Configuration

Register Name	Abbreviation	After Reset	P4 Address	Size	Page
Port A data register	PADR	H'0000	H'FFFF 5002	8, 16	18-13
Port A I/O register	PAIOR	H'0000	H'FFFF 5006	8, 16	18-28
Port A driving ability setting register	PADSR	H'0000	H'FFFF 509A	8, 16	18-19
Port A control register 4	PACR4	H'0000	H'FFFF 5010	8, 16, 32	18-31
Port A control register 3	PACR3	H'0000	H'FFFF 5012	8, 16, 32	18-32
Port A control register 2	PACR2	H'0000	H'FFFF 5014	8, 16, 32	18-33
Port A control register 1	PACR1	H'0000	H'FFFF 5016	8, 16, 32	18-34
Port A port register	PAPR	Pin state	H'FFFF 501E	8, 16	18-16
Port B data register	PBDR	H'0000	H'FFFF 5102	8, 16	18-13
Port B I/O register	PBIOR	H'0000	H'FFFF 5106	8, 16	18-28
Port B control register 2	PBCR2	H'0000	H'FFFF 5114	8, 16, 32	18-35
Port B control register 1	PBCR1	H'0000	H'FFFF 5116	8, 16, 32	18-37
Port B port register	PBPR	Pin state	H'FFFF 511E	8, 16	18-16
Port B driving ability setting register	PBDSR	H'0000	H'FFFF 519A	8, 16	18-19
Port C data register	PCDR	H'0000	H'FFFF 5202	8, 16	18-13
Port C I/O register	PCIOR	H'0000	H'FFFF 5206	8, 16	18-29
Port C control register 4	PCCR4	H'0000	H'FFFF 5210	8, 16, 32	18-38
Port C control register 3	PCCR3	H'0000	H'FFFF 5212	8, 16, 32	18-39
Port C control register 2	PCCR2	H'0000	H'FFFF 5214	8, 16, 32	18-40
Port C control register 1	PCCR1	H'0000	H'FFFF 5216	8, 16, 32	18-41
Port C port register	PCPR	Pin state	H'FFFF 521E	8, 16	18-16
Port C driving ability setting register	PCDSR	H'0000	H'FFFF 529A	8, 16	18-19
Port ABC input threshold value switching register	PALVR	H'0000	H'FFFF 5300	8, 16	18-22
Port DRI input channel switching register	PDRIR	H'0000	H'FFFF 5340	8	18-79
Port D data register	PDDR	H'0000	H'FFFF 5402	8, 16	18-13
Port D I/O register	PDIOR	H'0000	H'FFFF 5406	8, 16	18-29
Port D control register 4	PDCR4	H'0000	H'FFFF 5410	8, 16, 32	18-42
Port D control register 3	PDCR3	H'0000	H'FFFF 5412	8, 16, 32	18-43
Port D control register 2	PDCR2	H'0000	H'FFFF 5414	8, 16, 32	18-44
Port D control register 1	PDCR1	H'0000	H'FFFF 5416	8, 16, 32	18-45
Port D port register	PDPR	Pin state	H'FFFF 541E	8, 16	18-16
Port D driving ability setting register	PDDSR	H'0000	H'FFFF 549A	8, 16	18-19
Port E data register	PEDR	H'0000	H'FFFF 5502	8, 16	18-13
Port E I/O register	PEIOR	H'0000	H'FFFF 5506	8, 16	18-29
Port E control register 4	PECR4	H'0000	H'FFFF 5510	8, 16, 32	18-46
Port E control register 3	PECR3	H'0000	H'FFFF 5512	8, 16, 32	18-48



Port E control register 2 PECR2 H'0000 H'FFFF 5514 8, 16, 32 18-49 Port E control register PECR1 H'0000 H'FFFF 5516 8, 16, 32 18-50 Port E port register PEPR Pin state H'FFFF 5516 8, 16, 32 18-50 Port E port register PEPR Pin state H'FFFF 5516 8, 16 18-19 Port E driving ability setting register PEDR H'0000 H'FFFF 559A 8, 16 18-19 Port F I data register PFDR H'0000 H'FFFF 5506 8, 16 18-19 Port F I data register PFDR H'0000 H'FFFF 5606 8, 16 18-29 Port F Control register PFDR H'0000 H'FFFF 5616 8, 16, 32 18-52 Port F port register PFDR H'0000 H'FFFF 5616 8, 16, 32 18-52 Port F port register PFDR H'0000 H'FFFF 5616 8, 16, 32 18-52 Port F port register PFDR H'0000 H'FFFF 5616 8, 16 18-19 Port DEF input threshold value switching PDLVR H'0000 H'FFFF 5616 8, 16 18-19 Port G data register PFDR H'0000 H'FFFF 5616 8, 16 18-19 Port G diat register PGDR H'0000 H'FFFF 5806 8, 16 18-24 Port G value register PGDR H'0000 H'FFFF 5806 8, 16 18-29 Port G control register PGDR H'0000 H'FFFF 5806 8, 16 18-29 Port G control register PGDR H'0000 H'FFFF 5816 8, 16, 32 18-53 Port G control register PGDR H'0000 H'FFFF 5816 8, 16, 32 18-53 Port G ontrol register PGDR H'0000 H'FFFF 5816 8, 16, 32 18-54 Port G driving ability setting register PGDR H'0000 H'FFFF 5816 8, 16, 32 18-55 Port G ontrol register PHDR H'0000 H'FFFF 5902 8, 16 18-14 Port H data register PHDR H'0000 H'FFFF 5906 8, 16 18-19 Port H control register PHDR H'0000 H'FFFF 5910 8, 16, 32 18-56 Port H control register PHDR H'0000 H'FFFF 5910 8, 16, 32 18-56 Port H control register PHDR H'0000 H'FFFF 5910 8, 16, 32 18-56 Port H control register PHDR H'0000 H'FFFF 5910 8, 16 18-14 Port J JOr register PJDR H'0000 H'FFFF 5910 8, 16 18-14 Port J Jorntol registe	Register Name	Abbreviation	After Reset	P4 Address	Size	Page
Port Eport register PEPR Pin state HFFFF 551E 8, 16 18-16	Port E control register 2	PECR2	H'0000	H'FFFF 5514	8, 16, 32	18-49
Port E driving ability setting register	Port E control register 1	PECR1	H'0000	H'FFFF 5516	8, 16, 32	18-50
Port F data register	Port E port register	PEPR	Pin state	H'FFFF 551E	8, 16	18-16
Port F I/O register	Port E driving ability setting register	PEDSR	H'0000	H'FFFF 559A	8, 16	18-19
Port F control register 2	Port F data register	PFDR	H'0000	H'FFFF 5602	8, 16	18-13
Port F control register 1	Port F I/O register	PFIOR	H'0000	H'FFFF 5606	8, 16	18-29
Port F port register	Port F control register 2	PFCR2	H'0000	H'FFFF 5614	8, 16, 32	18-51
Port F driving ability setting register PFDSR H'0000 H'FFFF 569A 8, 16 18-19 Port DEF input threshold value switching register PDLVR H'0000 H'FFFF 5700 8, 16 18-24 Port G data register PGDR H'0000 H'FFFF 5802 8, 16 18-14 Port G control register PGIOR H'0000 H'FFFF 5806 8, 16 18-29 Port G control register PGCR2 H'0000 H'FFFF 5816 8, 16, 32 18-53 Port G control register PGCR2 H'0000 H'FFFF 5816 8, 16, 32 18-53 Port G control register PGCR1 H'0000 H'FFFF 5816 8, 16, 32 18-54 Port G port register PGPR Pin state H'FFFF 5816 8, 16 18-19 Port G port register PGPR Pin state H'FFFF 5816 8, 16 18-19 Port H data register PGDR H'n state H'FFFF 5816 8, 16 18-29 Port H do control register 4 PHCR4 H'0000 H'FFFF 5910 8, 16 18-29	Port F control register 1	PFCR1	H'0000	H'FFFF 5616	8, 16, 32	18-52
Port DEF input threshold value switching PDLVR H0000 HFFFF 5700 8, 16 18-24 register Port G data register PGDR H0000 HFFFF 5802 8, 16 18-14 18-29 18-07 G I/O register PGDR H0000 HFFFF 5806 8, 16 18-29 18-53 18-54 18-07 G I/O register PGCR2 H0000 HFFFF 5814 8, 16, 32 18-53 18-54 18-07 G control register PGCR1 H0000 HFFFF 5816 8, 16, 32 18-54 18-07 G control register PGCR1 H0000 HFFFF 5816 8, 16, 32 18-54 18-07 G driving ability setting register PGDSR H0000 HFFFF 5816 8, 16 18-16 18	Port F port register	PFPR	Pin state	H'FFFF 561E	8, 16	18-16
register PGDR H'0000 H'FFFF 5802 8, 16 18-14 Port G I/O register PGIOR H'0000 H'FFFF 5806 8, 16 18-29 Port G control register 2 PGCR2 H'0000 H'FFFF 5814 8, 16, 32 18-53 Port G control register 1 PGCR1 H'0000 H'FFFF 5816 8, 16, 32 18-54 Port G port register PGPR Pin state H'FFFF 5816 8, 16 18-16 Port G driving ability setting register PGDSR H'0000 H'FFFF 5816 8, 16 18-19 Port H data register PHDR H'0000 H'FFFF 5894 8, 16 18-19 Port H data register PHDR H'0000 H'FFFF 5906 8, 16 18-19 Port H dontrol register PHCR4 H'0000 H'FFFF 5906 8, 16 18-29 Port H control register 4 PHCR3 H'0000 H'FFFF 5910 8, 16, 32 18-56 Port H control register 3 PHCR2 H'0000 H'FFFF 5912 8, 16, 32 18-57 Port H con	Port F driving ability setting register	PFDSR	H'0000	H'FFFF 569A	8, 16	18-19
Port G I/O register PGIOR H'0000 H'FFFF 5806 8, 16 18-29 Port G control register 2 PGCR2 H'0000 H'FFFF 5814 8, 16, 32 18-53 Port G control register 1 PGCR1 H'0000 H'FFFF 5816 8, 16, 32 18-54 Port G port register PGPR Pin state H'FFFF 581E 8, 16 18-16 Port G driving ability setting register PGDSR H'0000 H'FFFF 581E 8, 16 18-19 Port H data register PHDR H'0000 H'FFFF 5902 8, 16 18-19 Port H doutrol register PHDR H'0000 H'FFFF 5902 8, 16 18-29 Port H control register 4 PHCR4 H'0000 H'FFFF 5910 8, 16, 32 18-55 Port H control register 3 PHCR3 H'0000 H'FFFF 5914 8, 16, 32 18-57 Port H control register 2 PHCR2 H'0000 H'FFFF 5914 8, 16, 32 18-57 Port H control register 7 PHCR1 H'0000 H'FFFF 5916 8, 16, 32 18-57		PDLVR	H'0000	H'FFFF 5700	8, 16	18-24
Port G control register 2 PGCR2 H'0000 H'FFFF 5814 8, 16, 32 18-53 Port G control register 1 PGCR1 H'0000 H'FFFF 5816 8, 16, 32 18-54 Port G port register PGPR Pin state H'FFFF 581E 8, 16 18-16 Port G driving ability setting register PGDSR H'0000 H'FFFF 589A 8, 16 18-19 Port H data register PHDR H'0000 H'FFFF 5902 8, 16 18-19 Port H data register PHDR H'0000 H'FFFF 5902 8, 16 18-19 Port H control register PHOR H'0000 H'FFFF 5906 8, 16 18-29 Port H control register 4 PHCR4 H'0000 H'FFFF 5910 8, 16, 32 18-55 Port H control register 3 PHCR2 H'0000 H'FFFF 5912 8, 16, 32 18-56 Port H control register 1 PHCR1 H'0000 H'FFFF 5912 8, 16, 32 18-57 Port H control register 2 PHCR1 H'0000 H'FFFF 5916 8, 16, 32 18-52	Port G data register	PGDR	H'0000	H'FFFF 5802	8, 16	18-14
Port G control register 1 PGCR1 H'0000 H'FFFF 5816 8, 16, 32 18-54 Port G port register PGPR Pin state H'FFFF 581E 8, 16 18-16 Port G driving ability setting register PGDSR H'0000 H'FFFF 589A 8, 16 18-19 Port H data register PHDR H'0000 H'FFFF 589A 8, 16 18-14 Port H l/O register PHIOR H'0000 H'FFFF 590E 8, 16 18-14 Port H control register 4 PHCR4 H'0000 H'FFFF 5910 8, 16, 32 18-55 Port H control register 3 PHCR3 H'0000 H'FFFF 5912 8, 16, 32 18-56 Port H control register 2 PHCR2 H'0000 H'FFFF 5912 8, 16, 32 18-57 Port H control register 1 PHCR1 H'0000 H'FFFF 5918 8, 16, 32 18-58 Port H port register 1 PHCR1 H'0000 H'FFFF 591E 8, 16, 32 18-58 Port H port register PHDSR H'0000 H'FFFF 591E 8, 16 18-17 Port H driving ability setting register PHDSR H'0000 H'FFFF 590A 8, 16 18-20 Port J data register PJDR H'0000 H'FFFF 5A0E 8, 16 18-29 Port J control register 4 PJCR4 H'0000 H'FFFF 5A0E 8, 16, 32 18-60 Port J control register 9 PJCR3 H'0000 H'FFFF 5A1E 8, 16, 32 18-60 Port J control register 9 PJCR4 H'0000 H'FFFF 5A1E 8, 16, 32 18-60 Port J control register 9 PJCR3 H'0000 H'FFFF 5A1E 8, 16, 32 18-61 Port J control register 9 PJCR3 H'0000 H'FFFF 5A1E 8, 16, 32 18-62 Port J control register 9 PJCR3 H'0000 H'FFFF 5A1E 8, 16, 32 18-62 Port J control register 9 PJCR3 H'0000 H'FFFF 5A1E 8, 16, 32 18-62 Port J control register PJCR4 H'0000 H'FFFF 5A1E 8, 16, 32 18-62 Port J control register PJCR4 H'0000 H'FFFF 5A1E 8, 16, 32 18-63 Port J port register PJCR4 H'0000 H'FFFF 5A1E 8, 16 18-17 Port J driving ability setting register PJDSR H'0000 H'FFFF 5A1E 8, 16 18-20 Port GHJ input threshold value switching PGLVR H'0000 H'FFFF 5C02 8, 16 18-14 Port K data register PKCR H'0000 H'FFFF 5C02 8, 16 18-26 Port K data register PKCR H'0000 H'FFFF 5C12 8, 16, 32 18-65 Port K control register 2 PKCR2 H'0000 H'FFFF 5C14 8, 16, 32 18-66 Port K control register 3 PKCR3 H'0000 H'FFFF 5C14 8, 16, 32 18-66	Port G I/O register	PGIOR	H'0000	H'FFFF 5806	8, 16	18-29
Port G port register PGPR Pin state HFFFF 581E 8, 16 18-16 Port G driving ability setting register PGDSR H'0000 H'FFFF 589A 8, 16 18-19 Port H data register PHDR H'0000 H'FFFF 5902 8, 16 18-14 Port H control register PHIOR H'0000 H'FFFF 5906 8, 16 18-29 Port H control register 4 PHCR4 H'0000 H'FFFF 5910 8, 16, 32 18-55 Port H control register 3 PHCR3 H'0000 H'FFFF 5912 8, 16, 32 18-56 Port H control register 2 PHCR2 H'0000 H'FFFF 5912 8, 16, 32 18-56 Port H control register 3 PHCR1 H'0000 H'FFFF 5914 8, 16, 32 18-56 Port H control register 4 PHCR1 H'0000 H'FFFF 5916 8, 16, 32 18-57 Port H control register 7 PHDR Pin state H'FFFF 5916 8, 16, 32 18-58 Port H control register 8 PHDR H'0000 H'FFFF 5916 8, 16 18-17	Port G control register 2	PGCR2	H'0000	H'FFFF 5814	8, 16, 32	18-53
Port G driving ability setting register PGDSR H'0000 H'FFFF 589A 8, 16 18-19 Port H data register PHDR H'0000 H'FFFF 5902 8, 16 18-14 Port H data register PHDR H'0000 H'FFFF 5906 8, 16 18-29 Port H control register 4 PHCR4 H'0000 H'FFFF 5910 8, 16, 32 18-55 Port H control register 3 PHCR3 H'0000 H'FFFF 5912 8, 16, 32 18-56 Port H control register 2 PHCR2 H'0000 H'FFFF 5914 8, 16, 32 18-57 Port H control register 1 PHCR1 H'0000 H'FFFF 5916 8, 16, 32 18-57 Port H port register PHPR Pin state H'FFFF 5916 8, 16, 32 18-58 Port J data register PHDSR H'0000 H'FFFF 5918 8, 16 18-17 Port J data register PJDR H'0000 H'FFFF 5920 8, 16 18-20 Port J J/O register PJICR H'0000 H'FFFF 5A06 8, 16, 32 18-60	Port G control register 1	PGCR1	H'0000	H'FFFF 5816	8, 16, 32	18-54
Port H data register PHDR H'0000 H'FFFF 5902 8, 16 18-14 Port H I/O register PHIOR H'0000 H'FFFF 5906 8, 16 18-29 Port H control register 4 PHCR4 H'0000 H'FFFF 5910 8, 16, 32 18-55 Port H control register 3 PHCR3 H'0000 H'FFFF 5912 8, 16, 32 18-56 Port H control register 2 PHCR2 H'0000 H'FFFF 5914 8, 16, 32 18-57 Port H control register 1 PHCR1 H'0000 H'FFFF 5916 8, 16, 32 18-58 Port H port register 2 PHPR Pin state H'FFFF 5916 8, 16, 32 18-58 Port H port register 3 PJDR H'0000 H'FFFF 5916 8, 16 18-17 Port J data register 4 PJDR H'0000 H'FFFF 5402 8, 16 18-20 Port J Control register 4 PJCR4 H'0000 H'FFFF 5A16 8, 16, 32 18-60 Port J Control register 3 PJCR2 H'0000 H'FFFF 5A12 8, 16, 32 18-61	Port G port register	PGPR	Pin state	H'FFFF 581E	8, 16	18-16
Port H I/O register PHIOR H'0000 H'FFFF 5906 8, 16 18-29 Port H control register 4 PHCR4 H'0000 H'FFFF 5910 8, 16, 32 18-55 Port H control register 3 PHCR3 H'0000 H'FFFF 5912 8, 16, 32 18-56 Port H control register 2 PHCR2 H'0000 H'FFFF 5914 8, 16, 32 18-57 Port H control register 1 PHCR1 H'0000 H'FFFF 5916 8, 16, 32 18-58 Port H port register 2 PHPR Pin state H'FFFF 5916 8, 16, 32 18-58 Port H port register 3 PHDR Pin state H'FFFF 5916 8, 16 18-17 Port J data register 4 PHDR H'0000 H'FFFF 5904 8, 16 18-20 Port J Control register 4 PJCR4 H'0000 H'FFFF 5A16 8, 16, 32 18-60 Port J Control register 3 PJCR3 H'0000 H'FFFF 5A12 8, 16, 32 18-61 Port J Control register 1 PJCR1 H'0000 H'FFFF 5A16 8, 16, 32 18-62	Port G driving ability setting register	PGDSR	H'0000	H'FFFF 589A	8, 16	18-19
Port H control register 4 PHCR4 H'0000 H'FFFF 5910 8, 16, 32 18-55 Port H control register 3 PHCR3 H'0000 H'FFFF 5912 8, 16, 32 18-56 Port H control register 2 PHCR2 H'0000 H'FFFF 5914 8, 16, 32 18-57 Port H control register 1 PHCR1 H'0000 H'FFFF 5916 8, 16, 32 18-58 Port H port register 1 PHCR1 H'0000 H'FFFF 5916 8, 16, 32 18-58 Port H port register 2 PHDR Pin state H'FFFF 5916 8, 16, 32 18-58 Port J driving ability setting register PHDSR H'0000 H'FFFF 5918 8, 16 18-17 Port J data register PJDR H'0000 H'FFFF 5A02 8, 16 18-20 Port J //O register PJIOR H'0000 H'FFFF 5A06 8, 16 18-29 Port J control register 3 PJCR3 H'0000 H'FFFF 5A12 8, 16, 32 18-61 Port J control register 1 PJCR1 H'0000 H'FFFF 5A14 8, 16, 32 18-62 Port J port register	Port H data register	PHDR	H'0000	H'FFFF 5902	8, 16	18-14
Port H control register 3 PHCR3 H'0000 H'FFFF 5912 8, 16, 32 18-56 Port H control register 2 PHCR2 H'0000 H'FFFF 5914 8, 16, 32 18-57 Port H control register 1 PHCR1 H'0000 H'FFFF 5916 8, 16, 32 18-58 Port H port register 1 PHCR1 H'0000 H'FFFF 5916 8, 16, 32 18-58 Port H port register 2 PHPR Pin state H'FFFF 5916 8, 16, 32 18-58 Port H port register 3 PHDSR H'0000 H'FFFF 5916 8, 16, 32 18-60 Port J Control register 4 PJCR4 H'0000 H'FFFF 5A06 8, 16 18-29 Port J control register 3 PJCR3 H'0000 H'FFFF 5A12 8, 16, 32 18-60 Port J control register 2 PJCR2 H'0000 H'FFFF 5A12 8, 16, 32 18-61 Port J port register 1 PJCR1 H'0000 H'FFFF 5A16 8, 16, 32 18-63 Port GHJ pinput threshold value switching register PJDSR H'0000 H'FFFF 5A9A 8, 16	Port H I/O register	PHIOR	H'0000	H'FFFF 5906	8, 16	18-29
Port H control register 2 PHCR2 H'0000 H'FFFF 5914 8, 16, 32 18-57 Port H control register 1 PHCR1 H'0000 H'FFFF 5916 8, 16, 32 18-58 Port H port register 7 PHPR Pin state 7 H'FFFF 591E 8, 16 18-17 Port H driving ability setting register 8 PHDSR 7 H'0000 H'FFFF 599A 8, 16 18-20 Port J data register 9 PJDR 7 H'0000 H'FFFF 5A02 8, 16 18-20 Port J // Oregister 9 PJIOR 7 H'0000 H'FFFF 5A06 8, 16 18-29 Port J control register 4 PJCR4 H'0000 H'FFFF 5A10 8, 16, 32 18-60 Port J control register 3 PJCR3 H'0000 H'FFFF 5A12 8, 16, 32 18-61 Port J control register 2 PJCR2 H'0000 H'FFFF 5A14 8, 16, 32 18-62 Port J port register 1 PJCR1 H'0000 H'FFFF 5A16 8, 16, 32 18-63 Port J port register 2 PJDR Pin state H'FFFF 5A16 8, 16 18-17<	Port H control register 4	PHCR4	H'0000	H'FFFF 5910	8, 16, 32	18-55
Port H control register 1 PHCR1 H'0000 H'FFFF 5916 8, 16, 32 18-58 Port H port register PHPR Pin state H'FFFF 591E 8, 16 18-17 Port H driving ability setting register PHDSR H'0000 H'FFFF 599A 8, 16 18-20 Port J data register PJDR H'0000 H'FFFF 5A02 8, 16 18-14 Port J //O register PJIOR H'0000 H'FFFF 5A06 8, 16 18-29 Port J control register 4 PJCR4 H'0000 H'FFFF 5A10 8, 16, 32 18-60 Port J control register 3 PJCR3 H'0000 H'FFFF 5A12 8, 16, 32 18-61 Port J control register 2 PJCR2 H'0000 H'FFFF 5A14 8, 16, 32 18-62 Port J port register 1 PJCR1 H'0000 H'FFFF 5A16 8, 16, 32 18-63 Port J port register PJPR Pin state H'FFFF 5A16 8, 16 18-17 Port J driving ability setting register PJDSR H'0000 H'FFFF 5A9A 8, 16 18-20	Port H control register 3	PHCR3	H'0000	H'FFFF 5912	8, 16, 32	18-56
Port H port register PHPR Pin state H'FFFF 591E 8, 16 18-17 Port H driving ability setting register PHDSR H'0000 H'FFFF 599A 8, 16 18-20 Port J data register PJDR H'0000 H'FFFF 5A02 8, 16 18-14 Port J // O register PJOR H'0000 H'FFFF 5A06 8, 16 18-29 Port J control register 4 PJCR4 H'0000 H'FFFF 5A10 8, 16, 32 18-60 Port J control register 3 PJCR3 H'0000 H'FFFF 5A12 8, 16, 32 18-61 Port J control register 2 PJCR2 H'0000 H'FFFF 5A14 8, 16, 32 18-62 Port J control register 1 PJCR1 H'0000 H'FFFF 5A16 8, 16, 32 18-63 Port J port register PJPR Pin state H'FFFF 5A1E 8, 16 18-17 Port J driving ability setting register PJDSR H'0000 H'FFFF 5A9A 8, 16 18-20 Port K data register PKDR H'0000 H'FFFF 5C02 8, 16 18-26	Port H control register 2	PHCR2	H'0000	H'FFFF 5914	8, 16, 32	18-57
Port H driving ability setting register PHDSR H'0000 H'FFFF 599A 8, 16 18-20 Port J data register PJDR H'0000 H'FFFF 5A02 8, 16 18-14 Port J //O register PJIOR H'0000 H'FFFF 5A06 8, 16 18-29 Port J control register 4 PJCR4 H'0000 H'FFFF 5A10 8, 16, 32 18-60 Port J control register 3 PJCR3 H'0000 H'FFFF 5A12 8, 16, 32 18-61 Port J control register 2 PJCR2 H'0000 H'FFFF 5A14 8, 16, 32 18-62 Port J control register 1 PJCR1 H'0000 H'FFFF 5A16 8, 16, 32 18-63 Port J port register PJPR Pin state H'FFFF 5A16 8, 16 18-17 Port J driving ability setting register PJDSR H'0000 H'FFFF 5A9A 8, 16 18-20 Port GHJ input threshold value switching register PGLVR H'0000 H'FFFF 5B00 8, 16 18-26 Port K data register PKDR H'0000 H'FFFF 5C02 8, 16	Port H control register 1	PHCR1	H'0000	H'FFFF 5916	8, 16, 32	18-58
Port J data register PJDR H'0000 H'FFFF 5A02 8, 16 18-14 Port J I/O register PJIOR H'0000 H'FFFF 5A06 8, 16 18-29 Port J control register 4 PJCR4 H'0000 H'FFFF 5A10 8, 16, 32 18-60 Port J control register 3 PJCR3 H'0000 H'FFFF 5A12 8, 16, 32 18-61 Port J control register 2 PJCR2 H'0000 H'FFFF 5A14 8, 16, 32 18-62 Port J control register 1 PJCR1 H'0000 H'FFFF 5A16 8, 16, 32 18-63 Port J port register PJPR Pin state H'FFFF 5A16 8, 16, 32 18-63 Port J driving ability setting register PJDSR H'0000 H'FFFF 5A16 8, 16 18-17 Port GHJ input threshold value switching register PGLVR H'0000 H'FFFF 5B00 8, 16 18-26 Port K data register PKDR H'0000 H'FFFF 5C02 8, 16 18-14 Port K control register 4 PKCR4 H'0000 H'FFFF 5C10 8, 16, 32	Port H port register	PHPR	Pin state	H'FFFF 591E	8, 16	18-17
Port J I/O register PJIOR H'0000 H'FFFF 5A06 8, 16 18-29 Port J control register 4 PJCR4 H'0000 H'FFFF 5A10 8, 16, 32 18-60 Port J control register 3 PJCR3 H'0000 H'FFFF 5A12 8, 16, 32 18-61 Port J control register 2 PJCR2 H'0000 H'FFFF 5A14 8, 16, 32 18-62 Port J control register 1 PJCR1 H'0000 H'FFFF 5A16 8, 16, 32 18-63 Port J port register PJPR Pin state H'FFFF 5A1E 8, 16 18-17 Port J driving ability setting register PJDSR H'0000 H'FFFF 5A9A 8, 16 18-20 Port GHJ input threshold value switching register PGLVR H'0000 H'FFFF 5B00 8, 16 18-26 Port K data register PKDR H'0000 H'FFFF 5C02 8, 16 18-14 Port K control register 4 PKCR4 H'0000 H'FFFF 5C10 8, 16, 32 18-65 Port K control register 3 PKCR3 H'0000 H'FFFF 5C14 8, 16, 32	Port H driving ability setting register	PHDSR	H'0000	H'FFFF 599A	8, 16	18-20
Port J control register 4 PJCR4 H'0000 H'FFFF 5A10 8, 16, 32 18-60 Port J control register 3 PJCR3 H'0000 H'FFFF 5A12 8, 16, 32 18-61 Port J control register 2 PJCR2 H'0000 H'FFFF 5A14 8, 16, 32 18-62 Port J control register 1 PJCR1 H'0000 H'FFFF 5A16 8, 16, 32 18-63 Port J port register 1 PJPR Pin state 1 H'FFFF 5A1E 8, 16 18-17 Port J driving ability setting register 2 PJDSR 2 H'0000 H'FFFF 5A9A 8, 16 18-20 Port GHJ input threshold value switching register 4 PGLVR 2 H'0000 H'FFFF 5C02 8, 16 18-26 Port K data register 4 PKDR 2 H'0000 H'FFFF 5C02 8, 16 18-14 Port K control register 4 PKCR4 H'0000 H'FFFF 5C12 8, 16, 32 18-65 Port K control register 2 PKCR2 H'0000 H'FFFF 5C14 8, 16, 32 18-66	Port J data register	PJDR	H'0000	H'FFFF 5A02	8, 16	18-14
Port J control register 3 PJCR3 H'0000 H'FFFF 5A12 8, 16, 32 18-61 Port J control register 2 PJCR2 H'0000 H'FFFF 5A14 8, 16, 32 18-62 Port J control register 1 PJCR1 H'0000 H'FFFF 5A16 8, 16, 32 18-63 Port J port register PJPR Pin state H'FFFF 5A1E 8, 16 18-17 Port J driving ability setting register PJDSR H'0000 H'FFFF 5A9A 8, 16 18-20 Port GHJ input threshold value switching register PGLVR H'0000 H'FFFF 5B00 8, 16 18-26 Port K data register PKDR H'0000 H'FFFF 5C02 8, 16 18-14 Port K l/O register PKIOR H'0000 H'FFFF 5C06 8, 16 18-29 Port K control register 4 PKCR4 H'0000 H'FFFF 5C10 8, 16, 32 18-65 Port K control register 3 PKCR3 H'0000 H'FFFF 5C14 8, 16, 32 18-66 Port K control register 2 PKCR2 H'0000 H'FFFF 5C14 8, 16, 32	Port J I/O register	PJIOR	H'0000	H'FFFF 5A06	8, 16	18-29
Port J control register 2 PJCR2 H'0000 H'FFFF 5A14 8, 16, 32 18-62 Port J control register 1 PJCR1 H'0000 H'FFFF 5A16 8, 16, 32 18-63 Port J port register PJPR Pin state H'FFFF 5A1E 8, 16 18-17 Port J driving ability setting register PJDSR H'0000 H'FFFF 5A9A 8, 16 18-20 Port GHJ input threshold value switching register PGLVR H'0000 H'FFFF 5B00 8, 16 18-26 register PKDR H'0000 H'FFFF 5C02 8, 16 18-14 Port K l/O register PKIOR H'0000 H'FFFF 5C06 8, 16 18-29 Port K control register 4 PKCR4 H'0000 H'FFFF 5C10 8, 16, 32 18-65 Port K control register 3 PKCR3 H'0000 H'FFFF 5C12 8, 16, 32 18-66 Port K control register 2 PKCR2 H'0000 H'FFFF 5C14 8, 16, 32 18-67	Port J control register 4	PJCR4	H'0000	H'FFFF 5A10	8, 16, 32	18-60
Port J control register 1 PJCR1 H'0000 H'FFFF 5A16 8, 16, 32 18-63 Port J port register PJPR Pin state H'FFFF 5A1E 8, 16 18-17 Port J driving ability setting register PJDSR H'0000 H'FFFF 5A9A 8, 16 18-20 Port GHJ input threshold value switching register PGLVR H'0000 H'FFFF 5B00 8, 16 18-26 Port K data register PKDR H'0000 H'FFFF 5C02 8, 16 18-14 Port K l/O register PKIOR H'0000 H'FFFF 5C06 8, 16 18-29 Port K control register 4 PKCR4 H'0000 H'FFFF 5C10 8, 16, 32 18-65 Port K control register 3 PKCR3 H'0000 H'FFFF 5C14 8, 16, 32 18-66 Port K control register 2 PKCR2 H'0000 H'FFFF 5C14 8, 16, 32 18-67	Port J control register 3	PJCR3	H'0000	H'FFFF 5A12	8, 16, 32	18-61
Port J port register PJPR Pin state H'FFFF 5A1E 8, 16 18-17 Port J driving ability setting register PJDSR H'0000 H'FFFF 5A9A 8, 16 18-20 Port GHJ input threshold value switching register PGLVR H'0000 H'FFFF 5B00 8, 16 18-26 Port K data register PKDR H'0000 H'FFFF 5C02 8, 16 18-14 Port K I/O register PKIOR H'0000 H'FFFF 5C06 8, 16 18-29 Port K control register 4 PKCR4 H'0000 H'FFFF 5C10 8, 16, 32 18-65 Port K control register 3 PKCR3 H'0000 H'FFFF 5C12 8, 16, 32 18-66 Port K control register 2 PKCR2 H'0000 H'FFFF 5C14 8, 16, 32 18-67	Port J control register 2	PJCR2	H'0000	H'FFFF 5A14	8, 16, 32	18-62
Port J driving ability setting register PJDSR H'0000 H'FFFF 5A9A 8, 16 18-20 Port GHJ input threshold value switching register PGLVR H'0000 H'FFFF 5B00 8, 16 18-26 Port K data register PKDR H'0000 H'FFFF 5C02 8, 16 18-14 Port K I/O register PKIOR H'0000 H'FFFF 5C06 8, 16 18-29 Port K control register 4 PKCR4 H'0000 H'FFFF 5C10 8, 16, 32 18-65 Port K control register 3 PKCR3 H'0000 H'FFFF 5C12 8, 16, 32 18-66 Port K control register 2 PKCR2 H'0000 H'FFFF 5C14 8, 16, 32 18-67	Port J control register 1	PJCR1	H'0000	H'FFFF 5A16	8, 16, 32	18-63
Port GHJ input threshold value switching register PGLVR H'0000 H'FFFF 5B00 8, 16 18-26 Port K data register PKDR H'0000 H'FFFF 5C02 8, 16 18-14 Port K I/O register PKIOR H'0000 H'FFFF 5C06 8, 16 18-29 Port K control register 4 PKCR4 H'0000 H'FFFF 5C10 8, 16, 32 18-65 Port K control register 3 PKCR3 H'0000 H'FFFF 5C12 8, 16, 32 18-66 Port K control register 2 PKCR2 H'0000 H'FFFF 5C14 8, 16, 32 18-67	Port J port register	PJPR	Pin state	H'FFFF 5A1E	8, 16	18-17
register Port K data register PKDR H'0000 H'FFFF 5C02 8, 16 18-14 Port K I/O register PKIOR H'0000 H'FFFF 5C06 8, 16 18-29 Port K control register 4 PKCR4 H'0000 H'FFFF 5C10 8, 16, 32 18-65 Port K control register 3 PKCR3 H'0000 H'FFFF 5C12 8, 16, 32 18-66 Port K control register 2 PKCR2 H'0000 H'FFFF 5C14 8, 16, 32 18-67	Port J driving ability setting register	PJDSR	H'0000	H'FFFF 5A9A	8, 16	18-20
Port K I/O register PKIOR H'0000 H'FFFF 5C06 8, 16 18-29 Port K control register 4 PKCR4 H'0000 H'FFFF 5C10 8, 16, 32 18-65 Port K control register 3 PKCR3 H'0000 H'FFFF 5C12 8, 16, 32 18-66 Port K control register 2 PKCR2 H'0000 H'FFFF 5C14 8, 16, 32 18-67		PGLVR	H'0000	H'FFFF 5B00	8, 16	18-26
Port K control register 4 PKCR4 H'0000 H'FFFF 5C10 8, 16, 32 18-65 Port K control register 3 PKCR3 H'0000 H'FFFF 5C12 8, 16, 32 18-66 Port K control register 2 PKCR2 H'0000 H'FFFF 5C14 8, 16, 32 18-67	Port K data register	PKDR	H'0000	H'FFFF 5C02	8, 16	18-14
Port K control register 3 PKCR3 H'0000 H'FFFF 5C12 8, 16, 32 18-66 Port K control register 2 PKCR2 H'0000 H'FFFF 5C14 8, 16, 32 18-67	Port K I/O register	PKIOR	H'0000	H'FFFF 5C06	8, 16	18-29
Port K control register 2 PKCR2 H'0000 H'FFFF 5C14 8, 16, 32 18-67	Port K control register 4	PKCR4	H'0000	H'FFFF 5C10	8, 16, 32	18-65
	Port K control register 3	PKCR3	H'0000	H'FFFF 5C12	8, 16, 32	18-66
Port K control register 1 PKCR1 H'0000 H'FFFF 5C16 8, 16, 32 18-68	Port K control register 2	PKCR2	H'0000	H'FFFF 5C14	8, 16, 32	18-67
	Port K control register 1	PKCR1	H'0000	H'FFFF 5C16	8, 16, 32	18-68



Register Name	Abbreviation	After Reset	P4 Address	Size	Page
Port K port register	PKPR	Pin state	H'FFFF 5C1E	8, 16	18-17
Port K driving ability setting register	PKDSR	H'0000	H'FFFF 5C9A	8, 16	18-20
Port L data register	PLDR	H'0000	H'FFFF 5D02	8, 16	18-14
Port L I/O register	PLIOR	H'0000	H'FFFF 5D06	8, 16	18-30
Port L control register 3	PLCR3	H'0000	H'FFFF 5D12	8, 16	18-70
Port L control register 2	PLCR2	H'0000	H'FFFF 5D14	8, 16, 32	18-71
Port L control register 1	PLCR1	H'0000	H'FFFF 5D16	8, 16, 32	18-72
Port L port register	PLPR	Pin state	H'FFFF 5D1E	8, 16	18-17
Port L driving ability setting register	PLDSR	H'0000	H'FFFF 5D9A	8, 16	18-20
Port KL input threshold value switching register	PKLVR	H'0009	H'FFFF 5E00	8, 16	18-27
Port M control register 4	PMCR4	H'1111	H'FFFF 5E10	8, 16, 32	18-73
Port M control register 3	PMCR3	H'1111	H'FFFF 5E12	8, 16, 32	18-74
Port M control register 2	PMCR2	H'1111	H'FFFF 5E14	8, 16, 32	18-75
Port M control register 1	PMCR1	H'1111	H'FFFF 5E16	8, 16, 32	18-76
Port M port register	PMPR	H'0000	H'FFFF 5E1E	8, 16	18-17
Port N control register 2	PNCR2	H'1111	H'FFFF 5F14	8, 16, 32	18-77
Port N control register 1	PNCR1	H'1111	H'FFFF 5F16	8, 16, 32	18-78
Port N port register	PNPR	H'0000	H'FFFF 5F1E	8, 16	18-17

Note: • The P4 address applies when the P4 area of the virtual address space is used. When the upper three bits of the 32-bit P4 area address are cleared to "0", the result is an area 7 address. This address is used when accessing area 7 of the physical address space using the TLB.


18.3.1 Port A to H and J to L Data Registers (PADR to PHDR and PJDR to PLDR)

The PADR to PHDR and PJDR to PLDR registers store input and output data corresponding to each port.

When a pin functions as a general output, the value written to the corresponding register is output on the pin. The register value can be read directly regardless of the pin state by reading the register.

When a pin functions as a general input, reading the corresponding register returns the pin state directly rather than the register value. Also, a value can be written to the corresponding register but does not affect the pin state.

Table 18.17 lists the read and write operations.



RENESAS

Port G Data Regis	Port G Data Register (PGDR) <p4 5802="" address:="" h'ffff="" location=""></p4>															
Bit:	15	14	13	12	11 —	10	9	8	7 PG7 DR	6 PG6 DR	5 PG5 DR	4 PG4 DR	3 PG3 DR	2 PG2 DR	1 PG1 DR	0 PG0 DR
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Port H Data Regis					<	:P4 add	lress: lo	ocation	H'FFFF	5902>						
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PH15 DR	PH14 DR	PH13 DR	PH12 DR	PH11 DR	PH10 DR	PH9 DR	PH8 DR	PH7 DR	PH6 DR	PH5 DR	PH4 DR	PH3 DR	PH2 DR	PH1 DR	PH0 DR
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Port J Data Regist						<	P4 add	ress: lo	cation	H'FFFF	5A02>					
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PJ15 DR	PJ14 DR	PJ13 DR	PJ12 DR	PJ11 DR	PJ10 DR	PJ9 DR	PJ8 DR	PJ7 DR	PJ6 DR	PJ5 DR	PJ4 DR	PJ3 DR	PJ2 DR	PJ1 DR	PJ0 DR
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Port K Data Regist	ter (PKI	OR)									<	P4 add	ress: lo	cation	H'FFFF	5C02>
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	PK14 DR	PK13 DR	PK12 DR	PK11 DR	PK10 DR	PK9 DR	PK8 DR	PK7 DR	PK6 DR	PK5 DR	PK4 DR	PK3 DR	PK2 DR	PK1 DR	PK0 DR
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Port L Data Regist	er (PLD	PR)									<	P4 add	ress: lo	cation	H'FFFF	5D02>
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	_	_	_	_	_	PL9 DR	PL8 DR	PL7 DR	PL6 DR	PL5 DR	PL4 DR	PL3 DR	PL2 DR	PL1 DR	PL0 DR
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<After Reset: H'0000>

Bit	Abbreviation	After Reset	R	W	Descrip
15	Pm15DR	0	R	W	Refer t
14	Pm14DR	0	R	W	
13	Pm13DR	0	R	W	
12	Pm12DR	0	R	W	
11	Pm11DR	0	R	W	
10	Pm10DR	0	R	W	
9	Pm9DR	0	R	W	
8	Pm8DR	0	R	W	
7	Pm7DR	0	R	W	
6	Pm6DR	0	R	W	
5	Pm5DR	0	R	W	
4	Pm4DR	0	R	W	
3	Pm3DR	0	R	W	
2	Pm2DR	0	R	W	
1	Pm1DR	0	R	W	
0	Pm0DR	0	R	W	

Note: • Following port bits are reserved and nothing is assigned. These bits are always read as "0". The write value should always be "0".

Port B: Bits 15 to 7
Port F: Bits 15 to 6
Port G: Bits 15 to 8
Port K: Bit 15
Port L: Bits 15 to 10

Legend: m = A to H and J to L

Table 18.17 Read and Write Operations of Port A to H and J to L Data Registers (PADR to PHDR and PJDR to PLDR)

Pin Function	Read	Write
General input	Pin state	Data can be written to the PmDR register but data does not affect the pin state.
Other than general input	Pin state	Data can be written to the PmDR register but data does not affect the pin state.
General output	PmDR register value	Data written to the PmDR register is output on the pin.
Other than general output	PmDR register value	Data can be written to the PmDR register but data does not affect the pin state.
	General input Other than general input General output Other than general	Pin Function Read General input Pin state Other than general input Pin state input General output PmDR register value Other than general PmDR register value

Legend: m = A to H and J to L

18.3.2 Port A to H and J to N Port Registers (PAPR to PHPR and PJPR to PNPR)

The PAPR to PHPR and PJPR to PNPR registers always store the port pin states, so it cannot be written to directly by the CPU.

Ports M and N are input-only. When the analog input pin for the A/D converter is selected, these functions cannot be used.

Port A Port Register (PAPR) <P4 address: location H'FFFF 501E> Bit: After Reset: PA15 PA14 PA13 PA12 PA11 PA6 PA5 PA3 PA1 PA0 PA₁₀ PA4 Port B Port Register (PBPR) <P4 address: location H'FFFF 511E> Bit: 13 12 11 10 15 After Reset: 0 0 0 PB6 PB5 PB4 PB3 PB2 PB0 PB1 Port C Port Register (PCPR) <P4 address: location H'FFFF 521E> Bit: After Reset: PC15 PC14 PC13 PC12 PC11 PC10 PC8 PC7 PC6 PC5 PC4 PC3 PC2 PC1 PC0 Port D Port Register (PDPR) <P4 address: location H'FFFF 541E> Bit: After Reset: PD15 PD14 PD13 PD12 PD11 PD10 PD9 PD8 PD7 PD6 PD5 PD3 PD1 PD0 Port E Port Register (PEPR) <P4 address: location H'FFFF 551E> Bit: PE5 After Reset: PE7 PE6 PE4 PE3 PE2 PE1 Port F Port Register (PFPR) <P4 address: location H'FFFF 561E> Bit: 10 After Reset: 0 Port G Port Register (PGPR) <P4 address: location H'FFFF 581E> Bit: After Reset: PG7 PG5 PG1 PG0

Port H Port Register (PHPR) <p4 591e="" address:="" h'ffff="" location=""></p4>																
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
2	PH15	PH14	PH13	PH12	PH11	PH10	PH9	PH8	PH7	PH6	PH5	PH4	PH3	PH2	PH1	PH0
A# D	<u>PR</u>	PR	PR	PR	PR	PR	PR	PR	PR	PR	PR	PR	PR	PR	PR	PR
After Reset:	PHIS	PH14	PHI3	PH12	PHII	PHIO	PH9	PH8	PH7	PH6	PH5	PH4	PH3	PH2	PH1	PH0
Port J Port Regist	er (PJP	R)									<l< td=""><td>P4 add</td><td>ress: lo</td><td>cation I</td><td>H'FFFF</td><td>5A1E></td></l<>	P4 add	ress: lo	cation I	H'FFFF	5A1E>
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PJ15 PR	PJ14 PR	PJ13 PR	PJ12 PR	PJ11 PR	PJ10 PR	PJ9 PR	PJ8 PR	PJ7 PR	PJ6 PR	PJ5 PR	PJ4 PR	PJ3 PR	PJ2 PR	PJ1 PR	PJ0 PR
After Reset:	PJ15	PJ14	PJ13	PJ12	PJ11	PJ10	PJ9	PJ8	PJ7	PJ6	PJ5	PJ4	PJ3	PJ2	PJ1	PJ0
5	(0)(0															-0
Port K Port Regist	er (PKP	'H)									<l< td=""><td>P4 add</td><td>ress: Io</td><td>cation I</td><td>-</td><td>5C1E></td></l<>	P4 add	ress: Io	cation I	-	5C1E>
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	PK14 PR	PK13 PR	PK12 PR	PK11 PR	PK10 PR	PK9 PR	PK8 PR	PK7 PR	PK6 PR	PK5 PR	PK4 PR	PK3 PR	PK2 PR	PK1 PR	PK0 PR
After Reset:				PK12			PK9	PK8	PK7	PK6	PK5	PK4	PK3	PK2	PK1	PK0
7.110. 1.100011	Ü	1 1017	1 1010	11112	1 1011	11(10	1110	1110	1 107	1110	1110	1 114	1110	1112		1110
Port L Port Regist	er (PLP	R)									<l< td=""><td>P4 add</td><td>ress: lo</td><td>cation I</td><td>-l'FFFF</td><td>5D1E></td></l<>	P4 add	ress: lo	cation I	-l'FFFF	5D1E>
Port L Port Regist	er (PLP	R)	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Port L Port Regist	,	,	13	12	11	10	9 PL9 PR	8 PL8 PR	7 PL7 PR	6 PL6 PR						
Port L Port Registe	,	,	13 — 0	12 — 0	11 — 0	10	PL9	PL8	PL7	PL6	5 PL5	4 PL4	3 PL3	2 PL2	1 PL1	0 PL0
Ü	150	14 — 0	_	_	_	_	PL9 PR	PL8 PR	PL7 PR	PL6 PR	5 PL5 PR PL5	4 PL4 PR PL4	3 PL3 PR PL3	2 PL2 PR PL2	1 PL1 PR PL1	0 PL0 PR
After Reset: Port M Port Regis	15 0 ter (PMI	14 0 PR)	0	0	0	0	PL9 PR PL9	PL8 PR PL8	PL7 PR PL7	PL6 PR PL6	5 PL5 PR PL5	4 PL4 PR PL4	3 PL3 PR PL3	2 PL2 PR PL2	1 PL1 PR PL1	0 PL0 PR PL0
After Reset:	15 0 ter (PMI 15 PM15	14 — 0 PR) 14 PM14	0 13 PM13	0 12 PM12	0 11 PM11	0 10 PM10	PL9 PR PL9 PL9	PL8 PR PL8	PL7 PR PL7 7 PM7	PL6 PR PL6	5 PL5 PR PL5	4 PL4 PR PL4 P4 add	3 PL3 PR PL3 ress: lo	2 PL2 PR PL2 cation I	1 PL1 PR PL1 H'FFFF	0 PLO PR PLO 5E1E>
After Reset: Port M Port Regist Bit:	15 0 ter (PMI 15 PM15 PR	14 — 0 OPR) 14 PM14 PR	0 13 PM13 PR	0 12 PM12 PR	0 11 PM11 PR	0 10 PM10 PR	PL9 PR PL9	PL8 PR PL8	PL7 PR PL7 7 PM7 PR	PL6 PR PL6 PL6	5 PL5 PR PL5	4 PL4 PR PL4 P4 add 4 PM4 PR	3 PL3 PR PL3 ress: lo 3 PM3 PR	2 PL2 PR PL2 cation I	1 PL1 PR PL1 H'FFFF	0 PL0 PR PL0 5E1E> 0 PM0 PR
After Reset: Port M Port Regis	15 0 ter (PMI 15 PM15	14 — 0 PR) 14 PM14	0 13 PM13	0 12 PM12	0 11 PM11	0 10 PM10	PL9 PR PL9 PL9	PL8 PR PL8	PL7 PR PL7 7 PM7	PL6 PR PL6	5 PL5 PR PL5	4 PL4 PR PL4 P4 add	3 PL3 PR PL3 ress: lo	2 PL2 PR PL2 cation I	1 PL1 PR PL1 H'FFFF	0 PLO PR PLO 5E1E>
After Reset: Port M Port Regist Bit:	15 0 ter (PMI 15 PM15 PR	14 — 0 PR) 14 PM14 PR 0	0 13 PM13 PR	0 12 PM12 PR	0 11 PM11 PR	0 10 PM10 PR	PL9 PR PL9	PL8 PR PL8	PL7 PR PL7 7 PM7 PR	PL6 PR PL6 PL6	5 PL5 PR PL5 5 PM5 PR	4 PL4 PR PL4 P4 add 4 PM4 PR 0	3 PL3 PR PL3 ress: lo 3 PM3 PR	2 PL2 PR PL2 cation I 2 PM2 PR	1 PL1 PR PL1 H'FFFF 1 PM1 PR	0 PL0 PR PL0 5E1E> 0 PM0 PR
After Reset: Port M Port Regist Bit: After Reset:	15 0 ter (PMI 15 PM15 PR	14 — 0 PR) 14 PM14 PR 0	0 13 PM13 PR	0 12 PM12 PR	0 11 PM11 PR	0 10 PM10 PR	PL9 PR PL9	PL8 PR PL8	PL7 PR PL7 7 PM7 PR 0	PL6 PR PL6 PM6 PR 0	PL5 PR PL5 PL5 5 PM5 PR	4 PL4 PR PL4 P4 add 4 PM4 PR 0	3 PL3 PR PL3 PL3 ress: lo 3 PM3 PR 0	PL2 PR PL2 cation I 2 PM2 PR 0	1 PL1 PR PL1 H'FFFF 1 PM1 PR 0	0 PL0 PR PL0 5E1E> 0 PM0 PR 0 5F1E>
After Reset: Port M Port Regist Bit: After Reset: Port N Port Regist	15 — 0 ter (PMI 15 PM15 PR 0	14 — 0 PR) 14 PM14 PR 0	0 13 PM13 PR 0	0 12 PM12 PR 0	0 11 PM11 PR 0	0 10 PM10 PR 0	PL9 PR PL9 9 PM9 PR 0	PL8 PR PL8 8 PM8 PR 0	PL7 PR PL7 7 PM7 PR 0	PL6 PR PL6	5 PL5 PR PL5 S PM5 PR	4 PL4 PR PL4 P4 add 4 PM4 PR 0	3 PL3 PR PL3 ress: lo 3 PM3 PR 0	2 PL2 PR PL2 cation I 2 PM2 PR 0	1 PL1 PR PL1 H'FFFF 1 PM1 PR 0	0 PL0 PR PL0 5E1E> 0 PM0 PR 0

<After Reset: Pin state>

Bit	Abbreviation	After Reset	R	W	Description
15	Pm15PR	Pin state	R	_	When these bits are read, the pin states can be read.
14	Pm14PR	Pin state	R	_	-
13	Pm13PR	Pin state	R	_	-
12	Pm12PR	Pin state	R	_	-
11	Pm11PR	Pin state	R	_	•
10	Pm10PR	Pin state	R	_	-
9	Pm9PR	Pin state	R	_	-
8	Pm8PR	Pin state	R	_	
7	Pm7PR	Pin state	R	_	
6	Pm6PR	Pin state	R	_	
5	Pm5PR	Pin state	R	_	
4	Pm4PR	Pin state	R	_	·
3	Pm3PR	Pin state	R	_	
2	Pm2PR	Pin state	R	_	·
1	Pm1PR	Pin state	R	_	•
0	Pm0PR	Pin state	R	_	•

Notes: • Following port bits are reserved and nothing is assigned.

Port B: Bits 15 to 7
Port F: Bits 15 to 6
Port G: Bits 15 to 8
Port K: Bit 15
Port L: Bits 15 to 10
Port N: Bits 15 to 8

• The value of ports M and N is set to "0" as the analog input pin for the A/D converter is selected after a reset.

Legend: m = A to H and J to N

18.3.3 Port A to H and J to L Driving Ability Setting Registers (PADSR to PHDSR and PJDSR to PLDSR)

The PADSR to PHDSR and PJDSR to PLDSR registers are used to specify the drive capacity of the port pins. The settings of these registers are valid regardless of the selected pin functions.

However, the settings of the PFDSR register have no effect when the PF4 pin is set to SDA output (IIC3) or the PF5 pin is set to SCL output (IIC3).

set to see output (fies).																
Port A Driving Abil	ity Settii	ng Reg	ster (P	ADSR)							<	P4 add	ress: lo	cation I	H'FFFF	509A>
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PA15	PA14	PA13	PA12 DSR	PA11 DSR	PA10 DSR	PA9 DSR	PA8 DSR	PA7 DSR	PA6 DSR	PA5 DSR	PA4 DSR	PA3 DSR	PA2 DSR	PA1 DSR	PA0 DSR
After Reset:	0	DSR_0	DSR 0	0 0	0	0	0	0	0	0	0	0	0	0	0	0
Port B Driving Abil	ity Settii	ng Regi	ster (P	BDSR)							<	P4 add	ress: lo	cation I	-l'FFFF	519A>
	•		,	,												
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	_	_	_	_	—	_	_	—	PB6 DSR	PB5 DSR	PB4 DSR	PB3 DSR	PB2 DSR	PB1 DSR	PB0 DSR
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Port C Driving Abi	lity Setti	ng Reg	ister (P	CDSR)							<	P4 add	ress: lo	cation I	-l'FFFF	529A>
									_		_					_
Bit:	15 PC15	14 PC14	13 PC13	12 PC12	11 PC11	10 PC10	9 PC9	PC8	PC7	6 PC6	5 PC5	PC4	PC3	PC2	PC1	PC0
	DSR	DSR	DSR	DSR	DSR	DSR	DŠŘ	DSR	DSR	DŠŘ	DŠŘ	DŠŘ	DŠŘ	DŠR	DŠŘ	DŠŘ
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Port D Driving Ability Setting Register (PDDSR) <p4 549a<="" address:="" h'ffff="" location="" td=""><td>549A></td></p4>													549A>			
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DII.	PD15	PD14	PD13	PD12	PD11	PD10	PD9	PD8	PD7	PD6	PD5 DSR	PD4	PD3	PD2	PD1	PD0
A6. D	DSR	DSR	DSR	DSR	DSR	DSR	DSR	DSR	DSR	DSR		DSR	DSR	DSR	DSR	DSŘ
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Port E Driving Abil	ity Settii	ng Regi	ster (P	EDSR)							<	P4 add	ress: lo	cation I	-d'FFFF	559A>
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PE15 DSR	PE14 DSB	PE13 DSR	PE12	PE11 DSR	PE10 DSR	PE9 DSR	PE8 DSR	PE7 DSR	PE6 DSR	PE5 DSR	PE4 DSR	PE3 DSR	PE2 DSR	PE1 DSR	PE0 DSR
After Reset:	0	0 0	0 0	DSR 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0
Alter Fledet.	Ü	Ü	Ü	Ü	Ü	Ü	Ü	Ü	Ü	Ü	Ü	Ü	Ü	Ü	O	Ü
Port F Driving Abil	ity Settir	ng Regi	ster (P	FDSR)							<	P4 add	ress: lo	cation I	-d'FFFF	569A>
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	_	_	_	_	_	_	_	_	_	PF5 DSR	PF4 DSR	PF3 DSR	PF2 DSR	PF1 DSR	PF0 DSR
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Port G Driving Abi	lity Satti	na Rea	istar (P	GDSR)								P/Ladd	raee: In	cation I	-l'EEEE	580A\
· ·		0 0	•	,		40		6	-	•						
Bit:	15	14	13	12	<u>11</u>	10	9	8	7 PG7 DSR	6 PG6 DSR	5 PG5 DSR	PG4 DSR	PG3 DSR	PG2 DSR	PG1 DSR	PG0 DSR
After Reset:	0	0	0	0	0	0	0	0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0
/ (i.te) 1 te36t.	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U

Port H Driving Ability Setting Register (PHDSR) <p4 599a="" address:="" h'ffff="" location=""></p4>																
Bit:	15 PH15 DSR	14 PH14 DSR	13 PH13 DSR	12 PH12 DSR	11 PH11 DSR	10 PH10 DSR	9 PH9 DSR	8 PH8 DSR	7 PH7 DSR	6 PH6 DSR	5 PH5 DSR	4 PH4 DSR	3 PH3 DSR	2 PH2 DSR	1 PH1 DSR	0 PH0 DSR
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Port J Driving Ability Setting Register (PJDSR) <p4 5a9a="" address:="" h'ffff="" location=""></p4>																
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PJ15 DSR	PJ14 DSR	PJ13 DSR	PJ12 DSR	PJ11 DSR	PJ10 DSR	PJ9 DSR	PJ8 DSR	PJ7 DSR	PJ6 DSR	PJ5 DSR	PJ4 DSR	PJ3 DSR	PJ2 DSR	PJ1 DSR	PJ0 DSR
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Port K Driving Abil	ity Setti	ng Reg 14 PK14	ister (P 13 PK13	KDSR) 12 PK12	11 PK11	10 PK10	9 PK9	8 PK8	7 PK7	6 PK6	5	4	3	2	-l'FFFF 1 PK1	5C9A> 0 PK0
	_	DSR	DSR	DSR	DŠR	DSR	PK9 DSR	PK8 DSR	PK7 DSR	PK6 DSR	PK5 DSR	PK4 DSR	PK3 DSR	PK2 DSR	DSR	DSŘ
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Port L Driving Abil	ity Setti	ng Regi	ister (P	LDSR)							<	P4 addı	ress: lo	cation I	H'FFFF	5D9A>
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	_	_	_	_	_	PL9 DSR	PL8 DSR	PL7 DSR	PL6 DSR	PL5 DSR	PL4 DSR	PL3 DSR	PL2 DSR	PL1 DSR	PL0 DSR
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<After Reset: H'0000>

Bit	Abbreviation	After Reset	R	W	Description
15	Pm15DSR	0	R	W	When these bits are set to "1", the driving ability of the corresponding
14	Pm14DSR	0	R	W	pin is higher than normal.
13	Pm13DSR	0	R	W	0: Normal output
12	Pm12DSR	0	R	W	1: Drive capacity of output pin is increased
11	Pm11DSR	0	R	W	•
10	Pm10DSR	0	R	W	•
9	Pm9DSR	0	R	W	•
8	Pm8DSR	0	R	W	·
7	Pm7DSR	0	R	W	
6	Pm6DSR	0	R	W	
5	Pm5DSR	0	R	W	
4	Pm4DSR	0	R	W	
3	Pm3DSR	0	R	W	
2	Pm2DSR	0	R	W	
1	Pm1DSR	0	R	W	
0	Pm0DSR	0	R	W	•

Note: • Following port bits are reserved and nothing is assigned. These bits are always read as "0". The write value should always be "0".

Port B: Bits 15 to 7 Port F: Bits 15 to 6 Port G: Bits 15 to 8 Port K: Bit 15

Port L: Bits 15 to 10

Legend: m = A to H and J to L

18.3.4 Port ABC Input Threshold Value Switching Register (PALVR)

The PALVR register is used to specify the input threshold values for ports A, B, and C, in port group units, from among three voltage levels (and to enable or disable Schmitt input). Bits 11 to 8 in the PALVR register correspond to port C pins; bits 7 to 4 correspond to port B pins; and bits 3 to 0 correspond to port A pins, respectively. The setting of the PALVR register is valid regardless of the selected pin functions.

After a reset the pins are in the input prohibited state, so it is necessary to set the PmPIEN (port m input level setting) bit to "1" to perform input processing. The PCPIEN bit corresponds to port C, the PBPIEN bit to port B, and the PAPIEN bit to port A.

When the port input is disabled, the pins are in a state equivalent to when a "H" level signal is being input. If the peripheral input function is selected by the port control register in the input prohibited state, the input of a "H" level signal input may cause unintended operation. The setting sequence for selecting the peripheral input function is shown below.

1. Enable the port input after the pin level has been set.

After Reset:

2. Select the pin function with the setting of the port control register.

Port ABC Input Threshold Value Switching Register (PALVR)

<After Reset: H'0000>

<P4 address: location H'FFFF 5300>

Bit	Abbreviation	After Reset	R	W	Description
15 to 12	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
11	PCPIEN	0	R	W	Port C Input Level Setting Bits
10	PCSCSEL	0	R	W	0xxx: Input prohibited state
9	PCSEL0	0	R	W	1000: CMOS input, 0.35 Vcc
8	PCSEL1	0	R	W	1001: CMOS input, 0.50 Vcc
					1010: Setting prohibited
					1011: CMOS input, 0.70 Vcc
					1100: Schmitt input, VT+ = 0.50 Vcc, VT- = 0.35 Vcc
					1101: Setting prohibited
					1110: Schmitt input, VT+ = 0.70 Vcc, VT- = 0.35 Vcc
					1111: Schmitt input, VT+ = 0.70 Vcc, VT- = 0.50 Vcc

Bit	Abbreviation	After Reset	R	W	Description
7	PBPIEN	0	R	W	Port B Input Level Setting Bits
6	PBSCSEL	0	R	W	0xxx: Input prohibited state
5	PBSEL0	0	R	W	1000: CMOS input, 0.35 Vcc
4	PBSEL1	0	R	W	1001: CMOS input, 0.50 Vcc
					1010: Setting prohibited
					1011: CMOS input, 0.70 Vcc
					1100: Schmitt input, $VT+ = 0.50 \text{ Vcc}$, $VT- = 0.35 \text{ Vcc}$
					1101: Setting prohibited
					1110: Schmitt input, VT+ = 0.70 Vcc, VT- = 0.35 Vcc
					1111: Schmitt input, VT+ = 0.70 Vcc, VT- = 0.50 Vcc
3	PAPIEN	0	R	W	Port A Input Level Setting Bits
2	PASCSEL	0	R	W	0xxx: Input prohibited state
1	PASEL0	0	R	W	1000: CMOS input, 0.35 Vcc
0	PASEL1	0	R	W	1001: CMOS input, 0.50 Vcc
					1010: Setting prohibited
					1011: CMOS input, 0.70 Vcc
					1100: Schmitt input, VT+ = 0.50 Vcc, VT- = 0.35 Vcc
					1101: Setting prohibited
					1110: Schmitt input, VT+ = 0.70 Vcc, VT- = 0.35 Vcc
					1111: Schmitt input, VT+ = 0.70 Vcc, VT- = 0.50 Vcc

18.3.5 Port DEF Input Threshold Value Switching Register (PDLVR)

The PDLVR register is used to specify the input threshold values for ports D, E, and F, in port group units, from among three voltage levels (and to enable or disable Schmitt input). Bits 11 to 8 in the PDLVR register correspond to port F pins; bits 7 to 4 correspond to port E pins; and bits 3 to 0 correspond to port D pins, respectively. The setting of the PDLVR register is valid regardless of the selected pin functions.

After a reset the pins are in the input prohibited state, so it is necessary to set the PmPIEN (port m input level setting) bit to "1" to perform input processing.

When the port input is disabled, the pins are in a state equivalent to when a "H" level signal is being input. If the peripheral input function is selected by the port control register in the input prohibited state, the input of a "H" level signal input may cause unintended operation. The setting sequence for selecting the peripheral input function is shown below.

- 1. Enable the port input after the pin level has been set.
- 2. Select the pin function with the setting of the port control register.

Port DEF Input Threshold Value Switching Register (PDLVR)

<P4 address: location H'FFFF 5700>

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	_	_	_	PF PIEN	PF SCSEL	PF SEL0	PF SEL1	PE PIEN	PE SCSEL	PE SEL0	PE SEL1	PD PIEN	PD SCSEL	PD SEL0	PD SEL1
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Abbreviation	After Reset	R	W	Description
15 to 12	_	All0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
11	PFPIEN	0	R	W	Port F Input Level Setting Bits*1
10	PFSCSEL	0	R	W	0xxx: Input prohibited state
9	PFSEL0	0	R	W	1000: CMOS input, 0.35 Vcc
8	PFSEL1	0	R	W	1001: CMOS input, 0.50 Vcc
					1010: Setting prohibited
					1011: CMOS input, 0.70 Vcc
					1100: Schmitt input, VT+ = 0.50 Vcc, VT- = 0.35 Vcc
					1101: Setting prohibited
					1110: Schmitt input, VT+ = 0.70 Vcc, VT- = 0.35 Vcc
					1111: Schmitt input, VT+ = 0.70 Vcc, VT- = 0.50 Vcc
					Note: *1 When SDA and SCL are selected as the pin functions of PF4 and PF5 in the PFCR2 register, the SDA and SCL input threshold values are fixed at 0.7 Vcc and 0.3 Vcc, respectively. When PF4 and PF5 are used as SDA and SCL, set these bits to a value of "1xxx" which is to say any value other than an input prohibited setting.

Bit	Abbreviation	After Reset	R	W	Description
7	PEPIEN	0	R	W	Port E Input Level Setting Bits
6	PESCSEL	0	R	W	0xxx: Input prohibited state
5	PESEL0	0	R	W	1000: CMOS input, 0.35 Vcc
4	PESEL1	0	R	W	1001: CMOS input, 0.50 Vcc
					1010: Setting prohibited
					1011: CMOS input, 0.70 Vcc
					1100: Schmitt input, $VT+ = 0.50 \text{ Vcc}$, $VT- = 0.35 \text{ Vcc}$
					1101: Setting prohibited
					1110: Schmitt input, VT+ = 0.70 Vcc, VT- = 0.35 Vcc
					1111: Schmitt input, VT+ = 0.70 Vcc, VT- = 0.50 Vcc
3	PDPIEN	0	R	W	Port D Input Level Setting Bits
2	PDSCSEL	0	R	W	0xxx: Input prohibited state
1	PDSEL0	0	R	W	1000: CMOS input, 0.35 Vcc
0	PDSEL1	0	R	W	1001: CMOS input, 0.50 Vcc
					1010: Setting prohibited
					1011: CMOS input, 0.70 Vcc
					1100: Schmitt input, VT+ = 0.50 Vcc, VT- = 0.35 Vcc
					1101: Setting prohibited
					1110: Schmitt input, VT+ = 0.70 Vcc, VT- = 0.35 Vcc
					1111: Schmitt input, VT+ = 0.70 Vcc, VT- = 0.50 Vcc

18.3.6 Port GHJ Input Threshold Value Switching Register (PGLVR)

The PGLVR register is used to specify the input threshold values for ports G, H, and J, in port group units, from among three voltage levels (and to enable or disable Schmitt input). Bits 11 to 8 in the PGLVR register correspond to port J pins; bits 7 to 4 correspond to port H pins; and bits 3 to 0 correspond to port G pins, respectively. No bits in this register correspond to pins PG0, PG1, PG2, PG3, PG6, PG7, PJ1, PJ3, PJ4, and PJ5. The setting of the PGLVR register is valid regardless of the selected pin functions.

After a reset the pins are in the input prohibited state, so it is necessary to set the PmPIEN (port m input level setting) bit to "1" to perform input processing. Pins PG0, PG1, PG2, PG3, PG6, PG7, PJ1, PJ3, PJ4, and PJ5 can be used as inputs without the need to make settings to the PGLVR register.

When the port input is disabled, the pins are in a state equivalent to when a "H" level signal is being input. If the peripheral input function is selected by the port control register in the input prohibited state, the input of a "H" level signal input may cause unintended operation. The setting sequence for selecting the peripheral input function is shown below.

- 1. Enable the port input after the pin level has been set.
- 2. Select the pin function with the setting of the port control register.

Bit	Abbreviation	After Reset	R	W	Description
15 to 12	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
11	PJPIEN	0	R	W	Port J Input Level Setting Bits
10	PJSCSEL	0	R	W	0xxx: Input prohibited state
9	PJSEL0	0	R	W	1000: CMOS input, 0.35 PVcc
8	PJSEL1	0	R	W	1001: CMOS input, 0.50 PVcc
					1010: Setting prohibited
					1011: CMOS input, 0.70 PVcc
					1100: Schmitt input, VT+ = 0.50 PVcc, VT- = 0.35 PVcc
					1101: Setting prohibited
					1110: Schmitt input, VT+ = 0.70 PVcc, VT- = 0.35 PVcc
					1111: Schmitt input, VT+ = 0.70 PVcc, VT- = 0.50 PVcc

Bit	Abbreviation	After Reset	R	W	Description
7	PHPIEN	0	R	W	Port H Input Level Setting Bits
6	PHSCSEL	0	R	W	0xxx: Input prohibited state
5	PHSEL0	0	R	W	1000: CMOS input, 0.35 PVcc
4	PHSEL1	0	R	W	1001: CMOS input, 0.50 PVcc
					1010: Setting prohibited
					1011: CMOS input, 0.70 PVcc
					1100: Schmitt input, VT+ = 0.50 PVcc, VT- = 0.35 PVcc
					1101: Setting prohibited
					1110: Schmitt input, VT+ = 0.70 PVcc, VT- = 0.35 PVcc
					1111: Schmitt input, VT+ = 0.70 PVcc, VT- = 0.50 PVcc
3	PGPIEN	0	R	W	Port G Input Level Setting Bits
2	PGSCSEL	0	R	W	0xxx: Input prohibited state
1	PGSEL0	0	R	W	1000: CMOS input, 0.35 Vcc
0	PGSEL1	0	R	W	1001: CMOS input, 0.50 Vcc
					1010: Setting prohibited
					1011: CMOS input, 0.70 Vcc
					1100: Schmitt input, VT+ = 0.50 Vcc, VT- = 0.35 Vcc
					1101: Setting prohibited
					1110: Schmitt input, VT+ = 0.70 Vcc, VT- = 0.35 Vcc
					1111: Schmitt input, VT+ = 0.70 Vcc, VT- = 0.50 Vcc

18.3.7 Port KL Input Threshold Value Switching Register (PKLVR)

The PKLVR register is used to specify the input threshold values for ports K and L, in port group units, from among three voltage levels (and to enable or disable Schmitt input). Bits 7 to 4 in the PKLVR register correspond to port L pins and bits 3 to 0 correspond to port K pins. The setting of the PKLVR register is valid regardless of the selected pin functions.

After a reset the port L pins are in the input prohibited state, so it is necessary to set the PmPIEN (port m input level setting) bit to "1" to perform input processing. The port K pins, in contrast, are in the input enabled state (CMOS input, 0.50 PVcc) after a reset.

When the port input is disabled, the pins are in a state equivalent to when a "H" level signal is being input. If the peripheral input function is selected by the port control register in the input prohibited state, the input of a "H" level signal input may cause unintended operation. The setting sequence for selecting the peripheral input function is shown below.

1. Enable the port input after the pin level has been set.

Port KL Input Threshold Value Switching Register (PKLVR)

After Reset:

2. Select the pin function with the setting of the port control register.

0

0

0

0

0

<P4 address: location H'FFFF 5E00>




<After Reset: H'0009>

Bit	Abbreviation	After Reset	R	W	Description
15 to 8	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
7	PLPIEN	0	R	W	Port L Input Level Setting Bits
6	PLSCSEL	0	R	W	0xxx: Input prohibited state
5	PLSEL0	0	R	W	1000: CMOS input, 0.35 PVcc
4	PLSEL1	0	R	W	1001: CMOS input, 0.50 PVcc
					1010: Setting prohibited
					1011: CMOS input, 0.70 PVcc
					1100: Schmitt input, VT+ = 0.50 PVcc, VT- = 0.35 PVcc
					1101: Setting prohibited
					1110: Schmitt input, VT+ = 0.70 PVcc, VT- = 0.35 PVcc
					1111: Schmitt input, VT+ = 0.70 PVcc, VT- = 0.50 PVcc
3	PKPIEN	1	R	W	Port K Input Level Setting Bits
2	PKSCSEL	0	R	W	0xxx: Input prohibited state
1	PKSEL0	0	R	W	1000: CMOS input, 0.35 PVcc
0	PKSEL1	1	R	W	1001: CMOS input, 0.50 PVcc
					1010: Setting prohibited
					1011: CMOS input, 0.70 PVcc
					1100: Schmitt input, VT+ = 0.50 PVcc, VT- = 0.35 PVcc
					1101: Setting prohibited
					1110: Schmitt input, VT+ = 0.70 PVcc, VT- = 0.35 PVcc
					1111: Schmitt input, VT+ = 0.70 PVcc, VT- = 0.50 PVcc

18.3.8 Port A to H and J to L I/O Registers (PAIOR to PHIOR and PJIOR to PLIOR)

The PAIOR to PHIOR and PJIOR to PLIOR registers are used to set the I/O direction of the port pins.


These registers are enabled only when the port pins function as general I/O pins. Otherwise, the set values of these registers have no effect on the pin status.



Port C I/O Registe	er (PCIO	R)									<	P4 add	ress: lo	cation I	H'FFFF	5206>
Bit:	15	14 PC14	13	12	11	10	9	8 PC8	7 PC7	6 PC6	5 PC5	4 PC4	3 PC3	2 PC2	1	0 PC0
	IOR	IOR	IOR	PC12 IOR	IOR	PC10 IOR	PC9 IOR	IOR	IOR	IOR	IOR	IOR	IOR	IOR	PC1 IOR	IOR
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Port D I/O Registe	er (PDIO	R)									<	P4 add	ress: lo	cation I	H'FFFF	5406>
Bit:	15 PD15 IOR	14 PD14 IOR	13 PD13 IOR	12 PD12 IOR	11 PD11 IOR	10 PD10 IOR	9 PD9 IOR	8 PD8 IOR	7 PD7 IOR	6 PD6 IOR	5 PD5 IOR	4 PD4 IOR	3 PD3 IOR	2 PD2 IOR	1 PD1	0 PD0 IOR
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	O IOR	0
Port E I/O Registe	er (PEIO	R)									<	P4 add	ress: lo	cation I	H'FFFF	5506>
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
2	PE15 IOR	PE14 IOR	PE13 IOR	PE12 IOR	PE11 IOR	PE10 IOR	PE9 IOR	PE8 IOR	PE7 IOR	PE6 IOR	PE5 IOR	PE4 IOR	PE3 IOR	PE2 IOR	PE1 IOR	PE0 IOR
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Port F I/O Registe	er (PFIO	R)									<	P4 add	ress: lo	cation I	H'FFFF	5606>
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	_	_	_	_	_	_	_	_	_	PF5 IOR	PF4 IOR	PF3 IOR	PF2 IOR	PF1 IOR	PF0 IOR
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Port G I/O Registe	er (PGIC	R)									<	P4 add	lress: lo	cation l	H'FFFF	5806>
Port G I/O Registe	er (PGIC	PR)	13	12	11	10	9	8	7	6	5	4	3	2	1	0
_			13	12	11	10	-	_	7 PG7 IOR	6 PG6 IOR					1 PG1 IOR	
_			13 — 0	12 — 0	11 — 0	10 — 0	9 0	8 — 0	PG7	PG6	5 PG5	4 PG4	3 PG3	2 PG2	1 PG1	0 PG0
Bit:	150	14 — 0	_	_	_	_	-	_	PG7 IOR	PG6 IOR	5 PG5 IOR 0	PG4 IOR 0	3 PG3 IOR 0	2 PG2 IOR	1 PG1 IOR 0	0 PG0 IOR 0
Bit:	15 — 0 er (PHIO	14 — 0 PR)	0	0	0	0	0 9	0 8	PG7 IOR 0	PG6 IOR 0	5 PG5 IOR 0	4 PG4 IOR 0	3 PG3 IOR 0 ress: lo	PG2 IOR 0 ocation h	1 PG1 IOR 0 H'FFFF	0 PG0 IOR 0
Bit: After Reset: Port H I/O Registe	15 — 0 er (PHIO	14 0	0	0	0	0	0	0	PG7 IOR 0	PG6 IOR 0	5 PG5 IOR 0	PG4 IOR 0 P4 add	3 PG3 IOR 0	PG2 IOR 0	1 PG1 IOR 0	0 PG0 IOR 0
Bit: After Reset: Port H I/O Registe	15 0 0 er (PHIO 15 PH15	14 0 0 R) 14 PH14	0 13 PH13	0 12 PH12	0 11 PH11	0 10 PH10	0 9	0 8 PH8	PG7 IOR 0 7 PH7	PG6 IOR 0	5 PG5 IOR 0	4 PG4 OO	3 PG3 IOR 0	2 PG2 IOR 0	1 PG1 IOR 0 H'FFFF	0 PG0 IOR 0
Bit: After Reset: Port H I/O Registe Bit:	15 — 0 er (PHIO 15 PH15 IOR 0	14 0 R) 14 PH14 IOR 0	0 13 PH13 IOR	0 12 PH12 IOR	0 11 PH11 IOR	0 10 PH10 IOR	0 9 PH9 IOR	0 8 PH8 IOR	PG7 IOR 0 7 PH7 IOR	PG6 IOR 0 6 PH6 IOR	5 PG5 IOR 0 5 PH5 IOR 0	PG4 IOR 0 P4 add 4 PH4 IOR 0	3 PG3 IOR 0 ress: lo 3 PH3 IOR	2 PG2 IOR 0 ocation I	1 PG1 IOR 0 H'FFFF 1 PH1 IOR	0 PG0 IOR 0 5906> 0 PH0 IOR
Bit: After Reset: Port H I/O Registe Bit: After Reset:	15 0 er (PHIO 15 PH15 IOR 0 r (PJIOF	14 — 0 OFR) 14 PH14 IOR 0	0 13 PH13 IOR 0	0 12 PH12 IOR 0	0 11 PH11 IOR 0	0 10 PH10 IOR 0	9 PH9 IOR 0	0 8 PH8 IOR 0	PG7 IOR 0 7 PH7 IOR 0	PG6 IOR 0 PH6 IOR 0	5 PG5 IOR 0 0 5 PH5 IOR 0	4 PG4 IOR 0 P4 add 4 PH4 IOR 0 P4 add	3 PG3 IOR 0 PH3 IOR 0 ress: lo	PH2 IOR 0 cation F	1 PG1 IOR 0 H'FFFF 1 PH1 IOR 0	0 PG0 IOR 0 5906> 0 PH0 IOR 0
Bit: After Reset: Port H I/O Registe Bit: After Reset: Port J I/O Registe Bit:	15 — 0 15 PH15 IOR 0 15 PJ15 IOR	14 — 0	0 13 PH13 IOR 0	0 12 PH12 IOR 0	0 11 PH11 IOR 0	0 10 PH10 IOR 0	9 PH9 IOR 0	0 8 PH8 IOR 0	PG7 IOR 0 7 PH7 IOR 0	PG6 IOR 0 6 PH6 IOR 0 PJ6 IOR	5 PG5 IOR 0 5 PH5 IOR 0	P4 add A PH4 IOR O P4 add 4 PH4 IOR O P4 add 4 PJ4 IOR	3 PG3 IOR 0 PH3 IOR 0 PH3 IOR 3 PJ3 IOR	PH2 IOR 0 cation F 2 PH2 IOR 1 0 cation F 2 PJ2 IOR	1 PG1 IOR 0 H'FFFF 1 PH1 IOR 0 H'FFFF	0 PG0 IOR 0 5906> 0 PH0 IOR 0 5A06> 0 PJ0 IOR
Bit: After Reset: Port H I/O Registe Bit: After Reset: Port J I/O Registe	15 — 0 15 PH15 IOR 0 15 PJ15 PJ15	14 — 0		0 12 PH12 IOR 0	0 11 PH11 IOR 0	0 10 PH10 IOR 0	9 PH9 IOR 0	0 8 PH8 IOR 0	PG7 IOR 0 7 PH7 IOR 0	PG6 IOR 0 6 PH6 IOR 0	5 PG5 IOR 0 5 PH5 IOR 0	4 PG4 IOR 0 P4 add 4 PH4 IOR 0 P4 add	3 PG3 IOR 0 ress: Io 3 PH3 IOR 0 ress: Io 3 PH3 IOR PH	PG2 IOR 0 ocation I PH2 IOR 0 cation I 2 PH2 IOR 1	1 PG1 IOR 0 H'FFFF 1 PH1 IOR 0 H'FFFF	0 PG0 IOR 0 5906> 0 PH0 IOR 0 5A06> 0 PJ0
Bit: After Reset: Port H I/O Registe Bit: After Reset: Port J I/O Registe Bit: After Reset:	15 — 0 15 PH15 IOR 0 r (PJIOF 15 PJ15 IOR 0	14 — 0	0 13 PH13 IOR 0	0 12 PH12 IOR 0	0 11 PH11 IOR 0	0 10 PH10 IOR 0	9 PH9 IOR 0	0 8 PH8 IOR 0	PG7 IOR 0 7 PH7 IOR 0	PG6 IOR 0 6 PH6 IOR 0 PJ6 IOR	5 PG5 IOR 0 5 PH5 IOR 0	P4 add PH4 IOR 0 P4 add 4 PH4 IOR 0 P4 add 4 PJ4 IOR 0	PH3 IOR 0 ress: lo 3 PH3 IOR 0 ress: lo 3 PJ3 IOR 0	PH2 IOR 0 cation F 2 PH2 IOR 1 0 cation F 2 PJ2 IOR	1 PG1 IOR 0 H'FFFF 1 PH1 IOR 0 H'FFFF 1 PJ1 IOR 0	0 PG0 IOR 0 5906> 0 PH0 IOR 0 5A06> 0 PJ0 IOR
Bit: After Reset: Port H I/O Registe Bit: After Reset: Port J I/O Registe Bit: After Reset:	15 — 0 15 PH15 IOR 0 r (PJIOF 15 PJ15 IOR 0	14 — 0	0 13 PH13 IOR 0 13 PJ13 IOR 0	0 12 PH12 IOR 0 12 PJ12 IOR 0	0 11 PH11 IOR 0 11 PJ11 IOR 0	0 10 PH10 IOR 0 10 PJ10 IOR	9 PH9 IOR 0 9 PJ9 IOR 0	0 8 PH8 IOR 0 8 PJ8 IOR 0	PG7 IOR 0 7 PH7 IOR 0 7 PJ7 IOR 0	PG6 IOR 0 6 PH6 IOR 0 6 PJ6 IOR 0	5 PG5 IOR 0 5 PH5 IOR 0	P4 add PH4 add APH4 add PH4 add PH4 add APJ4 add PJ4 add PJ4 add PH4 add APH4 add PH4 add	3 PG3 IOR 0 ress: Io 3 PJ3 IOR 0 ress: Io 3 PJ3 IOR 0 ress: Io 3 PK3 PK3	PH2 IOR 0 cation F 2 PH2 IOR 0 cation F 2 PJ2 IOR 0 cation F 2 PJ2 IOR 0	1 PG1 IOR 0 H'FFFF 1 PH1 IOR 0 H'FFFF 1 PJ1 IOR 0 H'FFFF	0 PG0 IOR 0 5906> 0 PH0 IOR 0 5A06> 0 PJ0 IOR 0
Bit: After Reset: Port H I/O Registe Bit: After Reset: Port J I/O Registe Bit: After Reset:	15 O or (PHIO 15 PH15 IOR O r (PJIOF 15 PJ15 IOR O or (PKIO	14 — 0	0 13 PH13 IOR 0 13 PJ13 IOR 0	0 12 PH12 IOR 0 12 PJ12 IOR 0	0 11 PH11 IOR 0 11 PJ11 IOR 0	0 10 PH10 IOR 0	9 PH9 IOR 0 9 PJ9 IOR 0	0 8 PH8 IOR 0 8 PJ8 IOR 0	PG7 IOR 0 7 PH7 IOR 0	PG6 IOR 0 6 PH6 IOR 0 PJ6 IOR 0	5 PG5 IOR 0 5 PH5 IOR 0 5 PJ5 IOR	4 PG4 IOR 0 P4 addd 4 PH4 IOR 0 P4 addd 4 PJ4 IOR 0	3 PG3 IOR 0 ress: lo 3 PH3 IOR 0 PJ3 IOR 0 ress: lo ress:	PG2 IOR 0 cation F 2 PH2 IOR 0 cation F 2 PJ2 IOR 0 cation F Ca	1 PG1 IOR 0 H'FFFF 1 PH1 IOR 0 H'FFFF 1 PJ1 IOR 0	0 PG0 IOR 0 5906> 0 PH0 IOR 0 5A06> 0 PJ0 IOR 0

Port L I/O Register (PLIOR)

<P4 address: location H'FFFF 5D06>



<After Reset: H'0000>

Bit	Abbreviation	After Reset	R	W	Description
15 to 0	Pm15IOR to Pm0IOR	All 0	R	W	The Pm15IOR to Pm0IOR bits correspond to the Pm15 to Pm0 pins respectively (the multiplex pin names other than the port names are omitted from pin names). Setting these bits specifies the I/O direction of the corresponding pins. 0: The corresponding pin is set to input.
					1: The corresponding pin is set to output.

Note: • Following port bits are reserved and nothing is assigned. These bits are always read as "0". The write value should always be "0".

Port B: Bits 15 to 7 Port F: Bits 15 to 6 Port G: Bits 15 to 8 Port K: Bit 15 Port L: Bits 15 to 10

Legend: m = A to H and J to L


18.3.9 Port A Control Registers 1 to 4 (PACR1 to PACR4)

The PACR1 to PACR4 registers are used to select the functions of the multiplexed pins of port A.

(1) Port A Control Register 4 (PACR4)

Port A Control Register 4 (PACR4)

<P4 address: location H'FFFF 5010>




Bit	Abbreviation	After Reset	R	W	Description
15	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
14 to 12	PA15MD	000	R	W	PA15 Mode Bits
					000: PA15 input/output (port)
					001: A15 output (BSC)*1
					010: TO17 output (ATU-IIIS)
					011: DDB15 input (DRI)
					1xx: Setting prohibited
11	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
10 to 8	PA14MD	000	R	W	PA14 Mode Bits
					000: PA14 input/output (port)
					001: A14 output (BSC)*1
					010: TO16 output (ATU-IIIS)
					011: DDB14 input (DRI)
					100: PSLCLR output (PSEL)
					101: Setting prohibited
					11x: Setting prohibited
7	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
6 to 4	PA13MD	000	R	W	PA13 Mode Bits
					000: PA13 input/output (port)
					001: A13 output (BSC)*1
					010: TO15 output (ATU-IIIS)
					011: DDB13 input (DRI)
					100: PSLDATA3 output (PSEL)
					101: Setting prohibited
					11x: Setting prohibited
3	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".

Bit	Abbreviation	After Reset	R	W	Description
2 to 0	PA12MD	000	R	W	PA12 Mode Bits
					000: PA12 input/output (port)
					001: A12 output (BSC)
					010: TO14 output (ATU-IIIS)
					011: DDB12 input (DRI)
					100: PSLDATA2 output (PSEL)
					101: Setting prohibited
					11x: Setting prohibited

(2) Port A Control Register 3 (PACR3)

Port A Control Register 3 (PACR3)

<P4 address: location H'FFFF 5012>




Bit	Abbreviation	After Reset	R	W	Description
15	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
14 to 12	PA11MD	000	R	W	PA11 Mode Bits
					000: PA11 input/output (port)
					001: A11 output (BSC)* ¹
					010: TO13 output (ATU-IIIS)
					011: DDB11 input (DRI)
					100: PSLDATA1 output (PSEL)
					101: Setting prohibited
					11x: Setting prohibited
11	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
10 to 8	PA10MD	000	R	W	PA10 Mode Bits
					000: PA10 input/output (port)
					001: A10 output (BSC)* ¹
					010: TO12 output (ATU-IIIS)
					011: DDB10 input (DRI)
					100: PSLDATA0 output (PSEL)
					101: Setting prohibited
					11x: Setting prohibited
7	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".

Bit	Abbreviation	After Reset	R	W	Description
6 to 4	PA9MD	000	R	W	PA9 Mode Bits
					000: PA9 input/output (port)
					001: A9 output (BSC)*1
					010: TO11 output (ATU-IIIS)
					011: DDB09 input (DRI)
					100: PSLCLKA output (PSEL)
					101: Setting prohibited
					11x: Setting prohibited
3	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
2 to 0	PA8MD	000	R	W	PA8 Mode Bits
					000: PA8 input/output (port)
					001: A8 output (BSC)*1
					010: TO10 output (ATU-IIIS)
					011: DDB08 input (DRI)
					100: PSLCLKB output (PSEL)
					101: Setting prohibited
					11x: Setting prohibited

(3) Port A Control Register 2 (PACR2)

Port A Control Register 2 (PACR2)

<P4 address: location H'FFFF 5014>



Bit	Abbreviation	After Reset	R	W	Description
15	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
14 to 12	PA7MD	000	R	W	PA7 Mode Bits
					000: PA7 input/output (port)
					001: A7 output (BSC)*1
					010: TO07 output (ATU-IIIS)
					011: DDB07 input (DRI)
					1xx: Setting prohibited
11	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
10 to 8	PA6MD	000	R	W	PA6 Mode Bits
					000: PA6 input/output (port)
					001: A6 output (BSC)*1
					010: TO06 output (ATU-IIIS)
					011: DDB06 input (DRI)
					1xx: Setting prohibited

Bit	Abbreviation	After Reset	R	W	Description
7	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
6 to 4	PA5MD	000	R	W	PA5 Mode Bits
					000: PA5 input/output (port)
					001: A5 output (BSC)*1
					010: TO05 output (ATU-IIIS)
					011: DDB05 input (DRI)
					1xx: Setting prohibited
3	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
2 to 0	PA4MD	000	R	W	PA4 Mode Bits
					000: PA4 input/output (port)
					001: A4 output (BSC)*1
					010: TO04 output (ATU-IIIS)
					011: DDB04 input (DRI)
					1xx: Setting prohibited

(4) Port A Control Register 1 (PACR1)

Port A Control Register 1 (PACR1)

<P4 address: location H'FFFF 5016>

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			PA3MD	١	_		PA2MC)	_		PA1MC)	_		PAOME)
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Abbreviation	After Reset	R	W	Description
15	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
14 to 12	PA3MD	000	R	W	PA3 Mode Bits
					000: PA3 input/output (port)
					001: A3 output (BSC)*1
					010: TO03 output (ATU-IIIS)
					011: DDB03 input (DRI)
					1xx: Setting prohibited
11	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
10 to 8	PA2MD	000	R	W	PA2 Mode Bits
					000: PA2 input/output (port)
					001: A2 output (BSC)*1
					010: TO02 output (ATU-IIIS)
					011: DDB02 input (DRI)
					1xx: Setting prohibited
7	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".



Bit	Abbreviation	After Reset	R	W	Description
6 to 4	PA1MD	000	R	W	PA1 Mode Bits
					000: PA1 input/output (port)
					001: A1 output (BSC)*1
					010: TO01 output (ATU-IIIS)
					011: DDB01 input (DRI)
					1xx: Setting prohibited
3	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
2 to 0	PA0MD	000	R	W	PA0 Mode Bits
					000: PA0 input/output (port)
					001: A0 output (BSC)*1
					010: TO00 output (ATU-IIIS)
					011: DDB00 input (DRI)
					1xx: Setting prohibited


18.3.10 Port B Control Registers 1 and 2 (PBCR1 and PBCR2)

The PBCR1 and PBCR2 registers are used to select the functions of the multiplexed pins of port B.

(1) Port B Control Register 2 (PBCR2)

Port B Control Register 2 (PBCR2)

<P4 address: location H'FFFF 5114>




Bit	Abbreviation	After Reset	R	W	Description
15 to 11	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
10 to 8	PB6MD	000	R	W	PB6 Mode Bits
					000: PB6 input/output (port)
					001: A22 output (BSC)*1
					010: TIF3A input (ATU-IIIS)
					011: TIA05 input (ATU-IIIS)
					100: SSL23 output (RSPI)
					101: Setting prohibited
					11x: Setting prohibited
7	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".

Bit	Abbreviation	After Reset	R	W	Description
6 to 4	PB5MD	000	R	W	PB5 Mode Bits
					000: PB5 input/output (port)
					001: A21 output (BSC)*1
					010: TIF3B input (ATU-IIIS)
					011: Setting prohibited
					100: SSL22 output (RSPI)
					101: Setting prohibited
					11x: Setting prohibited
3	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
2 to 0	PB4MD	000	R	W	PB4 Mode Bits
					000: PB4 input/output (port)
					001: A20 output (BSC)*1
					010: Setting prohibited
					011: DINB4 input (DRI)
					100: Setting prohibited
					101: IRQ5 input (INTC)
					11x: Setting prohibited

(2) Port B Control Register 1 (PBCR1)

Port B Control Register 1 (PBCR1)

<P4 address: location H'FFFF 5116>



<After Reset: H'0000>

Bit	Abbreviation	After Reset	R	W	Description
15	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
14 to 12	PB3MD	000	R	W	PB3 Mode Bits
					000: PB3 input/output (port)
					001: A19 output (BSC)*1
					010: PWMOFF3 input (ATU-IIIS)
					011: DINB3 input (DRI)
					1xx: Setting prohibited
11	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
10 to 8	PB2MD	000	R	W	PB2 Mode Bits
					000: PB2 input/output (port)
					001: A18 output (BSC)*1
					010: Setting prohibited
					011: DINB2 input (DRI)
					1xx: Setting prohibited
7	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
6 to 4	PB1MD	000	R	W	PB1 Mode Bits
					000: PB1 input/output (port)
					001: A17 output (BSC)*1
					010: PWMOFF1 input (ATU-IIIS)
					011: DINB1 input (DRI)
					1xx: Setting prohibited
3	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
2 to 0	PB0MD	000	R	W	PB0 Mode Bits
					000: PB0 input/output (port)
					001: A16 output (BSC)*1
					010: PWMOFF0 input (ATU-IIIS)
					011: DINB0 input (DRI)
					1xx: Setting prohibited



18.3.11 Port C Control Registers 1 to 4 (PCCR1 to PCCR4)


The PCCR1 to PCCR4 registers select the functions of the multiplexed pins of port C.

Note the value after a reset of each register vary depending on the operating mode of the MCU.

(1) Port C Control Register 4 (PCCR4)

Port C Control Register 4 (PCCR4)

<P4 address: location H'FFFF 5210>



<After Reset: H'0000>


Bit	Abbreviation	After Reset	R	W	Description
15	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
14 to 12	PC15MD	000	R	W	PC15 Mode Bits
					000: PC15 input/output (port)
					001: RD/WR# output (BSC)*1
					010: Setting prohibited
					011: DDA31 input (DRI)
					1xx: Setting prohibited
11	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
10 to 8	PC14MD	000	R	W	PC14 Mode Bits
					000: PC14 input/output (port)
					001: RD# (BSC)*1
					010: Setting prohibited
					011: DDA30 input (DRI)
					1xx: Setting prohibited
7	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
6 to 4	PC13MD	000	R	W	PC13 Mode Bits
					000: PC13 input/output (port)
					001: CS2# output (BSC)*1
					010: Setting prohibited
					011: DDA29 input (DRI)
					1xx: Setting prohibited
3	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
2 to 0	PC12MD	000	R	W	PC12 Mode Bits
					000: PC12 input/output (port)
					001: CS1# (BSC)* ¹
					010: Setting prohibited
					011: DDA28 input (DRI)
					1xx: Setting prohibited



(2) Port C Control Register 3 (PCCR3)

Port C Control Register 3 (PCCR3)

<P4 address: location H'FFFF 5212>



<After Reset: H'0000>


Bit	Abbreviation	After Reset	R	W	Description
15	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
14 to 12	PC11MD	000	R	W	PC11 Mode Bits
					000: PC11 input/output (port)
					001: WE3# output (BSC)*1
					010: Setting prohibited
					011: DDA27 input (DRI)
					1xx: Setting prohibited
11	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
10 to 8	PC10MD	000	R	W	PC10 Mode Bits
					000: PC10 input/output (port)
					001: WE2# output (BSC)*1
					010: Setting prohibited
					011: DDA26 input (DRI)
					1xx: Setting prohibited
7	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
6 to 4	PC9MD	000	R	W	PC9 Mode Bits
					000: PC9 input/output (port)
					001: WE1# output (BSC)*1
					010: Setting prohibited
					011: DDA25 input (DRI)
					1xx: Setting prohibited
3	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
2 to 0	PC8MD	000	R	W	PC8 Mode Bits
					000: PC8 input/output (port)
					001: WE0# output (BSC)*1
					010: Setting prohibited
					011: DDA24 input (DRI)
					1xx: Setting prohibited



(3) Port C Control Register 2 (PCCR2)

Port C Control Register 2 (PCCR2)

<P4 address: location H'FFFF 5214>



<After Reset: H'0000>

Bit	Abbreviation	After Reset	R	W	Description
15	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
14 to 12	PC7MD	000	R	W	PC7 Mode Bits
					000: PC7 input/output (port)
					001: BS# output (BSC)*1
					010: TO37 output (ATU-IIIS)
					011: DDA23 input (DRI)
					1xx: Setting prohibited
11	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
10 to 8	PC6MD	000	R	W	PC6 Mode Bits
					000: PC6 input/output (port)
					001: CLKOUT output (CPG)
					010: TO36 output (ATU-IIIS)
					011: DDA22 input (DRI)
					1xx: Setting prohibited
7	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
6 to 4	PC5MD	000	R	W	PC5 Mode Bits
					000: PC5 input/output (port)
					001: WAIT# input (BSC)*1
					010: TO35 output (ATU-IIIS)
					011: DDA21 input (DRI)
					1xx: Setting prohibited
3	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
2 to 0	PC4MD	000	R	W	PC4 Mode Bits
					000: PC4 input/output (port)
					010: TO34 output (ATU-IIIS)
					011: DDA20 input (DRI)
					100: SSL21 output (RSPI)
					101: IRQ1 input (INTC)
					11x: Setting prohibited



(4) Port C Control Register 1 (PCCR1)

Port C Control Register 1 (PCCR1)

<P4 address: location H'FFFF 5216>

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	_		PC3MD)	_		PC2ME)	_		PC1ME)	_		PC0ME)	
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit	Abbreviation	After Reset	R	W	Description
15	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
14 to 12	PC3MD	000	R	W	PC3 Mode Bits
					000: PC3 input/output (port)
					001: CS0# output (BSC)*1
					010: TO33 output (ATU-IIIS)
					011: DDA19 input (DRI)
					100: SSL20 input/output (RSPI)
					101: IRQ0 input (INTC)
					11x: Setting prohibited
11	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
10 to 8	PC2MD	000	R	W	PC2 Mode Bits
					000: PC2 input/output (port)
					001: A25 output (BSC)*1
					010: TO32 output (ATU-IIIS)
					011: DDA18 input (DRI)
					100: RSPCK2 input/output (RSPI)
					101: DREQ0 input (DMAC)
					11x: Setting prohibited
7	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
6 to 4	PC1MD	000	R	W	PC1 Mode Bits
					000: PC1 input/output (port)
					001: A24 output (BSC)*1
					010: TO31 output (ATU-IIIS)
					011: DDA17 input (DRI)
					100: MISO2 input/output (RSPI)
					101: Setting prohibited
					11x: Setting prohibited
3	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".

Bit	Abbreviation	After Reset	R	W	Description
2 to 0	PC0MD	000	R	W	PC0 Mode Bits
					000: PC0 input/output (port)
					001: A23 output (BSC)* ¹
					010: TO30 output (ATU-IIIS)
					011: DDA16 input (DRI)
					100: MOSI2 input/output (RSPI)
					101: IRQ6 input (INTC)
					11x: Setting prohibited

18.3.12 Port D Control Registers 1 to 4 (PDCR1 to PDCR4)

The PDCR1 to PDCR4 registers are used to select the functions of the multiplexed pins of port D.

(1) Port D Control Register 4 (PDCR4)

Port D Control Register 4 (PDCR4)

<P4 address: location H'FFFF 5410>

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	_
	_	F	PD15MI)	_	F	PD14MI	D	_	F	PD13M	D	_		PD12M	D	
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-


Bit	Abbreviation	After Reset	R	W	Description
15	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
14 to 12	PD15MD	000	R	W	PD15 Mode Bits
					000: PD15 input/output (port)
					001: D15 input/output (BSC)*1
					010: Setting prohibited
					011: DDB31 input (DRI)
					1xx: Setting prohibited
11	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
10 to 8	PD14MD	000	R	W	PD14 Mode Bits
					000: PD14 input/output (port)
					001: D14 input/output (BSC)*1
					010: Setting prohibited
					011: DDB30 input (DRI)
					1xx: Setting prohibited
7	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".

Bit	Abbreviation	After Reset	R	W	Description
6 to 4	PD13MD	000	R	W	PD13 Mode Bits
					000: PD13 input/output (port)
					001: D13 input/output (BSC)*1
					010: Setting prohibited
					011: DDB29 input (DRI)
					1xx: Setting prohibited
3	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
2 to 0	PD12MD	000	R	W	PD12 Mode Bits
					000: PD12 input/output (port)
					001: D12 input/output (BSC)*1
					010: Setting prohibited
					011: DDB28 input (DRI)
					1xx: Setting prohibited

(2) Port D Control Register 3 (PDCR3)

Port D Control Register 3 (PDCR3)

<P4 address: location H'FFFF 5412>




Bit	Abbreviation	After Reset	R	W	Description
15	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
14 to 12	PD11MD	000	R	W	PD11 Mode Bits
					000: PD11 input/output (port)
					001: D11 input/output (BSC)*1
					010: Setting prohibited
					011: DDB27 input (DRI)
					1xx: Setting prohibited
11	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
10 to 8	PD10MD	000	R	W	PD10 Mode Bits
					000: PD10 input/output (port)
					001: D10 input/output (BSC)*1
					010: PDIWR output (PDAC)
					011: DDB26 input (DRI)
					1xx: Setting prohibited
7	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".

Bit	Abbreviation	After Reset	R	W	Description
6 to 4	PD9MD	000	R	W	PD9 Mode Bits
					000: PD9 input/output (port)
					001: D9 input/output (BSC)*1
					010: PDIDATA9 output (PDAC)
					011: DDB25 input (DRI)
					1xx: Setting prohibited
3	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
2 to 0	PD8MD	000	R	W	PD8 Mode Bits
					000: PD8 input/output (port)
					001: D8 input/output (BSC)*1
					010: PDIDATA8 output (PDAC)
					011: DDB24 input (DRI)
					1xx: Setting prohibited

(3) Port D Control Register 2 (PDCR2)

Port D Control Register 2 (PDCR2)

<P4 address: location H'FFFF 5414>



Bit	Abbreviation	After Reset	R	W	Description
15	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
14 to 12	PD7MD	000	R	W	PD7 Mode Bits
					000: PD7 input/output (port)
					001: D7 input/output (BSC)*1
					010: PDIDATA7 output (PDAC)
					011: DDB23 input (DRI)
					1xx: Setting prohibited
11	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
10 to 8	PD6MD	000	R	W	PD6 Mode Bits
					000: PD6 input/output (port)
					001: D6 input/output (BSC)*1
					010: PDIDATA6 output (PDAC)
					011: DDB22 input (DRI)
					1xx: Setting prohibited

Bit	Abbreviation	After Reset	R	W	Description
7	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
6 to 4	PD5MD	000	R	W	PD5 Mode Bits
					000: PD5 input/output (port)
					001: D5 input/output (BSC)*1
					010: PDIDATA5 output (PDAC)
					011: DDB21 input (DRI)
					1xx: Setting prohibited
3	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
2 to 0	PD4MD	000	R	W	PD4 Mode Bits
					000: PD4 input/output (port)
					001: D4 input/output (BSC)*1
					010: PDIDATA4 output (PDAC)
					011: DDB20 input (DRI)
					1xx: Setting prohibited

(4) Port D Control Register 1 (PDCR1)

Port D Control Register 1 (PDCR1)

<P4 address: location H'FFFF 5416>

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_		PD3MC)	_		PD2ME)			PD1ME)	_		PD0MI)
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Abbreviation	After Reset	R	W	Description
15	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
14 to 12	PD3MD	000	R	W	PD3 Mode Bits
					000: PD3 input/output (port)
					001: D3 input/output (BSC)*1
					010: PDIDATA3 output (PDAC)
					011: DDB19 input (DRI)
					1xx: Setting prohibited
11	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
10 to 8	PD2MD	000	R	W	PD2 Mode Bits
					000: PD2 input/output (port)
					001: D2 input/output (BSC)*1
					010: PDIDATA2 output (PDAC)
					011: DDB18 input (DRI)
					1xx: Setting prohibited



Bit	Abbreviation	After Reset	R	W	Description
7	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
6 to 4	PD1MD	000	R	W	PD1 Mode Bits
					000: PD1 input/output (port)
					001: D1 input/output (BSC)*1
					010: PDIDATA1 output (PDAC)
					011: DDB17 input (DRI)
					1xx: Setting prohibited
3	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
2 to 0	PD0MD	000	R	W	PD0 Mode Bits
					000: PD0 input/output (port)
					001: D0 input/output (BSC)*1
					010: PDIDATA0 output (PDAC)
					011: DDB16 input (DRI)
					1xx: Setting prohibited

18.3.13 Port E Control Registers 1 to 4 (PECR1 to PECR4)

The PECR1 to PECR4 registers are used to select the functions of the multiplexed pins of port E.

(1) Port E Control Register 4 (PECR4)

Port E Control Register 4 (PECR4)

<P4 address: location H'FFFF 5510>



Bit	Abbreviation	After Reset	R	W	Description	
15	_	0	0	0	Reserved Bit	
					This bit is always read as "0". The write value should always be "0".	
14 to 12	PE15MD	000	R	W	PE15 Mode Bits	
					000: PE15 input/output (port)	
					001: D31 input/output (BSC)*1	
					010: TO27 output (ATU-IIIS)	
					011: DDA15 input (DRI)	
					100: PSLCLR output (PSEL)	
					101: Setting prohibited	
					1xx: Setting prohibited	
11	_	0	0	0	Reserved Bit	
					This bit is always read as "0". The write value should always be "0".	




Bit	Abbreviation	After Reset	R	W	Description
10 to 8	PE14MD	000	R	W	PE14 Mode Bits
					000: PE14 input/output (port)
					001: D30 input/output (BSC)*1
					010: TO26 output (ATU-IIIS)
					011: DDA14 input (DRI)
					100: PSLDATA3 output (PSEL)
					101: Setting prohibited
					11x: Setting prohibited
7	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
6 to 4	PE13MD	000	R	W	PE13 Mode Bits
					000: PE13 input/output (port)
					001: D29 input/output (BSC)*1
					010: TO25 output (ATU-IIIS)
					011: DDA13 input (DRI)
					100: PSLDATA2 output (PSEL)
					101: Setting prohibited
					11x: Setting prohibited
3	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
2 to 0	PE12MD	000	R	W	PE12 Mode Bits
					000: PE12 input/output (port)
					001: D28 input/output (BSC)*1
					010: TO24 output (ATU-IIIS)
					011: DDA12 input (DRI)
					100: PSLDATA1 output (PSEL)
					101: Setting prohibited
					11x: Setting prohibited

(2) Port E Control Register 3 (PECR3)

Port E Control Register 3 (PECR3)

<P4 address: location H'FFFF 5512>




<After Reset: H'0000>

on After Reset	ĸ	vv	Description
			·
0	0	0	Reserved Bit
			This bit is always read as "0". The write value should always be "0".
000	R	W	PE11 Mode Bits
			000: PE11 input/output (port)
			001: D27 input/output (BSC)*1
			010: TO23 output (ATU-IIIS)
			011: DDA11 input (DRI)
			100: PSLDATA0 output (PSEL)
			101: Setting prohibited
			11x: Setting prohibited
0	0	0	Reserved Bit
			This bit is always read as "0". The write value should always be "0".
000	R	W	PE10 Mode Bits
			000: PE10 input/output (port)
			001: D26 input/output (BSC)*1
			010: TO22 output (ATU-IIIS)
			011: DDA10 input (DRI)
			100: PSLCLKA output (PSEL)
			101: Setting prohibited
			11x: Setting prohibited
0	0	0	Reserved Bit
			This bit is always read as "0". The write value should always be "0".
000	R	W	PE9 Mode Bits
			000: PE9 input/output (port)
			001: D25 input/output (BSC)*1
			010: TO21 output (ATU-IIIS)
			011: DDA09 input (DRI)
			100: PSLCLKB output (PSEL)
			101: Setting prohibited
			11x: Setting prohibited
0	0	0	Reserved Bit
			This bit is always read as "0". The write value should always be "0".
000	R	W	PE8 Mode Bits
			000: PE8 input/output (port)
			001: D24 input/output (BSC)*1
			010: TO20 output (ATU-IIIS)
			011: DDA08 input (DRI)
			1xx: Setting prohibited
	0 000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

(3) Port E Control Register 2 (PECR2)

Port E Control Register 2 (PECR2)

<P4 address: location H'FFFF 5514>




<After Reset: H'0000>

Bit	Abbreviation	After Reset	R	W	Description
15	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
14 to 12	PE7MD	000	R	W	PE7 Mode Bits
					000: PE7 input/output (port)
					001: D23 input/output (BSC)*1
					010: PWMOFF2 input (ATU-IIIS)
					011: DDA07 input (DRI)
					1xx: Setting prohibited
11	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
10 to 8	PE6MD	000	R	W	PE6 Mode Bits
					000: PE6 input/output (port)
					001: D22 input/output (BSC)*1
					010: Setting prohibited
					011: DDA06 input (DRI)
					1xx: Setting prohibited
7	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
6 to 4	PE5MD	000	R	W	PE5 Mode Bits
					000: PE5 input/output (port)
					001: D21 input/output (BSC)*1
					010: Setting prohibited
					011: DDA05 input (DRI)
					1xx: Setting prohibited
3	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
2 to 0	PE4MD	000	R	W	PE4 Mode Bits
					000: PE4 input/output (port)
					001: D20 input/output (BSC)*1
					010: Setting prohibited
					011: DDA04 input (DRI)
					100: Setting prohibited

(4) Port E Control Register 1 (PECR1)

Port E Control Register 1 (PECR1)

<P4 address: location H'FFFF 5516>




<After Reset: H'0000>

Bit	Abbreviation	After Reset	R	W	Description
15	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
14 to 12	PE3MD	000	R	W	PE3 Mode Bits
					000: PE3 input/output (port)
					001: D19 input/output (BSC)*1
					010: Setting prohibited
					011: DDA03 input (DRI)
					1xx: Setting prohibited
11	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
10 to 8	PE2MD	000	R	W	PE2 Mode Bits
					000: PE2 input/output (port)
					001: D18 input/output (BSC)*1
					010: Setting prohibited
					011: DDA02 input (DRI)
					1xx: Setting prohibited
7	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
6 to 4	PE1MD	000	R	W	PE1 Mode Bits
					000: PE1 input/output (port)
					001: D17 input/output (BSC)*1
					010: Setting prohibited
					011: DDA01 input (DRI)
					1xx: Setting prohibited
3	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
2 to 0	PE0MD	000	R	W	PE0 Mode Bits
					000: PE0 input/output (port)
					001: D16 input/output (BSC)*1
					010: Setting prohibited
					011: DDA00 input (DRI)
					1xx: Setting prohibited

18.3.14 Port F Control Registers 1 and 2 (PFCR1 and PFCR2)

The PFCR1 and PFCR2 registers are used to select the functions of the multiplexed pins of port F.

(1) Port F Control Register 2 (PFCR2)



Bit	Abbreviation	After Reset	R	W	Description
15 to 7	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
6 to 4	PF5MD	000	R	W	PF5 Mode Bits
					000: PF5 input/output (port)
					001: SCL input/output (IIC3)
					01x: Setting prohibited
					100: Setting prohibited
					101: CTX3 output (CAN)
					11x: Setting prohibited
3	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
2 to 0	PF4MD	000	R	W	PF4 Mode Bits
					000: PF4 input/output (port)
					001: SDA input/output (IIC3)
					010: Setting prohibited
					011: DINA4 input (DRI)
					100: Setting prohibited
					101: CRX3 input (CAN)
					11x: Setting prohibited

(2) Port F Control Register 1 (PFCR1)

Port F Control Register 1 (PFCR1)

<P4 address: location H'FFFF 5616>

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	_		PF3MD)	_		PF2ME)	_		PF1MD)	_		PF0ME)]
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit	Abbreviation	After Reset	R	W	Description
15	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
14 to 12	PF3MD	000	R	W	PF3 Mode Bits
					000: PF3 input/output (port)
					001: CTX1 output (CAN)
					010: Setting prohibited
					011: DINA3 input (DRI)
					1xx: Setting prohibited
11	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
10 to 8	PF2MD	000	R	W	PF2 Mode Bits
					000: PF2 input/output (port)
					001: CRX1 input (CAN)
					010: TCLKA input (ATU-IIIS)
					011: DINA2 input (DRI)
					100: Setting prohibited
					101: Setting prohibited
					11x: Setting prohibited
7	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
6 to 4	PF1MD	000	R	W	PF1 Mode Bits
					000: PF1 input/output (port)
					001: CTX0 output (CAN)
					010: Setting prohibited
					011: DINA1 input (DRI)
					100: Setting prohibited
					101: DACK1# output (BSC)
					11x: Setting prohibited
3	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
2 to 0	PF0MD	000	R	W	PF0 Mode Bits
					000: PF0 input/output (port)
					001: CRX0 input (CAN)
					010: Setting prohibited
					011: DINA0 input (DRI)
					100: Setting prohibited
					101: DACK0# output (BSC)
					11x: Setting prohibited


18.3.15 Port G Control Registers 1 and 2 (PGCR1 and PGCR2)

The PGCR1 and PGCR2 registers are used to select the functions of the multiplexed pins of port G.

(1) Port G Control Register 2 (PGCR2)

Port G Control Register 2 (PGCR2)

<P4 address: location H'FFFF 5814>




Bit	Abbreviation	After Reset	R	W	Description
15	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
14 to 12	PG7MD	000	R	W	PG7 Mode Bits
					000: PG7 input/output (port)
					001: CTX2 output (CAN)
					010: TO47 output (ATU-IIIS)
					011: Setting prohibited
					100: AD1END output (ADC)
					101: IRQ4 input (INTC)
					11x: Setting prohibited
11	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
10 to 8	PG6MD	000	R	W	PG6 Mode Bits
					000: PG6 input/output (port)
					001: CRX2 input (CAN)
					010: TO46 output (ATU-IIIS)
					011: SSL03 output (RSPI)
					100: AD1TRG# input (ADC)
					101: Setting prohibited
					11x: Setting prohibited
7	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
6 to 4	PG5MD	000	R	W	PG5 Mode Bits
					000: PG5 input/output (port)
					001: IRQ3 input (INTC)
					010: TO45 output (ATU-IIIS)
					011: SSL02 output (RSPI)
					1xx: Setting prohibited
3	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".

Bit	Abbreviation	After Reset	R	W	Description
2 to 0	PG4MD	000	R	W	PG4 Mode Bits
					000: PG4 input/output (port)
					001: IRQ2 input (INTC)
					010: TO44 output (ATU-IIIS)
					011: SSL01 output (RSPI)
					1xx: Setting prohibited

(2) Port G Control Register 1 (PGCR1)

Port G Control Register 1 (PGCR1)

<P4 address: location H'FFFF 5816>



Bit	Abbreviation	After Reset	R	W	Description			
15	_	0	0	0	Reserved Bit			
					This bit is always read as "0". The write value should always be "0".			
14 to 12	PG3MD	000	R	W	PG3 Mode Bits			
					000: PG3 input/output (port)			
					001: Setting prohibited			
					010: TO43 output (ATU-IIIS)			
					011: SSL00 input/output (RSPI)			
					100: Setting prohibited			
					101: IRQ7 input (INTC)			
					11x: Setting prohibited			
11	_	0	0	0	Reserved Bit			
					This bit is always read as "0". The write value should always be "0".			
10 to 8	PG2MD	000	R	W	PG2 Mode Bits			
					000: PG2 input/output (port)			
					001: RSPCK0 input/output (RSPI)			
					010: TO42 output (ATU-IIIS)			
					011: Setting prohibited			
					1xx: Setting prohibited			
7	_	0	0	0	Reserved Bit			
					This bit is always read as "0". The write value should always be "0".			
6 to 4	PG1MD	000	R	W	PG1 Mode Bits			
					000: PG1 input/output (port)			
					001: MISO0 input/output (RSPI)			
					010: TO41 output (ATU-IIIS)			
					011: Setting prohibited			
					1xx: Setting prohibited			
3		0	0	0	Reserved Bit			
					This bit is always read as "0". The write value should always be "0".			

Bit	Abbreviation	After Reset	R	W	Description
2 to 0	PG0MD	000	R	W	PG0 Mode Bits
					000: PG0 input/output (port)
					001: MOSI0 input/output (RSPI)
					010: TO40 output (ATU-IIIS)
					011: Setting prohibited
					1xx: Setting prohibited


18.3.16 Port H Control Registers 1 to 4 (PHCR1 to PHCR4)

The PHCR1 to PHCR4 registers are used to select the functions of the multiplexed pins of port H.

(1) Port H Control Register 4 (PHCR4)

Port H Control Register 4 (PHCR4)

<P4 address: location H'FFFF 5910>



_	0	0	0	Reserved Bit
				This bit is always read as "0". The write value should always be "0".
PH15MD	000	R	W	PH15 Mode Bits
				000: PH15 input/output (port)
				001: DROD7 output (DRO)
				010: TO37 output (ATU-IIIS)
				011: DDC15 input (DRI)
				1xx: Setting prohibited
_	0	0	0	Reserved Bit
				This bit is always read as "0". The write value should always be "0".
PH14MD	000	R	W	PH14 Mode Bits
				000: PH14 input/output (port)
				001: DROD6 output (DRO)
				010: TO36 output (ATU-IIIS)
				011: DDC14 input (DRI)
				100: Setting prohibited
				101: IRQ1 input (INTC)
				11x: Setting prohibited
_	0	0	0	Reserved Bit
				This bit is always read as "0". The write value should always be "0".
PH13MD	000	R	W	PH13 Mode Bits
				000: PH13 input/output (port)
				001: DROD5 output (DRO)
				010: TO35 output (ATU-IIIS)
				011: DDC13 input (DRI)
				1xx: Setting prohibited
	—PH14MD	PH15MD 000 — 0 PH14MD 000 — 0	PH15MD 000 R - 0 0 PH14MD 000 R - 0 0	PH15MD 000 R W - 0 0 0 PH14MD 000 R W - 0 0 0 0

Bit	Abbreviation	After Reset	R	W	Description
3	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
2 to 0	PH12MD	000	R	W	PH12 Mode Bits
					000: PH12 input/output (port)
					001: DROD4 output (DRO)
					010: TO34 output (ATU-IIIS)
					011: DDC12 input (DRI)
					1xx: Setting prohibited

(2) Port H Control Register 3 (PHCR3)

Port H Control Register 3 (PHCR3)

<P4 address: location H'FFFF 5912>

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	_
	_	F	PH11MI)	_	I	PH10M	D	_		PH9ME)	_		PH8MD	١]
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	


Bit	Abbreviation	After Reset	R	W	Description
15	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
14 to 12	PH11MD	000	R	W	PH11 Mode Bits
					000: PH11 input/output (port)
					001: DROD3 output (DRO)
					010: TO33 output (ATU-IIIS)
					011: DDC11 input (DRI)
					1xx: Setting prohibited
11	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
10 to 8	PH10MD	000	R	W	PH10 Mode Bits
					000: PH10 input/output (port)
					001: DROD2 output (DRO)
					010: TO32 output (ATU-IIIS)
					011: DDC10 input (DRI)
-					1xx: Setting prohibited
7	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
6 to 4	PH9MD	000	R	W	PH9 Mode Bits
					000: PH9 input/output (port)
					001: DROD1 output (DRO)
					010: TO31 output (ATU-IIIS)
					011: DDC09 input (DRI)
					100: CTS2# input/output (SCIF)
					101: Setting prohibited
					11x: Setting prohibited

Bit	Abbreviation	After Reset	R	W	Description
3	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
2 to 0	PH8MD	000	R	W	PH8 Mode Bits
					000: PH8 input/output (port)
					001: DROD0 output (DRO)
					010: TO30 output (ATU-IIIS)
					011: DDC08 input (DRI)
					100: RTS2# input/output (SCIF)
					101: Setting prohibited
					11x: Setting prohibited

(3) Port H Control Register 2 (PHCR2)

Port H Control Register 2 (PHCR2)

<P4 address: location H'FFFF 5914>




Bit	Abbreviation	After Reset	R	W	Description
15	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
14 to 12	PH7MD	000	R	W	PH7 Mode Bits
					000: PH7 input/output (port)
					001: DROD15 output (DRO)
					010: TO27 output (ATU-IIIS)
					011: DDC07 input (DRI)
					100: TIA03 input (ATU-IIIS)
					101: Setting prohibited
					11x: Setting prohibited
11	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
10 to 8	PH6MD	000	R	W	PH6 Mode Bits
					000: PH6 input/output (port)
					001: DROD14 output (DRO)
					010: TO26 output (ATU-IIIS)
					011: DDC06 input (DRI)
					100: TIA02 input (ATU-IIIS)
					101: Setting prohibited
					11x: Setting prohibited
7	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".

Bit	Abbreviation	After Reset	R	W	Description
6 to 4	PH5MD	000	R	W	PH5 Mode Bits
					000: PH5 input/output (port)
					001: DROD13 output (DRO)
					010: TO25 output (ATU-IIIS)
					011: DDC05 input (DRI)
					100: TIA01 input (ATU-IIIS)
					101: Setting prohibited
					11x: Setting prohibited
3	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
2 to 0	PH4MD	000	R	W	PH4 Mode Bits
					000: PH4 input/output (port)
					001: DROD12 output (DRO)
					010: TO24 output (ATU-IIIS)
					011: DDC04 input (DRI)
					100: TIA00 input (ATU-IIIS)
					101: Setting prohibited
					11x: Setting prohibited

(4) Port H Control Register 1 (PHCR1)

Port H Control Register 1 (PHCR1)

<P4 address: location H'FFFF 5916>



Bit	Abbreviation	After Reset	R	W	Description
15	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
14 to 12	PH3MD	000	R	W	PH3 Mode Bits
					000: PH3 input/output (port)
					001: DROD11 output (DRO)
					010: TO23 output (ATU-IIIS)
					011: DDC03 input (DRI)
					100: TIF1B input (ATU-IIIS)
					101: Setting prohibited
					11x: Setting prohibited
11	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".

Bit	Abbreviation	After Reset	R	w	Description					
10 to 8	PH2MD	000	R	W	PH2 Mode Bits					
					000: PH2 input/output (port)					
					001: DROD10 output (DRO)					
					010: TO22 output (ATU-IIIS)					
					011: DDC02 input (DRI)					
					100: TIF1A input (ATU-IIIS)					
					101: Setting prohibited					
					11x: Setting prohibited					
7	_	0	0	0	Reserved Bit					
					This bit is always read as "0". The write value should always be "0".					
6 to 4	6 to 4 PH1MD 000 R W PH1 Mode Bits		PH1 Mode Bits							
					000: PH1 input/output (port)					
					001: DROD9 output (DRO)					
					010: TO21 output (ATU-IIIS)					
					010: TO21 output (ATU-IIIS) 011: DDC01 input (DRI)					
					100: TIF0B input (ATU-IIIS)					
					101: Setting prohibited					
					11x: Setting prohibited					
3	_	0	0	0	Reserved Bit					
					This bit is always read as "0". The write value should always be "0".					
2 to 0	PH0MD	000	R	W	PH0 Mode Bits					
					000: PH0 input/output (port)					
					001: DROD8 output (DRO)					
					010: TO20 output (ATU-IIIS)					
					011: DDC00 input (DRI)					
					100: TIF0A input (ATU-IIIS)					
					101: Setting prohibited					
					11x: Setting prohibited					


18.3.17 Port J Control Registers 1 to 4 (PJCR1 to PJCR4)

The PJCR1 to PJCR4 registers are used to select the functions of the multiplexed pins of port J.

(1) Port J Control Register 4 (PJCR4)

Port J Control Register 4 (PJCR4)

<P4 address: location H'FFFF 5A10>




Bit	Abbreviation	After Reset	R	W	Description
15	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
14 to 12	PJ15MD	000	R	W	PJ15 Mode Bits
					000: PJ15 input/output (port)
					001: SCK1 input/output (SCIF)
					010: PSPCK1 output (RSPI)
					011: DDC25 input (DRI)
					1xx: Setting prohibited
11	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
10 to 8	PJ14MD	000	R	W	PJ14 Mode Bits
					000: PJ14 input/output (port)
					001: TXD1 output (SCIF)
					010: MOSI1 input/output (RSPI)
					011: DDC24 input (DRI)
					1xx: Setting prohibited
7	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
6 to 4	PJ13MD	000	R	W	PJ13 Mode Bits
					000: PJ13 input/output (port)
					001: RXD1 input (SCIF)
					010: MISO1 input/output (RSPI)
					011: DDC23 input (DRI)
					1xx: Setting prohibited
3	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
2 to 0	PJ12MD	000	R	W	PJ12 Mode Bits
					000: PJ12 input/output (port)
					001: SCK0 input/output (SCIF)
					010: TCLKB input (ATU-IIIS)
					011: DDC22 input (DRI)
					100: Setting prohibited
					101: IRQ0 input (INTC)
					11x: Setting prohibited

(2) Port J Control Register 3 (PJCR3)

Port J Control Register 3 (PJCR3)

<P4 address: location H'FFFF 5A12>



Bit	Abbreviation	After Reset	R	W	Description
15	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
14 to 12	PJ11MD	000	R	W	PJ11 Mode Bits
					000: PJ11 input/output (port)
					001: TXD0 output (SCIF)
					010: Setting prohibited
					011: DDC21 input (DRI)
					100: AD0END output (ADC)
					101: Setting prohibited
					11x: Setting prohibited
11	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
10 to 8	PJ10MD	000	R	W	PJ10 Mode Bits
					000: PJ10 input/output (port)
					001: RXD0 input (SCIF)
					010: PWMOFF4 input (ATU-IIIS)
					011: DDC20 input (DRI)
					100: AD0TRG# input (ADC)
					101: Setting prohibited
					11x: Setting prohibited
7	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
6 to 4	PJ9MD	000	R	W	PJ9 Mode Bits
					000: PJ9 input/output (port)
					001: Setting prohibited
					010: Setting prohibited
					011: DDC19 input (DRI)
					100: CTS1# input/output (SCIF)
					101: IRQ2 input (INTC)
					11x: Setting prohibited
3	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".

Bit	Abbreviation	After Reset	R	W	Description	
2 to 0	PJ8MD	000	R	W	PJ8 Mode Bits	
					000: PJ8 input/output (port)	
					001: IRQ4 input (INTC)	
					010: Setting prohibited	
					011: DDC18 input (DRI)	
					100: RTS1# input/output (SCIF)	
					101: Setting prohibited	
					11x: Setting prohibited	

(3) Port J Control Register 2 (PJCR2)

Port J Control Register 2 (PJCR2)

<P4 address: location H'FFFF 5A14>



Bit	Abbreviation	After Reset	R	W	Description					
15	_	0	0	0	Reserved Bit					
					This bit is always read as "0". The write value should always be "0".					
14 to 12	PJ7MD	000	R	W	PJ7 Mode Bits					
					000: PJ7 input/output (port)					
					001: CTX3 output (CAN)					
					010: TIF2B input (ATU-IIIS)					
					011: DDC17 input (DRI)					
					100: TXD2 output (SCIF)					
					101: Setting prohibited					
					11x: Setting prohibited					
11	_	0	0	0	Reserved Bit					
					This bit is always read as "0". The write value should always be "0".					
10 to 8	PJ6MD	000	R	W	PJ6 Mode Bits					
					000: PJ6 input/output (port)					
					001: CRX3 input (CAN)					
					010: TIF2A input (ATU-IIIS)					
					011: DDC16 input (DRI)					
					100: RXD2 input (SCIF)					
					101: TIA04 input (ATU-IIIS)					
					11x: Setting prohibited					
7	_	0	0	0	Reserved Bit					
					This bit is always read as "0". The write value should always be "0".					

Bit	Abbreviation	After Reset	R	W	Description						
6 to 4	PJ5MD	000	R	W	PJ5 Mode Bits						
					000: PJ5 input/output (port)						
					001: CTX2 output (CAN)						
					010: FTXENB output (FlexRay)						
					011: Setting prohibited						
					00: SCK2 input/output (SCIF)						
					101: Setting prohibited						
					111: Setting prohibited						
3	_	0	0	0	Reserved Bit						
					This bit is always read as "0". The write value should always be "0".						
2 to 0	PJ4MD	000	R	W	PJ4 Mode Bits						
					000: PJ4 input/output (port)						
					001: CRX2 input (CAN)						
					010: FTXENA output (FlexRay)						
					011: Setting prohibited						
					100: CTS0# input/output (SCIF)						
					101: Setting prohibited						
					111: Setting prohibited						

Note: • On the SH7451 Group, do not select the FlexRay-related pins (FRXA, FTXA, FRXB, FTXB, FTXENA, and FTXENB).

(4) Port J Control Register 1 (PJCR1)

Port J Control Register 1 (PJCR1)

<P4 address: location H'FFFF 5A16>



Bit	Abbreviation	After Reset	R	W	Description					
15	_	0	0	0	Reserved Bit					
					This bit is always read as "0". The write value should always be "0".					
14 to 12	PJ3MD	000	R	W	PJ3 Mode Bits					
					000: PJ3 input/output (port)					
					001: CTX1 output (CAN)					
					010: FTXB output (FlexRay)					
					011: Setting prohibited					
					100: RTS0# input/output (SCIF)					
					101: Setting prohibited					
					111: Setting prohibited					
11	_	0	0	0	Reserved Bit					
					This bit is always read as "0". The write value should always be "0".					

Bit	Abbreviation	After Reset	R	W	Description
10 to 8	PJ2MD	000	R	W	PJ2 Mode Bits
					000: PJ2 input/output (port)
					001: CRX1 input (CAN)
					010: FRXB input (FlexRay)
					011: Setting prohibited
					1xx: Setting prohibited
7	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
6 to 4	PJ1MD	000	R	W	PJ1 Mode Bits
					000: PJ1 input/output (port)
					001: CTX0 output (CAN)
					010: FTXA output (FlexRay)
					011: Setting prohibited
					1xx: Setting prohibited
3	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
2 to 0	PJ0MD	000	R	W	PJ0 Mode Bits
					000: PJ0 input/output (port)
					001: CRX0 input (CAN)
					010: FRXA input (FlexRay)
					011: Setting prohibited
					1xx: Setting prohibited

Note: • On the SH7451 Group, do not select the FlexRay-related pins (FRXA, FTXA, FRXB, FTXB, FTXENA, and FTXENB).


18.3.18 Port K Control Registers 1 to 4 (PKCR1 to PKCR4)

The PKCR1 to PKCR4 registers are used to select the functions of the multiplexed pins of port K.

(1) Port K Control Register 4 (PKCR4)

Port K Control Register 4 (PKCR4)

<P4 address: location H'FFFF 5C10>



Bit	Abbreviation	After Reset	R	W	Description
15 to 11	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
10 to 8	PK14MD	000	R	W	PK14 Mode Bits
					000: PK14 input/output (port)
					001: AUDRSYN# input (AUDR)
					01x: Setting prohibited
					1xx: Setting prohibited
7	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
6 to 4	PK13MD	000	R	W	PK13 Mode Bits
					000: PK13 input/output (port)
					001: AUDRCLK input (AUDR)
					01x: Setting prohibited
					1xx: Setting prohibited
3	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
2 to 0	PK12MD	000	R	W	PK12 Mode Bits
					000: PK12 input/output (port)
					001: AUDRD3 input/output (AUDR)
					01x: Setting prohibited
					1xx: Setting prohibited

(2) Port K Control Register 3 (PKCR3)

Port K Control Register 3 (PKCR3)

<P4 address: location H'FFFF 5C12>

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	PK11MD		_	PK10MD		_	PK9MD		_		PK8MD				
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Abbreviation	After Reset	R	W	Description
15	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
14 to 12	PK11MD	000	R	W	PK11 Mode Bits
					000: PK11 input/output (port)
					001: AUDRD2 input/output (AUDR)
					01x: Setting prohibited
					1xx: Setting prohibited
11	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
10 to 8	PK10MD	000	R	W	PK10 Mode Bits
					000: PK10 input/output (port)
					001: AUDRD1 input/output (AUDR)
					01x: Setting prohibited
					100: CTS3# input/output (SCIF)
					101: Setting prohibited
					11x: Setting prohibited
7		0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
6 to 4	PK9MD	000	R	W	PK9 Mode Bits
					000: PK9 input/output (port)
					001: AUDRD0 input/output (AUDR)
					01x: Setting prohibited
					100: RTS3# input/output (SCIF)
					101: Setting prohibited
					11x: Setting prohibited
3	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
2 to 0	PK8MD	000	R	W	PK8 Mode Bits
					000: PK8 input/output (port)
					001: DREQ2 input (DMAC)
					01x: Setting prohibited
					1xx: Setting prohibited

(3) Port K Control Register 2 (PKCR2)

Port K Control Register 2 (PKCR2)

<P4 address: location H'FFFF 5C14>


Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	_	PK7MD		_	PK6MD		_	PK5MD			_	PK4MD					
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit	Abbreviation	After Reset	R	W	Description
15	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
14 to 12	PK7MD	000	R	W	PK7 Mode Bits
					000: PK7 input/output (port)
					001: AUDREVT# output (AUDR)
					01x: Setting prohibited
					100: SCK3 input/output (SCIF)
					101: Setting prohibited
					11x: Setting prohibited
11	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
10 to 8	PK6MD	000	R	W	PK6 Mode Bits
					000: PK6 input/output (port)
					001: Setting prohibited
					01x: Setting prohibited
					100: TXD3 output (SCIF)
					101: Setting prohibited
					11x: Setting prohibited
7	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
6 to 4	PK5MD	000	R	W	PK5 Mode Bits
					000: PK5 input/output (port)
					001: Setting prohibited
					010: Setting prohibited
					011: DINC4 input (DRI)
					100: RXD3 input (SCIF)
					101: Setting prohibited
					11x: Setting prohibited
3	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
2 to 0	PK4MD	000	R	W	PK4 Mode Bits
					000: PK4 input/output (port)
					001: Setting prohibited
					010: Setting prohibited
					011: DINC3 input (DRI)
					1xx: Setting prohibited

(4) Port K Control Register 1 (PKCR1)

Port K Control Register 1 (PKCR1)

<P4 address: location H'FFFF 5C16>



Bit	Abbreviation	After Reset	R	W	Description
15	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
14 to 12	PK3MD	000	R	W	PK3 Mode Bits
					000: PK3 input/output (port)
					001: Setting prohibited
					010: SSL13 output (RSPI)
					011: DINC2 input (DRI)
					100: DREQ1 input (DMAC)
					101: Setting prohibited
					11x: Setting prohibited
11	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
10 to 8	PK2MD	000	R	W	PK2 Mode Bits
					000: PK2 input/output (port)
					001: Setting prohibited
					010: SSL12 output (RSPI)
					011: DINC1 input (DRI)
					100: DACK3# output (BSC)
					101: Setting prohibited
					11x: Setting prohibited
7	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
6 to 4	PK1MD	000	R	W	PK1 Mode Bits
					000: PK1 input/output (port)
					001: Setting prohibited
					010: SSL11 output (RSPI)
					011: DINC0 input (DRI)
					100: DACK2# output (BSC)
					101: Setting prohibited
					11x: Setting prohibited
3	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".

Bit	Abbreviation	After Reset	R	W	Description
2 to 0	PK0MD	000	R	W	PK0 Mode Bits
					000: PK0 input/output (port)
					001: IRQ5 input (INTC)
					010: SSL10 input/output (RSPI)
					011: Setting prohibited
					1xx: Setting prohibited

18.3.19 Port L Control Registers 1 to 3 (PLCR1 to PLCR3)

The PLCR1 to PLCR3 registers are used to select the functions of the multiplexed pins of port L.

(1) Port L Control Register 3 (PLCR3)



<P4 address: location H'FFFF 5D12>



Bit	Abbreviation	After Reset	R	W	Description
15 to 7	_	All 0	0	0	Reserved Bits
					These bits are read as "0". The write value should always be "0".
6 to 4	PL9MD	000	R	W	PL9 Mode Bits
					000: PL9 input/output (port)
					001: TIA15 input (ATU-IIIS)
					010: Setting prohibited
					011: DDC31 input (DRI)
					1xx: Setting prohibited
3	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
2 to 0	PL8MD	000	R	W	PL8 Mode Bits
					000: PL8 input/output (port)
					001: TIA14 input (ATU-IIIS)
					010: IRQ7 input (INTC)
					011: DDC30 input (DRI)
					100: DREQ3 input (DMAC)
					101: Setting prohibited
					11x: Setting prohibited

(2) Port L Control Register 2 (PLCR2)

Port L Control Register 2 (PLCR2)

<P4 address: location H'FFFF 5D14>

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	_		PL7MD	1	_		PL6ME)	_		PL5MD)	_		PL4MD		
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit	Abbreviation	After Reset	R	W	Description
15	_	0	0	0	Reserved Bit
					This bit is read as "0". The write value should always be "0".
14 to 12	PL7MD	000	R	W	PL7 Mode Bits
					000: PL7 input/output (port)
					001: TIA13 input (ATU-IIIS)
					010: TIF1B input (ATU-IIIS)
					011: DDC29 input (DRI)
					1xx: Setting prohibited
11	_	0	0	0	Reserved Bit
					This bit is read as "0". The write value should always be "0".
10 to 8	PL6MD	000	R	W	PL6 Mode Bits
					000: PL6 input/output (port)
					001: TIA12 input (ATU-IIIS)
					010: TIF1A input (ATU-IIIS)
					011: DDC28 input (DRI)
					1xx: Setting prohibited
7	_	0	0	0	Reserved Bit
					This bit is read as "0". The write value should always be "0".
6 to 4	PL5MD	000	R	W	PL5 Mode Bits
					000: PL5 input/output (port)
					001: TIA11 input (ATU-IIIS)
					010: TIF0B input (ATU-IIIS)
					011: DDC27 input (DRI)
					1xx: Setting prohibited
3	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
2 to 0	PL4MD	000	R	W	PL4 Mode Bits
					000: PL4 input/output (port)
					001: TIA10 input (ATU-IIIS)
					010: TIF0A input (ATU-IIIS)
					011: DDC26 input (DRI)
					1xx: Setting prohibited

(3) Port L Control Register 1 (PLCR1)

Port L Control Register 1 (PLCR1)

<P4 address: location H'FFFF 5D16>

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	_		PL3MD	1	_		PL2MD)	_		PL1MD)	_		PL0MD		
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Bit	Abbreviation	After Reset	R	W	Description
15	_	0	0	0	Reserved Bit
					This bit is read as "0". The write value should always be "0".
14 to 12	PL3MD	000	R	W	PL3 Mode Bits
					000: PL3 input/output (port)
					001: Setting prohibited
					010: IRQ6 input (INTC)
					011: Setting prohibited
					1xx: Setting prohibited
11	_	0	0	0	Reserved Bit
					This bit is read as "0". The write value should always be "0".
10 to 8	PL2MD	000	R	W	PL2 Mode Bits
					000: PL2 input/output (port)
					001: DROWR output (DRO)
					01x: Setting prohibited
					1xx: Setting prohibited
7	_	0	0	0	Reserved Bit
					This bit is read as "0". The write value should always be "0".
6 to 4	PL1MD	000	R	W	PL1 Mode Bits
					000: PL1 input/output (port)
					001: CTX4 output (CAN)
					01x: Setting prohibited
					1xx: Setting prohibited
3	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
2 to 0	PL0MD	000	R	W	PL0 Mode Bits
					000: PL0 input/output (port)
					001: CRX4 input (CAN)
					01x: Setting prohibited
					100: Setting prohibited
					101: IRQ3 input (INTC)
					11x: Setting prohibited


18.3.20 Port M Control Registers 1 to 4 (PMCR1 to PMCR4)

The PMCR1 to PMCR4 registers are used to select the functions of the multiplexed pins of port M.

(1) Port M Control Register 4 (PMCR4)

Port M Control Register 4 (PMCR4)

<P4 address: location H'FFFF 5E10>




<After Reset: H'1111>

Bit	Abbreviation	After Reset	R	W	Description
15	_	0	0	0	Reserved Bit
					This bit is read as "0". The write value should always be "0".
14 to 12	PM15MD	001	R	W	PM15 Mode Bits
					000: PM15 input (port)
					001: AD0IN15 input (ADC)
					01x: Setting prohibited
					1xx: Setting prohibited
11	_	0	0	0	Reserved Bit
					This bit is read as "0". The write value should always be "0".
10 to 8	PM14MD	001	R	W	PM14 Mode Bits
					000: PM14 input (port)
					001: AD0IN14 input (ADC)
					01x: Setting prohibited
					1xx: Setting prohibited
7		0	0	0	Reserved Bit
					This bit is read as "0". The write value should always be "0".
6 to 4	PM13MD	001	R	W	PM13 Mode Bits
					000: PM13 input (port)
					001: AD0IN13 input (ADC)
					01x: Setting prohibited
					1xx: Setting prohibited
3	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
2 to 0	PM12MD	001	R	W	PM12 Mode Bits
					000: PM12 input (port)
					001: AD0IN12 input (ADC)
					01x: Setting prohibited
					1xx: Setting prohibited

(2) Port M Control Register 3 (PMCR3)

Port M Control Register 3 (PMCR3)

<P4 address: location H'FFFF 5E12>




<After Reset: H'1111>

Bit	Abbreviation	After Reset	R	W	Description
15	_	0	0	0	Reserved Bit
					This bit is read as "0". The write value should always be "0".
14 to 12	PM11MD	001	R	W	PM11 Mode Bits
					000: PM11 input (port)
					001: AD0IN11 input (ADC)
					01x: Setting prohibited
					1xx: Setting prohibited
11	_	0	0	0	Reserved Bit
					This bit is read as "0". The write value should always be "0".
10 to 8	PM10MD	001	R	W	PM10 Mode Bits
					000: PM10 input (port)
					001: AD0IN10 input (ADC)
					01x: Setting prohibited
					1xx: Setting prohibited
7	_	0	0	0	Reserved Bit
					This bit is read as "0". The write value should always be "0".
6 to 4	PM9MD	001	R	W	PM9 Mode Bits
					000: PM9 input (port)
					001: AD0IN9 input (ADC)
					01x: Setting prohibited
					1xx: Setting prohibited
3	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
2 to 0	PM8MD	001	R	W	PM8 Mode Bits
					000: PM8 input (port)
					001: AD0IN8 input (ADC)
					01x: Setting prohibited
					1xx: Setting prohibited

(3) Port M Control Register 2 (PMCR2)

Port M Control Register 2 (PMCR2)

<P4 address: location H'FFFF 5E14>



<After Reset: H'1111>


Bit	Abbreviation	After Reset	R	W	Description
15	_	0	0	0	Reserved Bit
					This bit is read as "0". The write value should always be "0".
14 to 12	PM7MD	001	R	W	PM7 Mode Bits
					000: PM7 input (port)
					001: AD0IN7 input (ADC)
					01x: Setting prohibited
					1xx: Setting prohibited
11	_	0	0	0	Reserved Bit
					This bit is read as "0". The write value should always be "0".
10 to 8	PM6MD	001	R	W	PM6 Mode Bits
					000: PM6 input (port)
					001: AD0IN6 input (ADC)
					01x: Setting prohibited
					1xx: Setting prohibited
7	_	0	0	0	Reserved Bit
					This bit is read as "0". The write value should always be "0".
6 to 4	PM5MD	001	R	W	PM5 Mode Bits
					000: PM5 input (port)
					001: AD0IN5 input (ADC)
					01x: Setting prohibited
					1xx: Setting prohibited
3	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
2 to 0	PM4MD	001	R	W	PM4 Mode Bits
					000: PM4 input (port)
					001: AD0IN4 input (ADC)
					01x: Setting prohibited
					1xx: Setting prohibited



(4) Port M Control Register 1 (PMCR1)

Port M Control Register 1 (PMCR1)

<P4 address: location H'FFFF 5E16>



<After Reset: H'1111>

Bit	Abbreviation	After Reset	R	W	Description
15	_	0	0	0	Reserved Bit
					This bit is read as "0". The write value should always be "0".
14 to 12	PM3MD	001	R	W	PM3 Mode Bits
					000: PM3 input (port)
					001: AD0IN3 input (ADC)
					01x: Setting prohibited
					1xx: Setting prohibited
11	_	0	0	0	Reserved Bit
					This bit is read as "0". The write value should always be "0".
10 to 8	PM2MD	001	R	W	PM2 Mode Bits
					000: PM2 input (port)
					001: AD0IN2 input (ADC)
					01x: Setting prohibited
					1xx: Setting prohibited
7	_	0	0	0	Reserved Bit
					This bit is read as "0". The write value should always be "0".
6 to 4	PM1MD	001	R	W	PM1 Mode Bits
					000: PM1 input (port)
					001: AD0IN1 input (ADC)
					01x: Setting prohibited
					1xx: Setting prohibited
3	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
2 to 0	PM0MD	001	R	W	PM0 Mode Bits
					000: PM0 input (port)
					001: AD0IN0 input (ADC)
					01x: Setting prohibited
					1xx: Setting prohibited



18.3.21 Port N Control Registers 1 and 2 (PNCR1 and PNCR2)

The PNCR1 and PNCR2 registers are used to select the functions of the multiplexed pins of port N.

(1) Port N Control Register 2 (PNCR2)

Port N Control Register 2 (PNCR2)

<P4 address: location H'FFFF 5F14>

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_		PN7ME)			PN6ME)	_		PN5ME)	_		PN4MD	١
fter Reset:	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1


<After Reset: H'1111>

Bit	Abbreviation	After Reset	R	W	Description
15	_	0	0	0	Reserved Bit
					This bit is read as "0". The write value should always be "0".
14 to 12	PN7MD	001	R	W	PN7 Mode Bits
					000: PN7 input (port)
					001: AD1IN7 input (ADC)
					01x: Setting prohibited
					1xx: Setting prohibited
11	_	0	0	0	Reserved Bit
					This bit is read as "0". The write value should always be "0".
10 to 8	PN6MD	001	R	W	PN6 Mode Bits
					000: PN6 input (port)
					001: AD1IN6 input (ADC)
					01x: Setting prohibited
					1xx: Setting prohibited
7		0	0	0	Reserved Bit
					This bit is read as "0". The write value should always be "0".
6 to 4	PN5MD	001	R	W	PN5 Mode Bits
					000: PN5 input (port)
					001: AD1IN5 input (ADC)
					01x: Setting prohibited
					1xx: Setting prohibited
3		0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
2 to 0	PN4MD	001	R	W	PN4 Mode Bits
					000: PN4 input (port)
					001: AD1IN4 input (ADC)
					01x: Setting prohibited
					1xx: Setting prohibited

(2) Port N Control Register 1 (PNCR1)

Port N Control Register 1 (PNCR1)

<P4 address: location H'FFFF 5F16>



<After Reset: H'1111>

Bit	Abbreviation	After Reset	R	W	Description
15	_	0	0	0	Reserved Bit
					This bit is read as "0". The write value should always be "0".
14 to 12	PN3MD	001	R	W	PN3 Mode Bits
					000: PN3 input (port)
					001: AD1IN3 input (ADC)
					01x: Setting prohibited
					1xx: Setting prohibited
11	_	0	0	0	Reserved Bit
					This bit is read as "0". The write value should always be "0".
10 to 8	PN2MD	001	R	W	PN2 Mode Bits
					000: PN2 input (port)
					001: AD1IN2 input (ADC)
					01x: Setting prohibited
					1xx: Setting prohibited
7	_	0	0	0	Reserved Bit
					This bit is read as "0". The write value should always be "0".
6 to 4	PN1MD	001	R	W	PN1 Mode Bits
					000: PN1 input (port)
					001: AD1IN1 input (ADC)
					01x: Setting prohibited
					1xx: Setting prohibited
3	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
2 to 0	PN0MD	001	R	W	PN0 Mode Bits
					000: PN0 input (port)
					001: AD1IN0 input (ADC)
					01x: Setting prohibited
					1xx: Setting prohibited




18.3.22 Port DRI Input Channel Switching Register (PDRIR)

The PDRIR register is used to select the DRI channels (DRI0 to DRI2) used for data input to the DRI pins.

Port DRI input channel switching register (PDRIR)

<P4 address: location H'FFFF 5340>



Bit	Abbreviation	After Reset	R	W	Description
7, 6	_	All 0	0	0	Reserved Bits
					These bits are read as "0". The write value should always be "0".
5, 4	PDRI2MD	00	R	W	PDRI2 Mode Bits
					Select the pins on which input to DRI2 is applied.
					00: Input on pins DINA0 to DINA4 and DDA00 to DDA31
					01: Input on pins DINB0 to DINB4 and DDB00 to DDB31
					10: Input on pins DINC0 to DINC4 and DDC00 to DDC31
					11: Setting prohibited
3, 2	PDRI1MD	00	R	W	PDRI1 Mode Bits
					Select the pins on which input to DRI1 is applied.
					00: Input on pins DINA0 to DINA4 and DDA00 to DDA31
					01: Input on pins DINB0 to DINB4 and DDB00 to DDB31
					10: Input on pins DINC0 to DINC4 and DDC00 to DDC31
					11: Setting prohibited
1, 0	PDRI0MD	00	R	W	PDRI0 Mode Bits
					Select the pins on which input to DRI0 is applied.
					00: Input on pins DINA0 to DINA4 and DDA00 to DDA31
					01: Input on pins DINB0 to DINB4 and DDB00 to DDB31
					10: Input on pins DINC0 to DINC4 and DDC00 to DDC31
					11: Setting prohibited

18.4 I/O Port Initial Setting Procedure Examples

Examples of initial setting procedures for I/O port related registers are shown below.

(1) Setting procedure when using pins as input ports

- Setting of port m control register n (PmCRn)
 Set the pins to port operation (after reset cancellation, port operation).
- 2. Setting of port m I/O register (PmIOR)
 Set the port pins to input operation (after reset cancellation, input operation).
- 3. Setting of port m input threshold value switching register (PmLVR) Set the input threshold value (port input enabled).

(2) Setting procedure when using pins as output ports


- Setting of port m control register n (PmCRn)
 Set the pins to port operation (after reset cancellation, port operation).
- 2. Setting of port m data register (PmDR) Set the output data.
- 3. Setting of port m driving ability setting register (PmDSR) Set the drive capacity of the output pins.
- 4. Setting of port m I/O register (PmIOR) Set the port pins to output operation.

(3) Setting procedure when using pins as peripheral function inputs

- Setting of port m input threshold value switching register (PmLVR)
 Set the input threshold value (port input enabled).
- Setting of port m control register n (PmCRn)Set the pins to peripheral function operation.

(4) Setting procedure when using pins as peripheral function outputs

- 1. Setting of port m driving ability setting register (PmDSR) Set the drive capacity of the output pins.
- 2. Setting of port m control register n (PmCRn) Set the pins to peripheral function operation.





18.5 Port Peripheral Circuits

Figures 18.1 to 18.12 show port peripheral circuit diagrams.

• Applicable ports

PA0 to PA15, PB0 to PB6, PC0 to PC15, PD0 to PD15, PE0 to PE15, PF0 to PF3, PG4, PG5, PH0 to PH15, PJ0, PJ2, PJ6 to PJ15, PK0 to PK14, PL0 to PL9




Figure 18.1 Port Peripheral Circuit Diagram (Input/Output Ports 1)

Applicable ports
 PG0 to PG3, PG6, PG7, PJ1, PJ3, PJ4, PJ5




Figure 18.2 Port Peripheral Circuit Diagram (Input/Output Ports 2)

 Applicable ports PF4, PF5




Figure 18.3 Port Peripheral Circuit Diagram (Input/Output Ports 3)

• Applicable ports ASEBRK#/BRKACK




Figure 18.4 Port Peripheral Circuit Diagram (Input/Output Ports 4)

Applicable ports (port input and analog input)
 PM0 to PM15, PN0 to PN7




Figure 18.5 Port Peripheral Circuit Diagram (Input Port 1)

Applicable ports (with noise canceller function)
 NMI, RESET#




Figure 18.6 Port Peripheral Circuit Diagram (Input Port 2)

 Applicable ports (with pull-up function) MPMD, DET3OR5




Figure 18.7 Port Peripheral Circuit Diagram (Input Port 3)

• Applicable ports (with pull-down function) MD0 to MD2, FWE




Figure 18.8 Port Peripheral Circuit Diagram (Input Port 4)

Applicable ports TMS, TDI, TRST#




Figure 18.9 Port Peripheral Circuit Diagram (Input Port 5)

• Applicable port (clock input) TCK




Figure 18.10 Port Peripheral Circuit Diagram (Input Port 6)

• Applicable ports (clock input and clock output) EXTAL, XTAL




Figure 18.11 Port Peripheral Circuit Diagram (Input Port and Output Port)

Applicable Ports TDO, WDTOVF#




Figure 18.12 Port Peripheral Circuit Diagram (Output Port 1)

18.6 Usage Notes

18.6.1 Port Input Disable Function

To use the input function of a port on which input is disabled after the reset state is released, it is necessary to enable input by setting the port input level settings bits in the port input threshold value switching register to a value other than "B'0xxx". When port input is disabled, the state is equivalent to when a "H" level input is being received on the pin. Therefore, selecting the peripheral input function in the port operation mode register while input is disabled can result in unintended operation caused by "H" level input.

18.6.2 Peripheral Function Input When Pins are Set as General Port Pins

When the peripheral function input/general port pins listed below are set as general port pins in the operation mode register, the peripheral function input is "H" level. Therefore, when an "L" level signal is being input to a peripheral function input pin, an edge signal is input to the peripheral function input when the operation mode register is manipulated.

CRX0 to CRX4, RXD0 to RXD3, RTS0# to RTS3#, CTS0# to CTS3#, SDA, SCL, AD0TRG#, AD1TRG#, IRQ0 to IRQ7, WAIT#, AUDRSYN#

When peripheral function input/general port pins other than the above are set as general port pins in the operation mode register, the peripheral function input is "L" level.



Section 19 Bus State Controller (BSC)

The external bus state controller outputs control signals to external devices and external memory connected to the CS0 to CS2 external address spaces. This allows SRAM, byte control SRAM, and other external devices to be directly connected to this MCU. For details on the external address space, see section 7, Memory Management Unit (MMU) and section 11, Address Space.

19.1 Overview

- Supports up to 64 Mbytes of linear space access for each of the CS0 to CS2 spaces.
 The CS0 spaces is 32 Mbytes in ROM enabled extension mode.
- The data bus width (8, 16, or 32 bits) can be selected for each space.
- Either SRAM or byte control SRAM can be selected for each space.
- Wait state insertion control is provided for each space.
- The idle cycle can be set independently for the following 5 types of continuous access: read-write (both for the same space and for different spaces), read-read (both for the same space and for different spaces), and when the first cycle is write.

Figure 19.1 shows the BSC block diagram.




Figure 19.1 Block Diagram of BSC

19.2 Input/Output Pins

Table 19.1 lists the BSC pin configuration.

Pin switching is required for pins which are multiplexed with other functions. For details, see section 18, I/O Ports and Pin Function Unit.

Table 19.1 Pin Configuration

Pin Name	I/O	Function
A25 to A0	Output	External address bus
D31 to D0	I/O	External data bus
CS0# to CS2#	Output	Chip select
RD_WR#	Output	Read or write signal (This signal can be connected to the WE pin when byte control SRAM is used.)
RD#	Output	Read pulse signal (read data output enable signal)
WE3#	Output	Byte write command for D31 to D24. Byte select command when byte control SRAM is used.
WE2#	Output	Byte write command for D23 to D16. Byte select command when byte control SRAM is used.
WE1#	Output	Byte write command for D15 to D8. Byte select command when byte control SRAM is used.
WE0#	Output	Byte write command for D7 to D0. Byte select command when byte control SRAM is used.
WAIT#	Input	External wait input
BS#	Output	Bus cycle start signal

19.3 Register Descriptions

Table 19.2 gives the BSC module register configuration.


Table 19.2 Register Configuration

Register Name	Abbreviation	After Reset	P4 Address	Size	Page
Bus control register	BCR	H'0000 0000	H'FF80 0000	32	19-3
CS0 bus control register	CS0BCR	H'7777 7200	H'FF80 0010	32	19-4
CS1 bus control register	CS1BCR	H'7777 7200	H'FF80 0014	32	19-4
CS2 bus control register	CS2BCR	H'7777 7200	H'FF80 0018	32	19-4
CS0 wait control register	CS0WCR	H'7777 770F	H'FF80 0020	32	19-7
CS1 wait control register	CS1WCR	H'7777 770F	H'FF80 0024	32	19-7
CS2 wait control register	CS2WCR	H'7777 770F	H'FF80 0028	32	19-7

Note: • The P4 address applies when the P4 area of the virtual address space is used. When the upper three bits of the 32-bit P4 area address are cleared to "0", the result is an area 7 address. This address is used when accessing area 7 of the physical address space using the TLB.

19.3.1 Bus Control Register (BCR)

The BCR register selects synchronous or asynchronous input for the WAIT# pin.



<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31 to 1	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
0	ASYNC	0	R	W	Wait Pin Synchronous/Asynchronous Selection
					0: Input is synchronous with the CLKOUT pin
					1: Input is asynchronous with the CLKOUT pin

When asynchronous input (ASYNC = "1") is selected, the sampling timing is one cycle earlier than when synchronous input (ASYNC = "0") is selected. (See figure 19.2.)

The timings shown in both this section and section 38, Electrical Characteristics, all apply when synchronous input (ASYNC = "0") is selected.

Note: • When synchronous input is selected, the setup/hold times must be met.







Figure 19.2 BCR.ASYNC Setting WAIT# Sampling Timing Example (Two wait cycle insertion is specified with the CSnWCR register.)

19.3.2 CSn Bus Control Register (CSnBCR) (n = 0 to 2)

The CSnBCR registers specify the bus width, inter-cycle idle, and memory type for area n (n = 0 to 2).

There are types of memory for which the data bus drive does not turn off immediately when the external read signal goes to the off state. Therefore, data bus collisions are possible when consecutive memory accesses are performed to memory in different areas or when a write is performed immediately after a read. In cases where this sort of data bus collision is possible, the MCU automatically inserts the number of idle cycles specified with the CSnBCR registers. During an inter-cycle idle, the CSn#, RD#, WEn#, BS#, and RD_WR# pins go to the "H" level state and the data lines go to the not driven state.




<After Reset: H'7777 7200>

Bit	Abbreviation	After Reset	R	W	Description
31	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".

Bit	Abbreviation	After Reset	R	W	Description
30 to 28	IWW	111	R	W	Idle Cycles between Write and Read/Write and Write Access Cycles
					These bits specify the number of idle cycles to be inserted after an access to memory connected to the corresponding space. The idle cycles specified with these bits are inserted between write and read cycles and between write and write cycles.
					000: No idle cycles inserted
					001: 1 idle cycle inserted
					010: 2 idle cycles inserted
					011: 3 idle cycles inserted
					100: 4 idle cycles inserted
					101: 5 idle cycles inserted
					110: 6 idle cycles inserted
					111: 7 idle cycles inserted
27	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
26 to 24	IWRWD	111	R	W	Idle Cycles between Read and Write Access Cycles to Different Areas
					These bits specify the number of idle cycles to be inserted after an access to memory connected to the corresponding space. The idle cycles specified with these bits are inserted between read and write cycles that are to consecutive accesses to different spaces.
					000: No idle cycles inserted
					001: 1 idle cycle inserted
					010: 2 idle cycles inserted
					011: 3 idle cycles inserted
					100: 4 idle cycles inserted
					101: 5 idle cycles inserted
					110: 6 idle cycles inserted
					111: 7 idle cycles inserted
23	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
22 to 20	IWRWS	111	R	W	Idle Cycles between Read and Write Access Cycles to Same Area
					These bits specify the number of idle cycles to be inserted after an access to memory connected to the corresponding space. The idle cycles specified with these bits are inserted between read and write cycles that are to consecutive accesses to the same space.
					000: No idle cycles inserted
					001: 1 idle cycle inserted
					010: 2 idle cycles inserted
					011: 3 idle cycles inserted
					100: 4 idle cycles inserted
					101: 5 idle cycles inserted
					110: 6 idle cycles inserted
					111: 7 idle cycles inserted
19	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".



Bit	Abbreviation	After Reset	R	w	Description
18 to 16	IWRRD	111	R	W	Idle Cycles between Read and Read Access Cycles to Different Area
					These bits specify the number of idle cycles to be inserted after an access to memory connected to the corresponding space. The idle cycles specified with these bits are inserted between read and read cycles that are to consecutive accesses to different spaces.
					000: No idle cycles inserted
					001: 1 idle cycle inserted
					010: 2 idle cycles inserted
					011: 3 idle cycles inserted
					100: 4 idle cycles inserted
					101: 5 idle cycles inserted
					110: 6 idle cycles inserted
					111: 7 idle cycles inserted
15	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
14 to 12	IWRRS	111	R	W	Idle Cycles between Read and Read Access Cycles to Same Area
					These bits specify the number of idle cycles to be inserted after an access to memory connected to the corresponding space. The idle cycles specified with these bits are inserted between read and read cycles that are to consecutive accesses to the same space.
					000: No idle cycles inserted
					001: 1 idle cycle inserted
					010: 2 idle cycles inserted
					011: 3 idle cycles inserted
					100: 4 idle cycles inserted
					101: 5 idle cycles inserted
					110: 6 idle cycles inserted
					111: 7 idle cycles inserted
11, 10	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
9, 8	SZ	10	R	W	Bus Width
					00: Reserved (setting prohibited)
					01: 8 bits
					10: 16 bits
					11: 32 bits
					Note: • Set this field to specify 16 bits or 32 bits when using the byte control SRAM interface.



Bit	Abbreviation	After Reset	R	W	Description					
7	RDSPL	0	R	W	RD# Hold Cycle					
					This bit specifies the number of cycles to be inserted into the RD# assertion period to ensure the data hold time to the read data sample timing. When this bit is set to "1", the number of delay cycles between the RD# negation and the CSn# negation should be set to 1 or more by setting the RDH bits in CSnWCR.					
					ote that, by setting this bit to 1, the number of delay cycles between ne RD# negation and the CSn# negation is reduced by 1.					
					No hold cycles inserted					
					1: 1 hold cycle inserted					
					Note: • Set this bit to "0" when using the byte control SRAM interface.					
6 to 3	_	All 0	0	0	Reserved Bits					
					These bits are always read as "0". The write value should always be "0".					
2 to 0	TYP	000	R	W	These bits specify the type of memory connected to the corresponding space.					
					000: SRAM					
					001: Byte control SRAM*1					
					010: Reserved (setting prohibited)					
					011: Reserved (setting prohibited)					
					100: Reserved (setting prohibited)					
					101: Reserved (setting prohibited)					
					110: Reserved (setting prohibited)					
					111: Reserved (setting prohibited)					
					Note: *1 This setting is only possible for CS1BCR.					

19.3.3 CSn Wait Control Register (CSnWCR) (n = 0 to 2)


The CSnWCR registers specify for area n (n = 0 to 2), the number of inserted wait states, the number of inserted wait states for the first data when a burst memory access is performed, the setup time from the address to the time the read or write strobe is asserted, and the number of inserted cycles for the data hold time after the negation of the write strobe.

CS1 Wait Control F	CS0 Wait Control Register (CS0WCR) CS1 Wait Control Register (CS1WCR) CS2 Wait Control Register (CS2WCR) <p4 0024="" address:="" h'ff80="" location=""> <p4 0028="" address:="" h'ff80="" location=""></p4></p4>																
Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	_		ADS				ADH		_		RDS		_		RDH		
After Reset:	0	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	_
			WTS		_		WTH		_		BSH			I۱	N		
After Reset:	0	1	1	1	0	1	1	1	0	0	0	0	1	1	1	1	



<After Reset: H'7777 770F>

This bit is always read as "0". The write value should always be "0". ### Address Setup Cycles These bits specify the number of cycles to be inserted to ensure the address setup time to the CSn# assertion. ### Address Setup Cycles inserted ### Address Hold Cycles inserted ### Address Hold Cycles These bits specify the number of cycles to be inserted to ensure the address hold time to the CSn# negation. ### Address Hold Cycles These bits specify the number of cycles to be inserted to ensure the address hold time to the CSn# negation. ### Address Hold Cycles These bits specify the number of cycles to be inserted to ensure the address hold time to the CSn# negation. ### Address Hold Cycles These bits specify the number of cycles to be inserted to ensure the address hold time to the CSn# negation. ### Address Hold Cycles These bits specify the number of cycles to be inserted between the CSn# assertion and the RD# assertion. ### Assert—RD# Assert—RD# Assert Delay Cycle These bits specify the number of cycles to be inserted between the CSn# assertion and the RD# assertion. ### Assert—RD# Assert—Bd# Assert Delay Cycle These bits specify the number of cycles to be inserted between the CSn# assertion and the RD# assertion. ### Assert—RD# Assert—Bd# Assert Delay Cycle These bits specify the number of cycles to be inserted between the CSn# assertion and the RD# assertion. ### Assert—Bd# Assert—Bd# Assert Delay Cycle These bits specify the number of cycles to be inserted between the CSn# assertion and the RD# assertion. ### Assert—Bd# Assert—Bd# Assert Delay Cycle These bits specify the number of cycles to be inserted between the CSn# assertion and the RD# assertion. ### Address Hold Assert ### Address Hold A	Bit	Abbreviation	After Reset	R	W	Description
These bits specify the number of cycles to be inserted to ensure the address setup time to the CSn# assertion. 4	31	_	0	0	0	Reserved Bit
These bits specify the number of cycles to be inserted to ensure the address setup time to the CSn# assertion. 000: No cycles inserted 001: 1 cycle inserted 010: 2 cycles inserted 101: 3 cycles inserted 101: 5 cycles inserted 102: 5 cycles inserted 103: 5 cycles inserted 104: 5 cycles inserted 105: 5 cycles inserted 106: 6 cycles inserted 107: 5 cycles inserted 108: 6 cycles inserted 109: 1 cycle inserted 109: 1 cycle inserted 109: 1 cycles inserted (delay of 1.5 cycles) 109: 1 cycles inserted (delay of 1.5 cycles) 109: 1 cycles inserted (delay of 5.5 cycles)						This bit is always read as "0". The write value should always be "0".
address setup time to the CSn# assertion. 000: No cycles inserted 001: 1 cycle inserted 001: 2 cycles inserted 011: 3 cycles inserted 100: 4 cycles inserted 100: 4 cycles inserted 101: 5 cycles inserted 101: 5 cycles inserted 111: 7 cycles inserted 111: 7 cycles inserted 112: 7 cycles inserted 113: 7 cycles inserted 114: 7 cycles inserted 115: 7 cycles inserted 116: 8 cycles inserted 117: 8 W Address Hold Cycles These bits specify the number of cycles to be inserted to ensure the address hold time to the CSn# negation. 100: No cycles inserted 101: 2 cycles inserted 101: 3 cycles inserted 101: 3 cycles inserted 101: 4 cycles inserted 101: 5 cycles inserted 101: 5 cycles inserted 101: 5 cycles inserted 101: 7 cycles inserted 102: 4 cycles inserted 103: 1 cycles inserted 104: 5 cycles inserted 105: 6 cycles inserted 106: 2 cycles inserted 107: 7 cycles inserted 108: 8 cycles inserted 109: 1 cycles inserted 109: 2 cycles inserted 109: 2 cycles inserted 109: 3 cycles inserted 109: 3 cycles inserted (delay of 0.5 cycles) 100: 4 cycles inserted (delay of 0.5 cycles) 101: 3 cycles inserted (delay of 3.5 cycles) 102: 4 cycles inserted (delay of 3.5 cycles) 103: 5 cycles inserted (delay of 5.5 cycles) 104: 5 cycles inserted (delay of 5.5 cycles) 106: 6 cycles inserted (delay of 5.5 cycles) 107: 5 cycles inserted (delay of 5.5 cycles) 108: 6 cycles inserted (delay of 5.5 cycles) 109: 6 cycles inserted (delay of 5.5 cycles) 110: 6 cycles inserted (delay of 5.5 cycles) 110: 6 cycles inserted (delay of 5.5 cycles)	30 to 28	ADS	111	R	W	Address Setup Cycles
001: 1 cycle inserted 010: 2 cycles inserted 010: 2 cycles inserted 010: 3 cycles inserted 100: 4 cycles inserted 100: 5 cycles inserted 110: 5 cycles inserted 110: 6 cycles inserted 110: 6 cycles inserted 111: 7 cycles inserted 110: 6 cycles inserted 111: 7 cycles						
010: 2 cycles inserted 011: 3 cycles inserted 100: 4 cycles inserted 100: 4 cycles inserted 110: 5 cycles inserted 110: 5 cycles inserted 110: 6 cycles inserted 111: 7 cycles 111: 7						000: No cycles inserted
011: 3 cycles inserted 100: 4 cycles inserted 101: 5 cycles inserted 101: 5 cycles inserted 101: 5 cycles inserted 111: 7 cycles 111						001: 1 cycle inserted
100: 4 cycles inserted 101: 5 cycles inserted 110: 6 cycles inserted 110: 6 cycles inserted 111: 7 cycles inserted 111: 8 W Address Hold Cycles These bits specify the number of cycles to be inserted to ensure the address hold time to the CSn# negation. 000: No cycles inserted 001: 1 cycle inserted 001: 1 cycle inserted 010: 2 cycles inserted 010: 2 cycles inserted 100: 4 cycles inserted 100: 4 cycles inserted 101: 5 cycles inserted 111: 7 cycles inserted (delay of 0.5 cycles 001: 1 cycle inserted (delay of 1.5 cycles) 010: 2 cycles inserted (delay of 1.5 cycles) 010: 2 cycles inserted (delay of 3.5 cycles) 011: 3 cycles inserted (delay of 3.5 cycles) 110: 6 cycles inserted (delay of 4.5 cycles) 110: 6 cycles inserted (delay of 5.5 cycles) 110: 6 cycles inserted (delay of 6.5 cycles) 111: 7 cycles inserted (delay of 6.5 cycles) 111: 7 cycles inserted (delay of 6.5 cycles) 111: 7 cycles inserted (delay of 7.5 cycles) 111: 7 cycles inserted (d						010: 2 cycles inserted
101: 5 cycles inserted 110: 6 cycles inserted 110: 6 cycles inserted 111: 7 cycles to be inserted 111: 7 cycles inserted 111: 7 cycles inserted 112: 3 cycles inserted 113: 3 cycles inserted 110: 6 cycles inserted 110: 6 cycles inserted 111: 7 cycles inserted 112: 6 cycles inserted 113: 7 cycles inserted 114: 7 cycles inserted 115: 8 cycles inserted 116: 8 cycles 116: 8 cycles 116: 8 cycles 116: 8 cycles 11						011: 3 cycles inserted
110: 6 cycles inserted 111: 7 cycles inserted 27 — 0 0 0 Reserved Bit This bit is always read as "0". The write value should always be "0". 26 to 24 ADH 111 R W Address Hold Cycles These bits specify the number of cycles to be inserted to ensure the address hold time to the CSn# negation. 000: No cycles inserted 001: 1 cycle inserted 010: 2 cycles inserted 010: 3 cycles inserted 100: 4 cycles inserted 100: 4 cycles inserted 110: 6 cycles inserted 110: 6 cycles inserted 110: 6 cycles inserted 111: 7 cycles inserted delay of 0.5 cycles to be inserted between the CSn# assertion and the RD# assertion. 000: No cycles inserted (delay of 0.5 cycles) 010: 2 cycles inserted (delay of 1.5 cycles) 010: 2 cycles inserted (delay of 3.5 cycles) 010: 3 cycles inserted (delay of 4.5 cycles) 110: 6 cycles inserted (delay of 4.5 cycles) 110: 6 cycles inserted (delay of 5.5 cycles) 110: 6 cycles inserted (delay of 5.5 cycles) 110: 6 cycles inserted (delay of 5.5 cycles) 111: 7 cycles inserted (delay of 7.5 cycles)						100: 4 cycles inserted
111: 7 cycles inserted 27						101: 5 cycles inserted
27 — 0 0 0 Reserved Bit This bit is always read as "0". The write value should always be "0". 26 to 24 ADH 111 R W Address Hold Cycles These bits specify the number of cycles to be inserted to ensure the address hold time to the CSn# negation. 28 our cycles inserted 29 O 0 Reserved Bit This bit is always read as "0". The write value should always be "0". 29 to 20 RDS 111 R W CSn# Assert—RD# Assert Delay Cycle These bits specify the number of cycles to be inserted between the CSn# assertion and the RD# assertion. 29 our cycles inserted (delay of 0.5 cycles) 20 our cycles inserted (delay of 3.5 cycles) 20 our cycles inserted (delay of 3.5 cycles) 20 our cycles inserted (delay of 4.5 cycles) 20 our cycles inserted (delay of 5.5 cycles) 21 our cycles inserted (delay of 5.5 cycles) 22 our cycles inserted (delay of 5.5 cycles) 23 our cycles inserted (delay of 5.5 cycles) 24 our cycles inserted (delay of 5.5 cycles) 25 our cycles inserted (delay of 5.5 cycles) 26 our cycles inserted (delay of 5.5 cycles) 27 our cycles inserted (delay of 5.5 cycles) 28 our cycles inserted (delay of 5.5 cycles) 29 our cycles inserted (delay of 5.5 cycles) 20 our cycles inserted (delay of 5.5 cycles) 20 our cycles inserted (delay of 5.5 cycles) 20 our cycles inserted (delay of 5.5 cycles) 29 our cycles inserted (delay of 5.5 cycles) 20 our cycles inserted (delay of 5.5 cycles) 20 our cycles inserted (delay of 5.5 cycles) 20 our cycles inserted (delay of 5.5 cycles) 21 our cycles inserted (delay of 5.5 cycles)						110: 6 cycles inserted
This bit is always read as "0". The write value should always be "0". 26 to 24 ADH 111 R W Address Hold Cycles These bits specify the number of cycles to be inserted to ensure the address hold time to the CSn# negation. 000: No cycles inserted 010: 1 cycle inserted 011: 3 cycles inserted 100: 4 cycles inserted 101: 5 cycles inserted 101: 7 cycles inserted 111: 7 cycles inserted 23 — 0 0 Reserved Bit This bit is always read as "0". The write value should always be "0". 22 to 20 RDS 111 R W CSn# Assert—RD# Assert Delay Cycle These bits specify the number of cycles to be inserted between the CSn# assertion and the RD# assertion. 000: No cycles inserted (delay of 0.5 cycles) 010: 2 cycles inserted (delay of 3.5 cycles) 111: 3 cycles inserted (delay of 3.5 cycles) 100: 4 cycles inserted (delay of 3.5 cycles) 100: 4 cycles inserted (delay of 5.5 cycles) 110: 6 cycles inserted (delay of 5.5 cycles) 110: 6 cycles inserted (delay of 6.5 cycles) 111: 7 cycles inserted (delay of 7.5 cycles) 111: 7 cycles inserted (delay of 7.5 cycles)						111: 7 cycles inserted
26 to 24 ADH 111 R W Address Hold Cycles These bits specify the number of cycles to be inserted to ensure the address hold time to the CSn# negation. 000: No cycles inserted 001: 1 cycle inserted 010: 2 cycles inserted 110: 3 cycles inserted 110: 4 cycles inserted 110: 5 cycles inserted 111: 7 cycles inserted delay Cycle These bits specify the number of cycles to be inserted between the CSn# assertion and the RD# assertion. 000: No cycles inserted (delay of 0.5 cycle) 010: 1 cycle inserted (delay of 1.5 cycles) 010: 2 cycles inserted (delay of 3.5 cycles) 100: 4 cycles inserted (delay of 4.5 cycles) 100: 4 cycles inserted (delay of 5.5 cycles) 110: 6 cycles inserted (delay of 6.5 cycles) 111: 7 cycles inserted (delay of 7.5 cycles) 111: 7 cycles inserted (delay of 7.5 cycles)	27	_	0	0	0	Reserved Bit
These bits specify the number of cycles to be inserted to ensure the address hold time to the CSn# negation. 000: No cycles inserted 001: 1 cycle inserted 001: 2 cycles inserted 010: 2 cycles inserted 100: 4 cycles inserted 100: 4 cycles inserted 101: 5 cycles inserted 101: 5 cycles inserted 111: 7 cycles inserted 22						This bit is always read as "0". The write value should always be "0".
address hold time to the CSn# negation. 000: No cycles inserted 001: 1 cycle inserted 010: 2 cycles inserted 011: 3 cycles inserted 100: 4 cycles inserted 101: 5 cycles inserted 110: 6 cycles inserted 111: 7 cycles inserted 111: 8 W CSn# Assert-RD# Assert Delay Cycle These bits specify the number of cycles to be inserted between the CSn# assertion and the RD# assertion. 000: No cycles inserted (delay of 0.5 cycle) 001: 1 cycle inserted (delay of 1.5 cycles) 010: 2 cycles inserted (delay of 3.5 cycles) 010: 3 cycles inserted (delay of 4.5 cycles) 100: 4 cycles inserted (delay of 5.5 cycles) 110: 6 cycles inserted (delay of 6.5 cycles) 110: 6 cycles inserted (delay of 7.5 cycles)	26 to 24	ADH	111	R	W	Address Hold Cycles
001: 1 cycle inserted 010: 2 cycles inserted 011: 3 cycles inserted 100: 4 cycles inserted 100: 5 cycles inserted 110: 6 cycles inserted 110: 6 cycles inserted 111: 7 cycles inserted 23 — 0 0 Reserved Bit This bit is always read as "0". The write value should always be "0". 22 to 20 RDS 111 R W CSn# Assert—RD# Assert Delay Cycle These bits specify the number of cycles to be inserted between the CSn# assertion and the RD# assertion. 000: No cycles inserted (delay of 0.5 cycle) 001: 1 cycle inserted (delay of 1.5 cycles) 010: 2 cycles inserted (delay of 2.5 cycles) 010: 2 cycles inserted (delay of 3.5 cycles) 111: 3 cycles inserted (delay of 4.5 cycles) 110: 5 cycles inserted (delay of 5.5 cycles) 110: 6 cycles inserted (delay of 6.5 cycles) 111: 7 cycles inserted (delay of 7.5 cycles)						
010: 2 cycles inserted 011: 3 cycles inserted 100: 4 cycles inserted 101: 5 cycles inserted 110: 6 cycles inserted 111: 7 cycles inserted 111: 7 cycles inserted 23 — 0 0 0 Reserved Bit This bit is always read as "0". The write value should always be "0". 22 to 20 RDS 111 R W CSn# Assert—RD# Assert Delay Cycle These bits specify the number of cycles to be inserted between the CSn# assertion and the RD# assertion. 000: No cycles inserted (delay of 0.5 cycle) 001: 1 cycle inserted (delay of 1.5 cycles) 010: 2 cycles inserted (delay of 2.5 cycles) 011: 3 cycles inserted (delay of 3.5 cycles) 100: 4 cycles inserted (delay of 4.5 cycles) 100: 4 cycles inserted (delay of 5.5 cycles) 110: 6 cycles inserted (delay of 6.5 cycles) 110: 6 cycles inserted (delay of 7.5 cycles) 111: 7 cycles inserted (delay of 7.5 cycles)						000: No cycles inserted
011: 3 cycles inserted 100: 4 cycles inserted 101: 5 cycles inserted 110: 6 cycles inserted 111: 7 cycles inserted 111: 7 cycles inserted 23 — 0 0 Reserved Bit This bit is always read as "0". The write value should always be "0". Provided These bits specify the number of cycles to be inserted between the CSn# assertion and the RD# assertion. 000: No cycles inserted (delay of 0.5 cycle) 001: 1 cycle inserted (delay of 1.5 cycles) 010: 2 cycles inserted (delay of 3.5 cycles) 011: 3 cycles inserted (delay of 4.5 cycles) 100: 4 cycles inserted (delay of 5.5 cycles) 100: 5 cycles inserted (delay of 5.5 cycles) 110: 6 cycles inserted (delay of 6.5 cycles) 110: 7 cycles inserted (delay of 7.5 cycles) 111: 7 cycles inserted (delay of 7.5 cycles)						001: 1 cycle inserted
100: 4 cycles inserted 101: 5 cycles inserted 110: 6 cycles inserted 111: 7 cycles inserted 111: 7 cycles inserted 111: 7 cycles inserted 23 — 0 0 0 Reserved Bit This bit is always read as "0". The write value should always be "0". 22 to 20 RDS 111 R W CSn# Assert-RD# Assert Delay Cycle These bits specify the number of cycles to be inserted between the CSn# assertion and the RD# assertion. 000: No cycles inserted (delay of 0.5 cycle) 001: 1 cycle inserted (delay of 1.5 cycles) 010: 2 cycles inserted (delay of 3.5 cycles) 010: 2 cycles inserted (delay of 4.5 cycles) 100: 4 cycles inserted (delay of 5.5 cycles) 110: 5 cycles inserted (delay of 6.5 cycles) 110: 6 cycles inserted (delay of 6.5 cycles) 111: 7 cycles inserted (delay of 7.5 cycles)						010: 2 cycles inserted
101: 5 cycles inserted 110: 6 cycles inserted 111: 7 cycles inserted 111: 7 cycles inserted 111: 7 cycles inserted 23 — 0 0 Reserved Bit This bit is always read as "0". The write value should always be "0". 22 to 20 RDS 111 R W CSn# Assert—RD# Assert Delay Cycle These bits specify the number of cycles to be inserted between the CSn# assertion and the RD# assertion. 000: No cycles inserted (delay of 0.5 cycle) 001: 1 cycle inserted (delay of 1.5 cycles) 010: 2 cycles inserted (delay of 2.5 cycles) 011: 3 cycles inserted (delay of 3.5 cycles) 100: 4 cycles inserted (delay of 4.5 cycles) 110: 5 cycles inserted (delay of 5.5 cycles) 110: 6 cycles inserted (delay of 6.5 cycles) 110: 7 cycles inserted (delay of 7.5 cycles)						011: 3 cycles inserted
110: 6 cycles inserted 111: 7 cycles inserted 23 — 0 0 Reserved Bit This bit is always read as "0". The write value should always be "0". 22 to 20 RDS 111 R W CSn# Assert—RD# Assert Delay Cycle These bits specify the number of cycles to be inserted between the CSn# assertion and the RD# assertion. 000: No cycles inserted (delay of 0.5 cycle) 001: 1 cycle inserted (delay of 1.5 cycles) 010: 2 cycles inserted (delay of 2.5 cycles) 011: 3 cycles inserted (delay of 3.5 cycles) 100: 4 cycles inserted (delay of 4.5 cycles) 101: 5 cycles inserted (delay of 5.5 cycles) 101: 5 cycles inserted (delay of 6.5 cycles) 110: 6 cycles inserted (delay of 6.5 cycles) 111: 7 cycles inserted (delay of 7.5 cycles)						100: 4 cycles inserted
23 — 0 Reserved Bit This bit is always read as "0". The write value should always be "0". 22 to 20 RDS 111 R W CSn# Assert—RD# Assert Delay Cycle These bits specify the number of cycles to be inserted between the CSn# assertion and the RD# assertion. 000: No cycles inserted (delay of 0.5 cycle) 001: 1 cycle inserted (delay of 1.5 cycles) 010: 2 cycles inserted (delay of 2.5 cycles) 011: 3 cycles inserted (delay of 3.5 cycles) 100: 4 cycles inserted (delay of 4.5 cycles) 101: 5 cycles inserted (delay of 5.5 cycles) 110: 6 cycles inserted (delay of 6.5 cycles) 111: 7 cycles inserted (delay of 7.5 cycles)						101: 5 cycles inserted
23 — 0 0 0 Reserved Bit This bit is always read as "0". The write value should always be "0". 22 to 20 RDS 111 R W CSn# Assert—RD# Assert Delay Cycle These bits specify the number of cycles to be inserted between the CSn# assertion and the RD# assertion. 000: No cycles inserted (delay of 0.5 cycle) 001: 1 cycle inserted (delay of 1.5 cycles) 010: 2 cycles inserted (delay of 2.5 cycles) 011: 3 cycles inserted (delay of 3.5 cycles) 100: 4 cycles inserted (delay of 4.5 cycles) 101: 5 cycles inserted (delay of 5.5 cycles) 110: 6 cycles inserted (delay of 6.5 cycles) 110: 7 cycles inserted (delay of 7.5 cycles)						110: 6 cycles inserted
This bit is always read as "0". The write value should always be "0". 22 to 20 RDS 111 R W CSn# Assert—RD# Assert Delay Cycle These bits specify the number of cycles to be inserted between the CSn# assertion and the RD# assertion. 000: No cycles inserted (delay of 0.5 cycle) 001: 1 cycle inserted (delay of 1.5 cycles) 010: 2 cycles inserted (delay of 2.5 cycles) 011: 3 cycles inserted (delay of 3.5 cycles) 100: 4 cycles inserted (delay of 4.5 cycles) 100: 5 cycles inserted (delay of 5.5 cycles) 110: 6 cycles inserted (delay of 6.5 cycles) 110: 7 cycles inserted (delay of 7.5 cycles)						111: 7 cycles inserted
22 to 20 RDS 111 R W CSn# Assert—RD# Assert Delay Cycle These bits specify the number of cycles to be inserted between the CSn# assertion and the RD# assertion. 000: No cycles inserted (delay of 0.5 cycle) 001: 1 cycle inserted (delay of 1.5 cycles) 010: 2 cycles inserted (delay of 2.5 cycles) 011: 3 cycles inserted (delay of 3.5 cycles) 100: 4 cycles inserted (delay of 4.5 cycles) 101: 5 cycles inserted (delay of 5.5 cycles) 110: 6 cycles inserted (delay of 6.5 cycles) 111: 7 cycles inserted (delay of 7.5 cycles)	23	_	0	0	0	Reserved Bit
These bits specify the number of cycles to be inserted between the CSn# assertion and the RD# assertion. 000: No cycles inserted (delay of 0.5 cycle) 001: 1 cycle inserted (delay of 1.5 cycles) 010: 2 cycles inserted (delay of 2.5 cycles) 011: 3 cycles inserted (delay of 3.5 cycles) 100: 4 cycles inserted (delay of 4.5 cycles) 101: 5 cycles inserted (delay of 5.5 cycles) 101: 6 cycles inserted (delay of 6.5 cycles) 110: 6 cycles inserted (delay of 7.5 cycles) 111: 7 cycles inserted (delay of 7.5 cycles)						This bit is always read as "0". The write value should always be "0".
CSn# assertion and the RD# assertion. 000: No cycles inserted (delay of 0.5 cycle) 001: 1 cycle inserted (delay of 1.5 cycles) 010: 2 cycles inserted (delay of 2.5 cycles) 011: 3 cycles inserted (delay of 3.5 cycles) 100: 4 cycles inserted (delay of 4.5 cycles) 101: 5 cycles inserted (delay of 5.5 cycles) 110: 6 cycles inserted (delay of 6.5 cycles) 111: 7 cycles inserted (delay of 7.5 cycles)	22 to 20	RDS	111	R	W	CSn# Assert–RD# Assert Delay Cycle
001: 1 cycle inserted (delay of 1.5 cycles) 010: 2 cycles inserted (delay of 2.5 cycles) 011: 3 cycles inserted (delay of 3.5 cycles) 100: 4 cycles inserted (delay of 4.5 cycles) 101: 5 cycles inserted (delay of 5.5 cycles) 110: 6 cycles inserted (delay of 6.5 cycles) 111: 7 cycles inserted (delay of 7.5 cycles)						
010: 2 cycles inserted (delay of 2.5 cycles) 011: 3 cycles inserted (delay of 3.5 cycles) 100: 4 cycles inserted (delay of 4.5 cycles) 101: 5 cycles inserted (delay of 5.5 cycles) 110: 6 cycles inserted (delay of 6.5 cycles) 111: 7 cycles inserted (delay of 7.5 cycles) 19 — 0 0 Reserved Bit						000: No cycles inserted (delay of 0.5 cycle)
011: 3 cycles inserted (delay of 3.5 cycles) 100: 4 cycles inserted (delay of 4.5 cycles) 101: 5 cycles inserted (delay of 5.5 cycles) 110: 6 cycles inserted (delay of 6.5 cycles) 111: 7 cycles inserted (delay of 7.5 cycles) 19 — 0 0 Reserved Bit						001: 1 cycle inserted (delay of 1.5 cycles)
100: 4 cycles inserted (delay of 4.5 cycles) 101: 5 cycles inserted (delay of 5.5 cycles) 110: 6 cycles inserted (delay of 6.5 cycles) 111: 7 cycles inserted (delay of 7.5 cycles) 19 — 0 0 0 Reserved Bit						010: 2 cycles inserted (delay of 2.5 cycles)
101: 5 cycles inserted (delay of 5.5 cycles) 110: 6 cycles inserted (delay of 6.5 cycles) 111: 7 cycles inserted (delay of 7.5 cycles) 19 — 0 0 Reserved Bit						011: 3 cycles inserted (delay of 3.5 cycles)
110: 6 cycles inserted (delay of 6.5 cycles) 111: 7 cycles inserted (delay of 7.5 cycles) 19 — 0 0 Reserved Bit						100: 4 cycles inserted (delay of 4.5 cycles)
111: 7 cycles inserted (delay of 7.5 cycles) 19 — 0 0 Reserved Bit						101: 5 cycles inserted (delay of 5.5 cycles)
19 — 0 0 Reserved Bit						110: 6 cycles inserted (delay of 6.5 cycles)
						111: 7 cycles inserted (delay of 7.5 cycles)
This bit is always read as "0". The write value should always be "0".	19	_	0	0	0	Reserved Bit
						This bit is always read as "0". The write value should always be "0".



Bit	Abbreviation	After Reset	R	W	Description
18 to 16	RDH	111	R	W	RD# Negate-CSn# Negate Delay Cycle
					These bits specify the number of cycles to be inserted between the RD# negation and the CSn# negation.
					000: No cycles inserted (delay of 0 cycles)
					001: 1 cycle inserted (delay of 1 cycle)
					010: 2 cycles inserted (delay of 2 cycles)
					011: 3 cycles inserted (delay of 3 cycles)
					100: 4 cycles inserted (delay of 4 cycles)
					101: 5 cycles inserted (delay of 5 cycles)
					110: 6 cycles inserted (delay of 6 cycles)
					111: 7 cycles inserted (delay of 7 cycles)
15	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
14 to 12	WTS	111	R	W	CSn# Assert–WEn# Assert Delay Cycle
					These bits specify the number of cycles to be inserted between the CSn# assertion and the WEn# assertion.
					000: No cycles inserted (delay of 0.5 cycle)
					001: 1 cycle inserted (delay of 1.5 cycles)
					010: 2 cycles inserted (delay of 2.5 cycles)
					011: 3 cycles inserted (delay of 3.5 cycles)
					100: 4 cycles inserted (delay of 4.5 cycles)
					101: 5 cycles inserted (delay of 5.5 cycles)
					110: 6 cycles inserted (delay of 6.5 cycles)
					111: 7 cycles inserted (delay of 7.5 cycles)
11	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
10 to 8	WTH	111	R	W	WEn# Negate-CSn# Negate Delay Cycle
					These bits specify the number of cycles to be inserted between the WEn# negation and the CSn# negation.
					000: No cycles inserted (delay of 0.5 cycle)
					001: 1 cycle inserted (delay of 1.5 cycles)
					010: 2 cycles inserted (delay of 2.5 cycles)
					011: 3 cycles inserted (delay of 3.5 cycles)
					100: 4 cycles inserted (delay of 4.5 cycles)
					101: 5 cycles inserted (delay of 5.5 cycles)
					110: 6 cycles inserted (delay of 6.5 cycles)
					111: 7 cycles inserted (delay of 7.5 cycles)
7	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".



Bit	Abbreviation	After Reset	R	w	Description
6 to 4	BSH	000	R	W	BS# Hold Cycles
					These bits specify the number of cycles to be inserted to extend the BS# assert time.
					Cycle insertion is enabled when a value other than "000" is set in the RDS and WTS bits in CSnWCR in reading and writing, respectively. The total number of access cycles is not changed by the setting of these bits.
					000: 1 cycle inserted for the BS# assertion
					001: 2 cycles inserted for the BS# assertion
					010: Setting prohibited
					011: Setting prohibited
					100: Setting prohibited
					101: Setting prohibited
					110: Setting prohibited
					111: Setting prohibited
3 to 0	IW	1111	R	W	Inserted Wait Cycles
					These bits specify the number of wait cycles to be inserted.
					External wait cycle insertion with the WAIT# pin is not possible when no wait cycle insertion ("0000") is specified with these bits.
					0000: No wait cycles inserted
					0001: 1 wait cycle inserted
					0010: 2 wait cycles inserted
					0011: 3 wait cycles inserted
					0100: 4 wait cycles inserted
					0101: 5 wait cycles inserted
					0110: 6 wait cycles inserted
					0111: 7 wait cycles inserted
					1000: 8 wait cycles inserted
					1001: 9 wait cycles inserted
					1010: 11 wait cycles inserted
					1011: 13 wait cycles inserted
					1100: 15 wait cycles inserted
					1101: 17 wait cycles inserted
					1110: 21 wait cycles inserted
					1111: 25 wait cycles inserted



19.4 Operation

19.4.1 Endian/Access Size and Data Alignment

This MCU only supports big endian, in which the high order byte (MSB) is at location 0 as the byte data order. Either 8, 16, or 32 bits can be selected as the data bus width.

Data alignment is performed according to the data bus width set for each CS space. Accordingly, when the data bus width is narrower than the data access size, multiple bus cycles are generated automatically until the access size is reached. In this case, the address is automatically incremented by the amount of the bus width for each access. For example, if a long word access is performed to an SRAM interface 8-bit bus width area, 4 accesses will be performed with the address being incremented automatically by 1 at each access. Furthermore, for 32-byte transfers, a total of 32 bytes of data will be transferred consecutively according to the set bus width. The first access is performed for the data for which there was an access request and the remaining accesses are performed with wraparound for 32-byte boundary data. Tables 19.3 to 19.5 show the relationship between device data widths and access units.

Table 19.3 32-Bit External Device Access and Data Alignment

Operation			Data Bus	;			Strobe S	Signal		
Access Size	Address	No.	D31 to D24	D23 to D16	D15 to D8	D7 to D0	WE3#	WE2#	WE1#	WE0#
Byte	4n	1	Data 7 to 0	_	_	_	Assert			
	4n + 1	1	_	Data 7 to 0		_		Assert		
	4n + 2	1	_	_	Data 7 to 0	_			Assert	
	4n + 3	1	_	_		Data 7 to 0				Assert
Word	4n	1	Data 15 to 8	Data 7 to 0	_	_	Assert	Assert		
	4n + 2	1	_	_	Data 15 to 8	Data 7 to 0			Assert	Assert
Longword	4n	1	Data 31 to 24	Data 23 to 16	Data 15 to 8	Data 7 to 0	Assert	Assert	Assert	Assert
32 bytes*1	8n	1	Data Byte 0	Data Byte 1	Data Byte 2	Data Byte 3	Assert	Assert	Assert	Assert
	8n + 4	2	Data Byte 4	Data Byte 5	Data Byte 6	Data Byte 7	Assert	Assert	Assert	Assert
	8n + 8	3	Data Byte 8	Data Byte 9	Data Byte 10	Data Byte 11	Assert	Assert	Assert	Assert
	8n + 12	4	Data Byte 12	Data Byte 13	Data Byte 14	Data Byte 15	Assert	Assert	Assert	Assert
	8n + 16	5	Data Byte 16	Data Byte 17	Data Byte 18	Data Byte 19	Assert	Assert	Assert	Assert
	8n + 20	6	Data Byte 20	Data Byte 21	Data Byte 22	Data Byte 23	Assert	Assert	Assert	Assert
	8n + 24	7	Data Byte 24	Data Byte 25	Data Byte 26	Data Byte 27	Assert	Assert	Assert	Assert
	8n + 28	8	Data Byte 28	Data Byte 29	Data Byte 30	Data Byte 31	Assert	Assert	Assert	Assert

Note: *1 This is an example in which the access start address is on a 32-byte boundary. When the start address is not on a 32-byte boundary, the address will wrap around after the access immediately prior to the 32-byte boundary.



Table 19.4 16-Bit External Device Access and Data Alignment

Operation			Data Bus	;			Strobe S	Signal		
Access Size	Address	No.	D31 to D24	D23 to D16	D15 to D8	D7 to D0	WE3#	WE2#	WE1#	WE0#
Byte	2n	1	_	_	Data 7 to 0	_			Assert	
	2n+1	1	_	_		Data 7 to 0				Assert
Word	2n	1	_	_	Data 15 to 8	Data 7 to 0			Assert	Assert
Longword	4n	1	_	_	Data 31 to 24	Data 23 to 16			Assert	Assert
	4n+2	2	_	_	Data 15 to 8	Data 7 to 0			Assert	Assert
32 bytes*1	8n	1	_	_	Data Byte 0	Data Byte 1			Assert	Assert
	8n+2	2	_	_	Data Byte 2	Data Byte 3			Assert	Assert
	8n+4	3	_	_	Data Byte 4	Data Byte 5			Assert	Assert
	•	•	•	•	•	•	•	•	•	•
	•	•	•	•	•	•	•	•	•	•
	•	•	•	•	•	•	•	•	•	•
	8n+30	16	_	_	Data Byte 30	Data Byte 31			Assert	Assert

Note: *1 This is an example in which the access start address is on a 32-byte boundary. When the start address is not on a 32-byte boundary, the address will wrap around after the access immediately prior to the 32-byte boundary.



Table 19.5 8-Bit External Device Access and Data Alignment

Operation			Data Bus				Strobe S	ignal		
Access Size	Address	No.	D31 to D24	D23 to D16	D15 to D8	D7 to D0	WE3#	WE2#	WE1#	WE0#
Byte	n	1	_	_	_	Data 7 to 0				Assert
Word	2n	1	_	_	_	Data 15 to 8				Assert
	2n+1	2	_	_	_	Data 7 to 0				Assert
Longword	4n	1	_	_	_	Data 31 to 24				Assert
	4n+1	2	_	_	_	Data 23 to 16				Assert
	4n+2	3	_	_	_	Data 15 to 8				Assert
	4n+3	4	_	_	_	Data 7 to 0				Assert
32 bytes*1	8n	1	_	_	_	Data Byte 0				Assert
	8n+1	2	_	_	_	Data Byte 1				Assert
	8n+2	3	_	_	_	Data Byte 2				Assert
	•	•	•	•	•	•	•	•	•	•
	•	•	•	•	•	•	•	•	•	•
	•	•	•	•	•	•	•	•	•	•
	8n+31	32	_	_	_	Data Byte 31				Assert

Note: *1 This is an example in which the access start address is on a 32-byte boundary. When the start address is not on a 32-byte boundary, the address will wrap around after the access immediately prior to the 32-byte boundary.

19.4.2 SRAM Interface

(1) Basic Timing

This MCUs SRAM interface outputs strobe signals that are primarily designed for connecting SRAM. Figure 19.3 shows the basic timing of the SRAM interface. A normal access with no wait states completes in two cycles. The BS# signal is asserted for one or two cycles to indicate the start of the bus cycle. The CSn# signals are asserted at the rise of the T1 signal and are negated at the next rise of the T2 clock. Therefore no negation period is created when accessing at the minimum pitch.

There is no access size specification for read. While correct access addresses are output from the address pins (A[25:0]), since there is no access size specification, 32 bits of data are always read for 32-bit devices, 16 bits of data are always read for 16-bit devices, and 8 bits of data are always read for 8-bit devices. During writes, only the WE# signal for the byte being written is asserted. During 32-byte transfers, a total of 32 bytes are transferred consecutively according to the bus width setting. The first access is performed for the data for which there was an access request and the remaining accesses are performed with wraparound for 32-byte boundary data.





Figure 19.3 Basic Timing of SRAM Interface (No Wait)



Figures 19.4 to 19.6 show examples of the connection to SRAM with data width of 32, 16, and 8 bits.

Figure 19.4 Example of 32-Bit Data-Width SRAM Connection




Figure 19.5 Example of 16-Bit Data-Width SRAM Connection




Figure 19.6 Example of 8-Bit Data-Width SRAM Connection

(2) Wait State Control

The CSnWCR register IW[3:0] bits controls wait cycle insertion for normal space accesses. Wait cycles can be inserted independently for read and write accesses. In the accesses shown in figure 19.7, the Tw cycles are inserted as wait cycles for the specified number of cycles.




Figure 19.7 SRAM Interface Wait Timing (Software Wait Only)

The WAIT# external wait input signal is also sampled if software wait insertion is specified with the CSnWCR register. The WAIT# signal sampling is shown in figure 19.8, where two wait cycles are specified as the software wait. Since the WAIT# signal is sampled at the transition from the Tw2 state to the T2 state, asserting the WAIT# signal during the T1 cycle or the first Tw1 cycle will have no effect. The WAIT# signal is sampled on the CLKOUT rising edge.




Figure 19.8 External Space Access Wait Timing (WAIT# Signal Wait Insertion)

(3) Read-Strobe Negate Timing

When the SRAM interface is used, the negation timing of the read strobe signal can be set with the CSnBCR register RDSPL bit. See section 19.3.2, CSn Bus Control Register (CSnBCR) (n = 0 to 2), for more information on this setting. RDSPL must be set to "0" when byte control SRAM is used.




Figure 19.9 SRAM Interface Wait State Timing (Read-Strobe Negate Timing Setting)

19.4.3 Byte Control SRAM interface

The byte control SRAM interface is a memory interface that outputs the byte select strobe (WEn#) on both read and write bus cycles. This interface has 16 bits of data pins and can be connected to SRAM that has upper byte select strobe and lower byte select strobe functions such as UB and LB.

Area 1 can be set to use the byte control SRAM interface.

The byte control SRAM interface write timing is the same as that of the normal SRAM interface.

In contrast, the WE#n pin timing differs for the read operation. During a read access, only the WEn# signal for the byte read is asserted. While this assertion, like the WEn# signal, is synchronized with the fall of the CLKOUT clock signal, negation is synchronized with the CLKOUT rise. This is the same timing as that of the RD# signal.

During 32-byte transfers, a total of 32 bytes are transferred consecutively according to the bus width setting. The first access is performed for the data for which there was an access request and the remaining accesses are performed with wraparound for 32-byte boundary data. Figures 19.10 and 19.11 show byte control SRAM connection examples and figures 19.12 to 19.14 show examples of the byte control SRAM access timing.




Figure 19.10 32-Bit Data Width Byte Control SRAM Connection Example




Figure 19.11 16-Bit Data Width Byte Control SRAM Connection Example




Figure 19.12 Byte Control SRAM Basic Access Timing (With No Wait States)




Figure 19.13 Byte Control SRAM Basic Access Timing (One Internal Wait Cycle)




Figure 19.14 Byte Control SRAM Basic Access Timing (One Internal Wait Cycle + One External Wait)

19.4.4 Inter-Access Cycle Idle

Since external memory operates at a high frequency, there are cases where the data buffer is not turned off in time when a read from a low-speed device completes and the data collides with the data from the next access. This can reduce device reliability and lead to incorrect operation. This MCU provides a function to prevent this. This function records the immediately preceding access area and the type of read or write and inserts wait cycles before the next access cycle when it is possible for a bus collision to occur when the next access is activated. In the wait cycle insertion cases, this function inserts inter-access cycle idle cycles as indicated by the CSn bus control register (CSnBCR) IWW, IWRWD, IWRWS, IWRRD, and IWRRS bits. At least the number of cycles specified by the CSnBCR register idle cycle setting bits are inserted as idle cycles.

The normal inter-cycle waits specified by the CSnBCR idle cycle specification bits are also inserted during DMA transfers. When the access size is 8, 16, or 32 bytes, inter-access cycle waits are inserted at every 4-byte access.




Figure 19.15 Inter-Access Cycle Wait Insertion

Section 20 Direct Memory Access Controller (DMAC)

20.1 Overview

This MCU includes two modules of the direct memory access controller (DMAC). The DMAC0 module consists of six channels DMA0 to DMA5 and the DMAC1 module consists of six channels DMA6 to DMA11.

The DMAC can be used in place of the CPU to perform high-speed transfers between external address space, on-chip peripheral modules, IL memory/OL memory, SHwyRAM, and ROM. Note that in register and pin names appearing in this section, the i in the notation DMAi represents values from 0 to 11, and the j in the notation DMAj represents values from 0 to 3 and 6 to 9. Table 20.1 lists the overview of the DMAC.

Table 20.1 Overview of DMAC

Item	Description
Number of channels	6 channels (DMA0 to DMA5) + 6 channels (DMA6 to DMA11)
Transfer request sources	 Auto request (software request) On-chip peripheral module request (SCIF, RSPI, IIC3, ATU-IIIS, ADC, DRI) External request (DMA0 to DMA3 only)
Maximum number of transfers	• 16,777,216
Transferable address space	4-Gbyte space
Transfer areas	Supports transfers between external address space, on-chip peripheral modules, IL memory/OL memory, SHwyRAM, and ROM.
Transfer data size	1 byte, 2 bytes (word), 4 bytes (long word), 16 bytes, 32 bytes
Transfer address method	Dual address
Transfer modes	Cycle steal mode 1, cycle steal mode 2, or burst mode
Transfer direction	Three types can be selected for the source and destination.
	Address fixed
	Address incremented
	Address decremented
Channel priority	Priority between modules
	The priority between the DMAC0 module (DMA0 to DMA5) and the DMAC1 module (DMA6 to DMA11) is round robin.
	Channel priority within a module
	Either a fixed priority (DMA0 > DMA1 > DMA2 > DMA3 > DMA4 > DMA5) or round robin can be selected for DMA0 to DMA5.
	Either a fixed priority (DMA6 > DMA7 > DMA8 > DMA9 > DMA10 > DMA11) or round robin can be selected for DMA6 to DMA11.
Interrupt request	After half of the transfers ended
	After all transfers ended
	After an error occurred
External request detection	DREQ0 to DREQ3 pin input rising edge or falling edge detection can be selected.
Others	Repeat function and reload function

Figure 20.1 shows the block diagram of the DMAC.




Figure 20.1 Block Diagram of DMAC

20.2 Input/Output Pins

Table 20.2 lists the configuration of the pins that are connected to external devices. The DMAC has pins for four channels for external devices use.

Pin switching is required for pins which are multiplexed with other functions. For details, see section 18, I/O Ports and Pin Function Unit.

Table 20.2 Pin Configuration

Channel	Pin Name	I/O	Description
DMA0	DREQ0	Input	DMA transfer request input from external device to DMA0
	DACK0#	Output	Strobe output from DMA0 to external device which has output, regarding DMA transfer request
DMA1	DREQ1	Input	DMA transfer request input from external device to DMA1
	DACK1#	Output	Strobe output from DMA1 to external device which has output, regarding DMA transfer request
DMA2	DREQ2	Input	DMA transfer request input from external device to DMA2
	DACK2#	Output	Strobe output from DMA2 to external device which has output, regarding DMA transfer request
DMA3	DREQ3	Input	DMA transfer request input from external device to DMA3
	DACK3#	Output	Strobe output from DMA3 to external device which has output, regarding DMA transfer request

• When a channel from DMA0 to DMA3 is used for other than external request (peripheral module request or auto request), do not use the function of the corresponding pin (DACK0# to DACK3#). Also, when a channel from DMA0 to DMA3 is used for other than external request, input to the pin (DREQ0 to DREQ3) is ignored.



20.3 Register Descriptions

Table 20.3 shows the configuration of registers of the DMAC0 Module.

Table 20.4 shows the configuration of registers of the DMAC1 Module.



 Table 20.3
 Register Configuration of DMAC0 Module

Channel	Register Name	Abbreviation	After Reset	P4 Address	Size	Page
DMA0	DMA0 source address register	DM0SAR	Undefined	H'FF60 8020	32	20-8
	DMA0 destination address register	DM0DAR	Undefined	H'FF60 8024	32	20-10
	DMA0 transfer count register	DM0TCR	Undefined	H'FF60 8028	32	20-12
	DMA0 channel control register	DM0CHCR	H'4000 0040	H'FF60 802C	32	20-14
	DMA0 source address register B	DM0SARB	Undefined	H'FF60 8120	32	20-9
	DMA0 destination address register B	DM0DARB	Undefined	H'FF60 8124	32	20-11
	DMA0 transfer count register B	DM0TCRB	Undefined	H'FF60 8128	32	20-13
DMA1	DMA1 source address register	DM1SAR	Undefined	H'FF60 8030	32	20-8
	DMA1 destination address register	DM1DAR	Undefined	H'FF60 8034	32	20-10
	DMA1 transfer count register	DM1TCR	Undefined	H'FF60 8038	32	20-12
	DMA1 channel control register	DM1CHCR	H'4000 0040	H'FF60 803C	32	20-14
	DMA1 source address register B	DM1SARB	Undefined	H'FF60 8130	32	20-9
	DMA1 destination address register B	DM1DARB	Undefined	H'FF60 8134	32	20-11
	DMA1 transfer count register B	DM1TCRB	Undefined	H'FF60 8138	32	20-13
	DMA2 source address register	DM2SAR	Undefined	H'FF60 8040	32	20-8
	DMA2 destination address register	DM2DAR	Undefined	H'FF60 8044	32	20-10
	DMA2 transfer count register	DM2TCR	Undefined	H'FF60 8048	32	20-12
	DMA2 channel control register	DM2CHCR	H'4000 0040	H'FF60 804C	32	20-14
	DMA2 source address register B	DM2SARB	Undefined	H'FF60 8140	32	20-9
	DMA2 destination address register B	DM2DARB	Undefined	H'FF60 8144	32	20-11
	DMA2 transfer count register B	DM2TCRB	Undefined	H'FF60 8148	32	20-13
DMA3	DMA3 source address register	DM3SAR	Undefined	H'FF60 8050	32	20-8
	DMA3 destination address register	DM3DAR	Undefined	H'FF60 8054	32	20-10
	DMA3 transfer count register	DM3TCR	Undefined	H'FF60 8058	32	20-12
	DMA3 channel control register	DM3CHCR	H'4000 0040	H'FF60 805C	32	20-14
	DMA3 source address register B	DM3SARB	Undefined	H'FF60 8150	32	20-9
	DMA3 destination address register B	DM3DARB	Undefined	H'FF60 8154	32	20-11
	DMA3 transfer count register B	DM3TCRB	Undefined	H'FF60 8158	32	20-13
DMA4	DMA4 source address register	DM4SAR	Undefined	H'FF60 8070	32	20-8
	DMA4 destination address register	DM4DAR	Undefined	H'FF60 8074	32	20-10
	DMA4 transfer count register	DM4TCR	Undefined	H'FF60 8078	32	20-12
	DMA4 channel control register	DM4CHCR	H'4000 0040	H'FF60 807C	32	20-14

Channel	Register Name	Abbreviation	After Reset	P4 Address	Size	Page
DMA5	DMA5 source address register	DM5SAR	Undefined	H'FF60 8080	32	20-8
	DMA5 destination address register	DM5DAR	Undefined	H'FF60 8084	32	20-10
	DMA5 transfer count register	DM5TCR	Undefined	H'FF60 8088	32	20-12
	DMA5 channel control register	DM5CHCR	H'4000 0040	H'FF60 808C	32	20-14
DMA0, DMA1	DMA01 extended resource select register	DM01ARS	H'0000	H'FF60 9000	16	20-23
DMA2, DMA3	DMA23 extended resource select register	DM23ARS	H'0000	H'FF60 9004	16	20-23
DMA4, DMA5	DMA45 extended resource select register	DM45ARS	H'0000	H'FF60 9008	16	20-24
DMA0 to DMA5 common	DMA05 operation register	DM05OR	H'0000	H'FF60 8060	16	20-20

Notes: • The P4 address applies when the P4 area of the virtual address space is used. When the upper three bits of the 32-bit P4 area address are cleared to "0", the result is an area 7 address. This address is used when accessing area 7 of the physical address space using the TLB.

• Do to perform accesses using other than the specified access size.

 Table 20.4
 Register Configuration of DMAC1 Module

Channel	Register Name	Abbreviation	After Reset	P4 Address	Size	Page
DMA6	DMA6 source address register	DM6SAR	Undefined	H'FF61 8020	32	20-8
	DMA6 destination address register	DM6DAR	Undefined	H'FF61 8024	32	20-10
	DMA6 transfer count register	DM6TCR	Undefined	H'FF61 8028	32	20-12
	DMA6 channel control register	DM6CHCR	H'4000 0040	H'FF61 802C	32	20-14
	DMA6 source address register B	DM6SARB	Undefined	H'FF61 8120	32	20-9
	DMA6 destination address register B	DM6DARB	Undefined	H'FF61 8124	32	20-11
	DMA6 transfer count register B	DM6TCRB	Undefined	H'FF61 8128	32	20-13
DMA7	DMA7 source address register	DM7SAR	Undefined	H'FF61 8030	32	20-8
	DMA7 destination address register	DM7DAR	Undefined	H'FF61 8034	32	20-10
	DMA7 transfer count register	DM7TCR	Undefined	H'FF61 8038	32	20-12
	DMA7 channel control register	DM7CHCR	H'4000 0040	H'FF61 803C	32	20-14
	DMA7 source address register B	DM7SARB	Undefined	H'FF61 8130	32	20-9
	DMA7 destination address register B	DM7DARB	Undefined	H'FF61 8134	32	20-11
	DMA7 transfer count register B	DM7TCRB	Undefined	H'FF61 8138	32	20-13
DMA8	DMA8 source address register	DM8SAR	Undefined	H'FF61 8040	32	20-8
	DMA8 destination address register	DM8DAR	Undefined	H'FF61 8044	32	20-10
	DMA8 transfer count register	DM8TCR	Undefined	H'FF61 8048	32	20-12
	DMA8 channel control register	DM8CHCR	H'4000 0040	H'FF61 804C	32	20-14
	DMA8 source address register B	DM8SARB	Undefined	H'FF61 8140	32	20-9

Channel	Register Name	Abbreviation	After Reset	P4 Address	Size	Page
DMA8	DMA8 destination address register B	DM8DARB	Undefined	H'FF61 8144	32	20-11
	DMA8 transfer count register B	DM8TCRB	Undefined	H'FF61 8148	32	20-13
DMA9	DMA9 source address register	DM9SAR	Undefined	H'FF61 8050	32	20-8
	DMA9 destination address register	DM9DAR	Undefined	H'FF61 8054	32	20-10
	DMA9 transfer count register	DM9TCR	Undefined	H'FF61 8058	32	20-12
	DMA9 channel control register	DM9CHCR	H'4000 0040	H'FF61 805C	32	20-14
	DMA9 source address register B	DM9SARB	Undefined	H'FF61 8150	32	20-9
	DMA9 destination address register B	DM9DARB	Undefined	H'FF61 8154	32	20-11
	DMA9 transfer count register B	DM9TCRB	Undefined	H'FF61 8158	32	20-13
DMA10	DMA10 source address register	DM10SAR	Undefined	H'FF61 8070	32	20-8
	DMA10 destination address register	DM10DAR	Undefined	H'FF61 8074	32	20-10
	DMA10 transfer count register	DM10TCR	Undefined	H'FF61 8078	32	20-12
	DMA10 channel control register	DM10CHCR	H'4000 0040	H'FF61 807C	32	20-14
DMA11	DMA11 source address register	DM11SAR	Undefined	H'FF61 8080	32	20-8
	DMA11 destination address register	DM11DAR	Undefined	H'FF61 8084	32	20-10
	DMA11 transfer count register	DM11TCR	Undefined	H'FF61 8088	32	20-12
	DMA11 channel control register	DM11CHCR	H'4000 0040	H'FF61 808C	32	20-14
DMA6, DMA7	DMA67 extended resource select register	DM67ARS	H'0000	H'FF61 9000	16	20-24
DMA8, DMA9	DMA89 extended resource select register	DM89ARS	H'0000	H'FF61 9004	16	20-24
DMA10, DMA11	DMA1011 extended resource select register	DM1011ARS	H'0000	H'FF61 9008	16	20-25
DMA6 to DMA11 common	DMA611 operation register	DM611OR	H'0000	H'FF61 8060	16	20-20

Notes: • The P4 address applies when the P4 area of the virtual address space is used. When the upper three bits of the 32-bit P4 area address are cleared to "0", the result is an area 7 address. This address is used when accessing area 7 of the physical address space using the TLB.


• Do to perform accesses using other than the specified access size.



20.3.1 DMAi Source Address Register (DMiSAR)

The DMiSAR register specifies the source address of a DMA transfer.

For the address to be specified as the transfer source, set it according to the address boundary for the transfer data size. In addition, the DMAC is constrained by the 32-bit physical address space, so addresses in the P0 or P4 area should be set as the transfer source.



After Reset: Undefined Und


Bit	Abbreviation	After Reset	R	W	Description
31 to 0	DMiSAR	Undefined	R	W	Specifies the DMA transfer source address. When read, these bits return the next DMA transfer source address.

20.3.2 DMAj Source Address Register B (DMjSARB)

The DMjSARB register specifies the source address of a DMA transfer that is set in the DMjSAR register again with the repeat/reload function. For the repeat function, see section 20.4.7, Repeat Function. For the reload function, see section 20.4.8, Reload Function.

Data to be written to the DMjSAR register is also automatically written to the DMjSARB register. To set the DMjSARB register address that differs from the DMjSAR address, write data to the DMjSARB register after the DMjSAR register.

For the address to be specified as the transfer source, set it according to the address boundary for the transfer data size. In addition, the DMAC is constrained by the 32-bit physical address space, so addresses in the P0 or P4 area should be set as the transfer source.



After Reset: Undefined Und


Bit	Abbreviation	After Reset	R	W	Description
31 to 0	DMjSARB	Undefined	R	W	Specifies the DMA transfer source address reset in the DMjSAR register with the repeat/reload function.



20.3.3 DMAi Destination Address Register (DMiDAR)

The DMiDAR register specifies the destination address of a DMA transfer.

For the address to be specified as the transfer destination, set it according to the address boundary for the transfer data size. In addition, the DMAC is constrained by the 32-bit physical address space, so addresses in the P0 or P4 area should be set as the transfer destination.



After Reset: Undefined Und


Bit	Abbreviation	After Reset	R	W	Description
31 to 0	DMiDAR	Undefined	R		Specifies the DMA transfer source address. When read, these bits return the next DMA transfer destination address.

20.3.4 DMAj Destination Address Register B (DMjDARB)

The DMjDARB register specifies the destination address of a DMA transfer that is set in the DMjDAR register again with the repeat/reload function. For the repeat function, see section 20.4.7, Repeat Function. For the reload function, see section 20.4.8, Reload Function.

Data to be written to the DMjDAR register is also automatically written to the DMjDARB register. To set DMjDARB address that differs from the DMjDAR address, write data to the DMjDARB register after the DMjDAR register.

For the address to be specified as the transfer destination, set it according to the address boundary for the transfer data size. In addition, the DMAC is constrained by the 32-bit physical address space, so addresses in the P0 or P4 area should be set as the transfer destination.




After Reset: Undefined Und

Bit	Abbreviation	After Reset	R	W	Description
31 to 0	DMjDARB	Undefined	R	W	Specifies the DMA transfer destination address reset in the DMjDAR register with the repeat/reload function.



20.3.5 DMAi Transfer Count Register (DMiTCR)

The DMiTCR register specifies the DMA transfer count. The number of transfers is 1 when the setting is H'0000 0001, 16,777,215 when H'00FF FFFF is set, and 16,777,216 (the maximum) when H'0000 0000 is set. During a DMA transfer, these registers indicate the remaining transfer count.



After Reset: Undefined Und


Bit	Abbreviation	After Reset	R	W	Description
31 to 24	_	Undefined	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
23 to 0	DMiTCR	Undefined	R	W	Specifies the number of DMA transfers. When read, these bits return the number of DMA transfers remaining. After transfers are completed, these bits are read as "0".

20.3.6 DMAj Transfer Count Register B (DMjTCRB)

Data to be written to the DMjTCR is also automatically written to the DMjTCRB register. To set the DMjTCRB register address that differs from the DMjTCR address, write data to the DMjTCRB register after the DMjTCR register.

When the repeat function is enabled, the DMjTCRB specifies the number of DMA transfers that are reset in the DMjTCR register. When the half-end function is enabled, the DMjTCRB register is used as the initial value hold register for half-end detection.

When the reload function is enabled, the DMjTCRB sets the number of DMA transfers and is used as a transfer counter. Bits 7 to 0 operate as a transfer counter. The contents of the DMjSAR and DMjDAR registers are updated when the value of these bits reaches "0", and then the value of bits 23 to 16 in the DMjTCRB register are loaded in bits 7 to 0. Bits 23 to 16 specify the number of transfers until reload. Set bits 23 to 16 and 7 to 0 to the same value, and clear bits 15 to 8 to "0". Also, clear the HIE bit in the DMjCHCR register to "0" and do not use the half-end function when the reload function is used. For the repeat function, see section 20.4.7, Repeat Function. For the reload function, see section 20.4.8, Reload Function.




After Reset: Undefined Und

					4 mer 1 1000m C 1100m C
Bit	Abbreviation	After Reset	R	W	Description
31 to 24	_	Undefined	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
23 to 0	DMjTCRB	Undefined	R	W	 When the repeat function is enabled, the DMjTCRB specifies the number of DMA transfers that are reset in the DMjTCR register. When the half-end function is enabled, the DMjTCRB register is used as the initial value hold register for half-end detection. When the reload function is enabled: Bits 23 to 16: Specify the number of transfers until reload. Bits 15 to 8: Cleared to "0". Bits 7 to 0: Operate as a DMA transfer counter. Set bits 23 to 16 and 7 to 0 to the same value. Clear the HIE bit in the DMjCHCR register to "0" and do not use the half-end function when the reload function is enabled.

20.3.7 DMAi Channel Control Register (DMiCHCR)

The DMiCHCR register controls the DMA transfer mode.



<After Reset: H'4000 0040>

Bit	Abbreviation	After Reset	R	W	Description
31	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
30	LCKN	1	R	W	Bus Mastership Release Bit
					Specifies whether to keep or release the bus mastership for read/write cycles in one transfer. Releasing the bus mastership allows the bus mastership request for this bus master to be accepted. For details, see section 20.4.2, DMA Transfer Modes.
					Set this bit to "0" in burst mode.
					0: Bus mastership is kept
					1: Bus mastership is released
29, 28		All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".

Bit	Abbreviation	After Reset	R	w	Description
27 to 25	RPT	All 0	R	W	DMA Setting Renewal Specify Bits
					These bits are enabled in the DMjCHCR register.
					In the DMA4CHCR, DMA5CHCR, DMA10CHCR, and DMA11CHCR registers, the write value should be always be "000". These bits are always read as "000".
					000: Repeat function, reload function disabled
					001: Repeat function enabled (SAR, DAR, TCR)
					Reload DMjSARB to DMjSAR, DMjDARB to DMjDAR, and DMjTCRB to DMjTCR
					010: Repeat function enabled (DAR, TCR)
					Reload DMjDARB to DMjDAR, and DMjTCRB to DMjTCR
					011: Repeat function enabled (SAR, TCR)
					Reload DMjSARB to DMjSAR, and DMjTCRB to DMjTCR
					100: Reserved (setting prohibited)
					101: Reload function enabled (SAR, DAR, TCRB)
					Reload DMjSARB to DMjSAR, DMjDARB to DMjDAR, and DMjTCRB [23:16] to DMjTCRB [7:0]
					110: Reload function enabled (DAR, TCRB)
					Reload DMjDARB to DMjDAR, and DMjTCRB [23:16] to DMjTCRB [7:0]
					111: Reload function enabled (SAR, TCRB)
					Reload DMjSARB to DMjSAR, and DMjTCRB [23:16] to DMjTCRB [7:0]
24 to 21	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
20	TS2	0	R	W	Transfer Size Specify Bit
					With TS1 and TS0, this bit specifies the DMA data transfer size. When the transfer source or transfer destination is a register of an on-chip peripheral module with a transfer size set, set a transfer size according to the specified access size. For the address to be specified as the transfer source or destination, set it according to the address boundary for the transfer data size.
					b20 b4 b3
					0 0 0 : 1-byte units transfer
					0 0 1 : Word (2-byte) units transfer
					0 1 0 : Longword (4-byte) units transfer
					0 1 1 : 16-byte units transfer (8 bytes \times 2)
					1 0 0 : 32-byte units transfer (8 bytes \times 4)
					Other than above: Setting prohibited
					Note: 16-byte and 32-byte accesses are possible between external address space, IL memory/OL memory, SHwyRAM, and ROM only.




Bit	Abbreviation	After Reset	R	W	Description
19	HE	0	R	*1	Half End Interrupt Request Status Flag
					After the HIE bit is set to "1" and the DMjTCR register value becomes half of the DMjTCRB register value (1 bit shift to right), the HE bit becomes "1".
					This bit is valid only in the DMjCHCR register. In the DMA4CHCR, DMA5CHCR, DMA10CHCR, and DMA11CHCR registers, the write value should be always "0". This bit is always read as "0".
					0: Half end interrupt is not requested
					1: Half end interrupt is requested
					(DMjTCR register = DMjTCRB register ÷ 2)
					[Condition for clearing to "0"]
					Writing "0" to the HE bit after reading it as "1"*1
18	HIE	0	R	W	Half End Interrupt Enable Bit
					When the HIE bit is set to "1" and the HE bit is set, an interrupt request is generated to the INTC. Clear this bit to "0" while the reload function is enabled. This bit is valid in the DMjCHCR register.In the DMA4CHCR, DMA5CHCR, DMA10CHCR, and DMA11CHCR registers, the write value should be always "0". This bit is always read as "0".
					0: Half end interrupt request is disabled
					1: Half end interrupt request is enabled
17	AM	0	R	W	Acknowledge Select Bit
					Specifies whether DACK# is output in data read cycle or in data write cycle. For details, see table 20.7.
					This bit is valid only in the DM0CHCR to DM3CHCR registers. When setting registers DM4CHCR to DM11CHCR, the write value should be always "0". This bit is always read as "0".
					0: DACK# output in read cycle
					1: DACK# output in write cycle
16	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".

Bit	Abbreviation	After Reset	R	W	Description
15, 14	DM	00	R	W	Destination Address Direction Select Bits
					Specify whether the DMA destination address is incremented, decremented, or fixed.
					00: Address fixed
					01: Address incremented
					+1 in byte units transfer
					+2 in 2-byte (word) units transfer
					+4 in 4-byte (longword) units transfer
					+16 in 16-byte units transfer
					+32 in 32-byte units transfer
					10: Address decremented
					-1 in byte units transfer
					-2 in 2-byte (word) units transfer
					-4 in 4-byte (longword) units transfer
					Setting prohibited in 16/32-byte units transfer
					11: Setting prohibited
					Note: When the transfer data size is set as 16-byte or 32-byte units with the TS0 to TS2 bits, do not set the DM bit to address decremented.
13, 12	SM	00	R	W	Source Address Direction Select Bits
					Specify whether the DMA destination address is incremented, decremented, or fixed.
					00: Address fixed
					01: Address incremented
					+1 in byte units transfer
					+2 in 2-byte (word) units transfer
					+4 in 4-byte (longword) units transfer
					+16 in 16-byte units transfer
					+32 in 32-byte units transfer
					10: Address decremented
					-1 in byte units transfer
					-2 in 2-byte (word) units transfer
					-4 in 4-byte (longword) units transfer
					Setting prohibited in 16/32-byte units transfer
					11: Setting prohibited
					Note: When the transfer data size is set as 16-byte or 32-byte units with the TS0 to TS2 bits, do not set the DM bit to address decremented.



Bit	Abbreviation	After Reset	R	W	Description
11 to 8	RS	All 0	R	W	Resource Select Bits
					These bits are used to set the transfer request source. The changing of transfer request source should be done in the state that the DMA enable DE bit is cleared to "0".
					0000: External request
					0100: Auto request (software)
					1000: On-chip peripheral module request selected by DMA extended resource selector (DM01ARS to DM1011ARS)
					Other than above: Setting prohibited
					Note: No DMA transfer for external request can be selected in the DM4CHCR to DM11CHCR registers.
7	DL	0	R	W	DREQ Edge Select Bit
					Specifies the detecting method of the DREQ pin input.
					This bit is valid only in the DM0CHCR to DM3CHCR registers. When setting the DM4CHCR to DM11CHCR registers, the write value should be always "0". The read value is always "0".
					Also, if the transfer request source is specified as an on-chip peripheral module or if an auto-request is specified, these bits are invalid.
					0: DREQ detected at falling edge
					1: DREQ detected at rising edge
6	_	1	1	1	Reserved Bit
					This bit is always read as "1". The write value should always be "1".
5	ТВ	0	R	W	Transfer Bus Mode Bit
					Specifies the DMA transfer mode.
					When on-chip module request is set, select cycle steal mode 1 or cycle steal mode 2.
					Use the LCKN bit in the DMiCHCR register to select cycle steal mode 1 or cycle steal mode 2.
					0: Cycle steal mode 1 or cycle steal mode 2
					1: Burst mode
4	TS1	0	R	W	Transfer Size Specify Bits
3	TS0	0	R	W	See the description of TS2 bit.
2	IE	0	R	W	DMA Transfer Complete Interrupt Enable Bit
					Specifies whether or not to notify an interrupt request specified by the TE bit to the INTC at the final DMA transfer.
					0: DMA transfer complete interrupt is disabled
					1: DMA transfer complete interrupt is enabled



Bit	Abbreviation	After Reset	R	W	Description
1	TE	0	R	*1	DMA Transfer Complete Interrupt Request Status Flag
					After the bus mastership is obtained at the the final transfer, the DMiTCR register value reaches "0", a read cycle is performed, and the TE bit is set to "1".
					If the IE bit is "1" at this timing, an interrupt request is notified to the INTC. Then a write cycle at the final transfer is performed. If the LCKN bit is "1", however, the bus mastership is released once, and a write cycle is performed after obtaining the mastership again.
					During DMA operation, if the DMA transfer complete conditions are satisfied before the DMiTCR register value reaches "0" and the DMA transfer is forcibly terminated, the TE bit is not set.
					0: No DMA transfer complete interrupt request
					1: DMA transfer complete interrupt requested
					[Condition for clearing to "0"]
					Writing "0" to the TE bit after reading it as "1"*1
0	DE	0	R	W	DMA Enable Bit
					Enables or disables the DMA transfer. If the DMA transfer end conditions (including clearing the DE bit to "0") are satisfied during DMA transfer, the transfer is forcibly terminated. When terminating the DMA transfer, the transfer request from the corresponding onchip peripheral module must be cleared.
					If the CPU attempts to write "1" to the DE bit during burst transfer, this bit is set to "1" after the bust transfer is completed because the DMAC keeps the bus mastership.
					For auto request, if the DMA transfer start conditions (including the DE bit) are satisfied, the transfer starts.
					For external request or on-chip peripheral module request, if DMA transfer request is generated from the corresponding device or on-chip peripheral module after the DMA transfer start conditions (including the DE bit) are satisfied, the transfer starts.
					0: DMA transfer disabled
					1: DMA transfer enabled
					For details, refer to section 20.4.3, DMA Transfer Start Conditions and DMA Transfer End Conditions.


Note: *1 To clear the TE and HE bits, read the register and then write "0" to the flag bit only if its value was read as "1". Write "1" to the bits whose value was read as "0". Always write "1" to flag bits you do not wish to clear. Write the previous values to the bits other than TE and HE.



20.3.8 DMA05 and DMA611 Operation Registers (DM05OR and DM611OR)

The DM05OR and DM611OR registers specify the priority level of channels at the DMA transfer. This register shows the DMA transfer status.

DM05OR is a common register for DMA0 to DMA5, and DM611OR is a common register for DMA6 to DMA11.



Bit	Abbreviation	After Reset	R	W	Description
15 to 10	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
9, 8	PR	00	R	W	Priority Select Bits
					Select the priority level between channels when there are transfer requests for multiple channels simultaneously.
					When the PR bits in the DM05OR register are set to "11", do not the mix cycle steal mode 1 (cycle steal mode 2) and burst mode among DMA6 to DMA11.
					00: DMA0 > DMA1 > DMA2 > DMA3 > DMA4 > DMA5 (DM05OR register)
					DMA6 > DMA7 > DMA8 > DMA9 > DMA10 > DMA11 (DM611OR register)
					01: DMA0 > DMA2 > DMA3 > DMA1 > DMA4 > DMA5 (DM05OR register)
					DMA6 > DMA8 > DMA9 > DMA7 > DMA10 > DMA11 (DM611OR register)
					10: Setting prohibited
					11: DMA0 to DMA5 in round robin (DM05OR register)
					DMA6 to DMA11 in round robin (DM611OR register)
7 to 3	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".

Bit	Abbreviation	After Reset	R	W	Description
2	AE	0	R	*1	Address Error Flag
					Indicates that an address error encountered by the DMAC during DMA transfer.
					This bit is set to "1" under the following conditions:
					 The value set in the DMiSAR or DMiDAR register does not match to the transfer size boundary.
					The transfer source or transfer destination is invalid space.
					0: No address error
					1: Address error occurred
					[Condition for clearing to "0"]
					Writing "0" to the AE bit after reading it as "1"*1
1	NMIF	0	R	*1	NMI Flag
					This flag indicates that NMI is input.
					When the NMI is input, the DMA transfer in progress can be done in at least one transfer unit, and the DMA transfers on all channels are forcibly terminated.
					To start a new transfer, set all channels again after returning from the NMI interrupt routine.
					When the DMAC is not in operational, the NMIF bit is set to "1" even if the NMI is input.
					The NMIF bit is also set to "1" even if the NMI is input while the NMI block bit (NMIB) in the ICR0 register is "0" and the BL bit in the SR register is "1".
					0: No NMI interrupt
					1: NMI interrupt occurred
					[Condition for clearing to "0"]
					Writing "0" to the NMIF bit after reading it as "1"*1



Bit	Abbreviation	After Reset	R	W	Description
0	DME	0	R	W	DMA Master Enable Bit
					This bit enables or disables DMA transfers on all channels corresponding to the DM05OR register (DMA0 to DMA5) and all channels corresponding to the DM611OR register (DMA6 to DMA11). If the DMA transfer end conditions (including clearing the DME bit to "0") are satisfied during DMA transfers, the transfers are forcibly terminated. To terminate DMA transfers, the DMA transfer request from the corresponding on-chip peripheral module must be cleared.
					If the CPU attempts to write "1" to the DME bit during burst transfers, this bit is set to "1" after the burst transfers are completed because the DMAC keeps the bus mastership.
					For auto request, if the DMA transfer start conditions (including the DME bit) are satisfied, the transfers start.
					For external request or on-chip peripheral module request, if the DMA transfer request is generated from the corresponding device or on-chip peripheral module after the DMA transfer start conditions (including the DME bit) are satisfied, the transfers start.
					0: Disables DMA transfers on DMA0 to DMA5 (DM05OR register)
					Disables DMA transfers on DMA6 to DMA11 (DM611OR register)
					1: Enables DMA transfers on channels DMA0 to DMA5 (DM05OR register)
					Enables DMA transfers on DMA6 to DMA11 (DM611OR register)
					For details, refer to section 20.4.3, DMA Transfer Start Conditions and DMA Transfer End Conditions.

Note: *1 To clear the AE and NMIF bits, read the register and then write "0" to the flag bit only if its value was read as "1". Write "1" to the bits whose value was read as "0". Always write "1" to flag bits you do not wish to clear. Write the previous values to the bits other than AE and NMIF.




20.3.9 DMA01 to DMA1011 Extended Resource Select Registers (DM01ARS to DM1011ARS)

The DM01ARS to DM1011ARS registers specify the sources of DMA transfer requests from on-chip peripheral modules (the SCIF, RSPI, IIC, ATU-IIIS, ADC, and DRI).

When a value other than the values listed in table 20.5 is set in the CnMRID bit, DMA operation cannot be guaranteed. In addition, a transfer request from an on-chip peripheral module should not be assigned to multiple DMAC channels as a resource. Otherwise, correct operation cannot be guaranteed.

(1) DMA01 Extended Resource Select Register (DM01ARS)




<After Reset: H'0000>

Bit	Abbreviation	After Reset	R	W	Description
15 to 8	C1MRID	All 0	R	W	Transfer request module ID for DMA1
					See table 20.5.
7 to 0	C0MRID	All 0	R	W	Transfer request module ID for DMA0
					See table 20.5.

(2) DMA23 Extended Resource Select Register (DM23ARS)

DMA23 Extended Resource Select Register (DM23ARS) <P4 address: location H'FF60 9004>




Bit	Abbreviation	After Reset	R	W	Description
15 to 8	C3MRID	All 0	R	W	Transfer request module ID for DMA3
					See table 20.5.
7 to 0	C2MRID	All 0	R	W	Transfer request module ID for DMA2
					See table 20.5.



(3) DMA45 Extended Resource Select Register (DM45ARS)

DMA45 Extended Resource Select Register (DM45ARS)

<P4 address: location H'FF60 9008>



<After Reset: H'0000>

Bit	Abbreviation	After Reset	R	W	Description
15 to 8	C5MRID	All 0	R	W	Transfer request module ID for DMA5
					See table 20.5.
7 to 0	C4MRID	All 0	R	W	Transfer request module ID for DMA4
					See table 20.5.

(4) DMA67 Extended Resource Select Register (DM67ARS)

DMA67 Extended Resource Select Register (DM67ARS)

<P4 address: location H'FF61 9000>

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				C7N	1RID							C6N	1RID			
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


<After Reset: H'0000>

Bit	Abbreviation	After Reset	R	W	Description
15 to 8	C7MRID	All 0	R	W	Transfer request module ID for DMA7
					See table 20.5.
7 to 0	C6MRID	All 0	R	W	Transfer request module ID for DMA6
					See table 20.5.

(5) DMA89 Extended Resource Select Register (DM89ARS)

DMA89 Extended Resource Select Register (DM89ARS)

<P4 address: location H'FF61 9004>



Bit	Abbreviation	After Reset	R	W	Description
15 to 8	C9MRID	All 0	R	W	Transfer request module ID for DMA9
					See table 20.5.
7 to 0	C8MRID	All 0	R	W	Transfer request module ID for DMA8
					See table 20.5.



(6) DMA1011 Extended Resource Select Register (DM1011ARS)

DMA1011 Extended Resource Select Register (DM1011ARS)

<P4 address: location H'FF61 9008>



Bit	Abbreviation	After Reset	R	W	Description
15 to 8	C11MRID	All 0	R	W	Transfer request module ID for DMA11
					See table 20.5.
7 to 0	C10MRID	All 0	R	W	Transfer request module ID for DMA10
					See table 20.5.

 Table 20.5
 Transfer Request Sources for On-Chip Peripheral Module Request

On-Chip Peripheral Module	DMA Transfer Request Sources	Setting Value for CnMRID Bit	Transfer Source	Transfer Destination
SCIF	SCIF0 transmit FIFO data empty	H'01	Any	SC0FTDR
	SCIF0 receive FIFO data full	H'02	SC0FRDR	Any
	SCIF1 transmit FIFO data empty	H'05	Any	SC1FTDR
	SCIF1 receive FIFO data full	H'06	SC1FRDR	Any
	SCIF2 transmit FIFO data empty	H'09	Any	SC2FTDR
	SCIF2 receive FIFO data full	H'0A	SC2FRDR	Any
	SCIF3 transmit FIFO data empty	H'0D	Any	SC3FTDR
	SCIF3 receive FIFO data full	H'0E	SC3FRDR	Any
RSPI	RSPI0 transmit buffer empty	H'11	Any	SP0DR
	RSPI0 receive buffer full	H'12	SP0DR	Any
	RSPI1 transmit buffer empty	H'15	Any	SP1DR
	RSPI1 receive buffer full	H'16	SP1DR	Any
	RSPI2 transmit buffer empty	H'19	Any	SP2DR
	RSPI2 receive buffer full	H'1A	SP2DR	Any
IIC3	IIC3 transmit data empty	H'1D	Any	ICDRT
	IIC3 receive data full	H'1E	ICDRR	Any
ATU-IIIS	Timer A0 channel0 input capture	H'27	Any	Any
	Timer A0 channel1 input capture	H'2B	Any	Any
	Timer A0 channel2 input capture	H'2F	Any	Any
	Timer A0 channel3 input capture	H'33	Any	Any
	Timer A0 channel4 input capture	H'37	Any	Any
	Timer A0 channel5 input capture	H'3B	Any	Any
	Timer F0 input capture	H'3F	TF0CDR	Any
	Timer F1 input capture	H'43	TF1CDR	Any
	Timer G3 compare-match	H'47	Any	Any
	Timer G4 compare-match	H'4B	Any	Any
	Timer G5 compare-match	H'4F	Any	Any
	Timer TOU0_0 counter underflow	H'53	Any	Any
	Timer TOU0_7 counter underflow	H'57	Any	Any
	Timer TOU1_0 counter underflow	H'5B	Any	Any
	Timer TOU1_7 counter underflow	H'5F	Any	Any
	Timer TOU2_0 counter underflow	H'63	Any	Any
	Timer TOU2_7 counter underflow	H'67	Any	Any
	Timer TOU3_0 counter underflow	H'6B	Any	Any
	Timer TOU3_7 counter underflow	H'6F	Any	Any
	Timer TOU4_0 counter underflow	H'73		<u>-</u>
			Any	Any
	Timer TOU4_7 counter underflow	H'77	Any	Any



On-Chip Peripheral Module	DMA Transfer Request Sources	Setting Value for CnMRID Bit	Transfer Source	Transfer Destination
ADC	AD0 scan transfer end	H'7B	Any	Any
	AD1 scan transfer end	H'7F	Any	Any
	AD0IN0 interrupt transfer end	H'83	Any	Any
	AD0IN1 interrupt transfer end	H'87	Any	Any
	AD0IN2 interrupt transfer end	H'8B	Any	Any
	AD0IN3 interrupt transfer end	H'8F	Any	Any
	AD0IN15 interrupt transfer end	H'93	Any	Any
DRI	DRI0 DIN0 event detection	H'97	Any	Any
	DRI0 DIN1 event detection	H'9B	Any	Any
	DRI0 DIN2 event detection	H'9F	Any	Any
	DRI0 DIN3 event detection	H'A3	Any	Any
	DRI0 DIN4 event detection	H'A7	Any	Any
	DRI0 DIN5 event detection	H'AB	Any	Any
	DRI0 DEC0 underflow	H'AF	Any	Any
	DRI0 DEC1 underflow	H'B3	Any	Any
	DRI0 DEC2 underflow	H'B7	Any	Any
	DRI0 DEC3 underflow	H'BB	Any	Any
	DRI0 DEC4 underflow	H'BF	Any	Any
	DRI0 DEC5 underflow	H'C3	Any	Any
	DRI0 DRI address counter 0 transfer end	H'C7	Any	Any
	DRI0 DRI address counter 1 transfer end	H'CB	Any	Any
	DRI0 DRI acquisition event counter underflow	H'CF	Any	Any
	DRI0 DRI transfer counter underflow	H'D3	Any	Any

Note: • When on-chip peripheral module request is selected, select cycle steal mode 1 (cycle steal mode 2).

20.4 Operation

When the DMA start conditions are satisfied during DMA operation, the DMA starts the transfer according to the predetermined channel priority; when the transfer end conditions are satisfied, it ends the transfer.

Completion of DMA transfer refers to when the DMiTCR register value reaches "0" and the final DMA transfer is completed. Completion of DMA forcible termination refers to when the DMA transfer end conditions are satisfied before the DMiTCR register value reaches "0".

20.4.1 DMA Transfer Request Sources

There are three DMA transfer request sources: auto request (software request), external request, and on-chip peripheral module request. The transfer request source is selected by the setting of the RS bit in the DMiCHCR register corresponding to the channel and the settings of registers DM01ARS to DM1011ARS.

(1) Auto-Request (Software Request)

When auto-request is selected as the DMA transfer request source, the DMAC automatically generates transfer request signals internally if the DMA transfer start conditions are satisfied. Transfer is performed continuously until the DMiTCR register becomes "0" regardless of the transfer mode (cycle steal mode 1, cycle steal mode 2, or burst mode).

Table 20.6 lists the DMA transfer matrix in auto request mode.

Table 20.6 DMA Transfer Matrix in Auto-Request Mode

	Transfer Destination					
Transfer Source	External Address Space	On-Chip Peripheral Module*1	IL Memory/ OL Memory	SHwyRAM	ROM	
External address space	0	0	0	0	×	
On-chip peripheral module*1	0	0	0	0	×	
IL memory/OL memory	0	0	0	0	×	
SHwyRAM	0	0	0	0	×	
ROM	0	0	0	0	×	

Note: *1 When the transfer source or destination is on-chip peripheral module register, the transfer size should be the same value of its access size.

Legend:

O: Transfer is available.

x: Transfer is not available.

(2) External Request

When external request is selected as the DMA transfer request source, DMA transfer is performed upon the request signal (DREQ0 to DREQ3) from an external device in this MCU while the DMA transfer start conditions are satisfied. External request is selected as the DMA transfer request source for DREQ0 to DREQ3 only.

Choose to detect the DREQ signal by either the edge of the signal input with the DL bit in the DM0CHCR to DM3CHCR registers.

When DREQ is accepted, the DREQ pin cannot accept new requests until an acknowledge signal (DACK# signal) corresponding to the accepted DREQ signal is output. However, when external address space is not accessed, no DACK# signal is output.



Table 20.7 lists the DMA transfer matrix in external request mode.

Table 20.7 DMA Transfer Matrix in External Request Mode*4

Transfer Destination

Transfer Source	External Address Space	On-Chip Peripheral Module* ³	IL Memory/ OL Memory	SHwyRAM	ROM
External address space	0	0	○* ²	○* ²	×
On-chip peripheral module*3	0	0	0	0	×
IL memory/OL memory	○*¹	0	0	0	×
SHwyRAM	O*1	0	0	0	×
ROM	○* ¹	0	0	0	×

Notes: *1 Transfer is possible when the AM bit in the DMiCHCR register is set to "1".

- *2 Transfer is possible when the AM bit in the DMiCHCR register is cleared to "0".
- *3 When the transfer source or destination is an on-chip peripheral module, a transfer size permitted by the source or destination register should be used.
- *4 External requests are valid for channels 0 to 3 only.

Legend:

O: Transfer is available.

x: Transfer is not available.

(3) On-Chip Peripheral Module Request

When on-chip peripheral request is selected as the DMA transfer request source, DMA transfer is performed upon the request signal from an on-chip peripheral module while the DMA transfer start conditions are satisfied. DMA transfer request signals can be issued by the SCIF, RSPI, IIC, ATU-IIIS, ADC, and DRI, based on the settings in registers DM01ARS to DM1011ARS.

Table 20.8 lists the DMA transfer matrix in on-chip peripheral module request mode.

Table 20.8 DMA Transfer Matrix in On-Chip Peripheral Module Request Mode*²

Transfer Destination

Transfer Source	External Address Space	On-Chip Peripheral Module* ¹	IL Memory/ OL memory	SHwyRAM	ROM
External address space	0	0	0	0	×
On-chip peripheral module*1	0	0	0	0	×
IL memory/OL memory	0	0	0	0	×
SHwyRAM	0	0	0	0	×
ROM	0	0	0	0	×

Notes: *1 When the transfer source or destination is on-chip peripheral module register, set the transfer size to the same value of its access size.

*2 Settings are available in cycle steal mode 1 and cycle steal mode 2.

Legend:

O: Transfer is available.

×: Transfer is not available.



20.4.2 DMA Transfer Modes

Cycle steal mode 1, cycle steal mode 2, and burst mode are available as DMA transfer modes. Select the mode in the TB and LCKN bits in DMiCHCR register.

One transfer unit described in this section refers to the total of 1 to 32-byte read and write cycles set by the TS0 to TS2 bits in the DMiCHCR register. Also, other bus masters refers to other DMAC modules, CPU, H-UDI, and AUDR.

(1) Cycle Steal Mode 1 (TB = "0", LCKN = "0")

In cycle steal mode 1, the SuperHyway bus mastership is given to another bus master after a DMA transfer of one transfer unit. When the next transfer request occurs, the DMAC issues the next transfer request, the bus mastership is obtained from the other bus master, and a transfer is performed for one transfer unit. When that transfer ends, the bus mastership is passed to the other bus master. This is repeated until the transfer end conditions are satisfied.

Figure 20.2 shows an example of DMA transfer timing in cycle-steal mode 1.




Figure 20.2 DMA Transfer Timing Example in Cycle Steal Mode 1 (DREQ Signal Falling Edge Detection Enabled)

(2) Cycle Steal Mode 2 (TB = "0", LCKN = "1")

In cycle steal mode 2, once the SuperHyway bus mastership is given to another bus master after a read cycle of one transfer unit, the DMAC issues a transfer request for a write cycle. When the next DMA transfer request occurs, the DMAC issues the next transfer request for a read cycle and the cycle is performed. This is repeated until the transfer end conditions are satisfied.

Figure 20.3 shows an example of DMA transfer timing in cycle steal mode 2.




Figure 20.3 DMA Transfer Timing Example in Cycle-Steal Mode 2 (DREQ Signal Falling Edge Detection Enabled)

(3) Burst Mode (TB = "1", LCKN = "0")

In burst mode, once the DMAC obtains the SuperHyway bus mastership, the transfer is performed continuously without releasing the bus mastership until the transfer end conditions are satisfied.

Do not use burst mode when the on-chip peripheral module is selected as the transfer request source.

Figure 20.4 shows DMA transfer timing in burst mode.




Figure 20.4 DMA Transfer Timing Example in Burst Mode (DREQ Signal Falling Edge Detection Enabled)

20.4.3 DMA Transfer Start Conditions and DMA Transfer End Conditions

The following shows the DMA transfer start and end conditions:

(1) DMA Transfer Start Conditions

- (a) When the repeat function is disabled, or when the repeat function is enabled and the DMiCHCR.HIE bit =
- The DM05OR (DM611OR).NMIF bit ="0", AE bit ="0", DME bit ="1", DMiCHCR.TE bit ="0", and DE bit ="1"
- (b) When the repeat function is enabled and the DMiCHCR.HIE bit = "1"
- The DM05OR (DM611OR).NMIF bit = "0", AE bit = "0", DME bit = "1", DMiCHCR.TE bit = "0", HE bit = "0", and DE bit = "1"
- The DM05OR (DM611OR).NMIF bit = "0", AE bit = "0", DME bit = "1", DMiCHCR.TE bit = "0", HE bit = "1", and DE bit = "1"
- The DM05OR (DM611OR).NMIF bit = "0", AE bit = "0", DME bit = "1", DMiCHCR.TE bit = "1", HE bit = "0", and DE bit = "1"

(2) DMA Transfer End Conditions

- (a) When the repeat function is disabled, or when the repeat function is enabled and the DMiCHCR.HIE bit = "10"
- NMI is input
- An address error occurred
- The DMiCHCR.DE bit is set to "0"
- The DM05OR (DM611OR).DME bit is set to "0"
- The DMiCHCR.TE bit = "1"
- (b) When the repeat function is enabled and the DMiCHCR.HIE bit = "1"
- NMI is input
- An address error occurred
- The DMiCHCR.DE bit is set to "0"
- The DM05OR (DM611OR).DME bit is set to "0"
- The DMiCHCR.HE bit = "1" and TE bit = "1"

20.4.4 Channel Priority in Modules

When the DMAC receives simultaneous transfer requests on two or more channels, it transfers data according to a predetermined priority. Two channel priority modes are available: fixed and round-robin. The priority is selected by setting the PR bit in the DM05OR register (DMA0 to 5) or DM611OR register (DMA6 to 11).

Round robin is used as the priority relationship for DMAC0 module (DMA0 to 5) and DMAC1 module (DMA6 to 11).

For details, see section 20.4.6, Priority between DMAC Modules.

(1) Fixed Priority

When the priority levels among the channels are selected as fixed, the priority does not change. There are two kinds of fixed priority as follows:

(a) DMA0 to 5

- DMA0 > DMA1 > DMA2 > DMA3 > DMA4 > DMA5
- DMA0 > DMA2 > DMA3 > DMA1 > DMA4 > DMA5

(b) DMA6 to 11

- DMA6 > DMA7 > DMA8 > DMA9 > DMA10 > DMA11
- DMA6 > DMA8 > DMA9 > DMA7 > DMA10 > DMA11

(2) Round Robin

When the priority levels among the channels are selected as round robin, each time data of one transfer unit is transferred on one channel, the priority is rotated. The channel on which the transfer just finished rotates to the bottom of the priority. An example of changes in channel priority is shown in figure 20.5.

The priority of round robin immediately after reset is shown as follows:

(a) DMA0 to 5

• DMA0 > DMA1 > DMA2 > DMA3 > DMA4 > DMA5

(b) DMA6 to 11

• DMA6 > DMA7 > DMA8 > DMA9 > DMA10 > DMA11

When the priority levels among the channels are selected as round robin, do not mix cycle steal mode 1 (cycle steal mode 2) and burst mode among DMA0 to DMA5. Also, do not mix cycle steal mode 1 (cycle steal mode 2) and burst mode among DMA6 to DMA11.






Figure 20.5 Example 1 of Changes in Channel Priority (Round Robin)

Figure 20.6 shows how the priority changes when DMA0 and DMA3 transfers are requested simultaneously and a DMA1 transfer is requested during the DMA0 transfer. The DMAC operates as follows:

- 1. Transfer requests are generated simultaneously to DMA0 and DMA3.
- 2. DMA0 has a higher priority, so the DMA0 transfer begins first (DMA3 waits for transfer).
- 3. A DMA1 transfer request occurs during the DMA0 transfer (DMA1 and DMA3 are both waiting)
- 4. When the DMA0 transfer ends, DMA0 becomes lowest priority.
- 5. At this point, DMA1 has a higher priority than DMA3, so the DMA1 transfer begins (DMA3 waits for transfer).
- 6. When the DMA1 transfer ends, DMA1 becomes lowest priority.
- 7. The DMA3 transfer begins.
- 8. When the DMA3 transfer ends, DMA3 and DMA2 shift downward in priority so that DMA3 becomes the lowest priority.




Figure 20.6 Example 2 of Changes in Channel Priority (Round Robin)



20.4.5 Operation Example of Multiple Channels in the Same DMAC Module

The channel priority in the same DMAC module is determined each one transfer unit.

If there is a channel which is transferring in burst mode in the same DMAC module, the DMAC module does not give the bus mastership to another bus master.

With the DMAC0 module as an example, the operation of multiple channels in the same DMAC module is shown as follows.

(1) Example of Mixing Cycle Steal Mode 1 and Burst Mode

The following shows an operation example when DMA0 is set to cycle steal mode 1 and DMA1 is set to burst mode.

When the priority is selected as fixed priority (DMA0 > DMA1.... > DMA5), and DMA1 is transferring in burst mode, if there is a transfer request to DMA0 with a higher priority in cycle steal mode 1, DMA0 transfer will begin after the one transfer unit of DMA1.

In cycle steal mode 1, the bus mastership is usually given to another bus master each one transfer unit. However, if there is a channel which is transferring in burst mode in the DMAC0 module, first DMA0 with a higher priority in cycle steal mode 1 performs the transfer of one transfer unit, and DMA1 transfer is continuously performed without releasing the bus mastership.

The bus mastership will then switch between the two in the order DMA0, DMA1, DMA0, and DMA1. This bus status is referred to as burst mode prioritized execution.

This example is shown in figure 20.7. When multiple channels are operating in burst modes, the channel with the highest priority is executed first. When DMA transfer is executed in the multiple channels, the bus mastership will not be released to another bus master until all transfers in burst mode are complete.




Figure 20.7 Example of Operations in Priority Order in Burst Mode

(2) Example of Mixing Burst Mode and Burst Mode

The following shows an operation example when DMA0 is set to burst mode and DMA1 is set to burst mode.

When the priority is selected as fixed priority (DMA0 > DMA1.... > DMA5), and DMA1 is transferring in burst mode, if there is a transfer request to DMA0 with a higher priority, DMA0 transfer will begin after the one transfer unit of DMA1. After all DMA0 transfers are complete, DMA1 transfer in burst mode is executed without releasing the bus mastership.

When the priority is selected as round robin and DMA1 is transferring in burst mode, if there is a transfer request to DMA0 with a higher priority, DMA0 transfer will begin after the one transfer unit of DMA1. As the channel priority is rotated or determined each transfer unit, after the one transfer unit of DMA1 transfer, the one transfer unit of DMA0 transfer in burst mode is executed without releasing the bus mastership. The bus mastership will then switch between the two in the order DMA1, DMA0, DMA1, and DMA0.

20.4.6 Priority between DMAC Modules

Round robin is used as the priority relationship for the DMAC0 module (DMA0 to 5) and DMAC1 module (DMA6 to 11) in the DMAC. The priority is DMAC0 > DMAC1 immediately after reset. Each time the DMAC0 (DAMC1) module releases the bus mastership to another bus master, the priority is rotated so that the DMAC0 (DAMC1) module which performed the DMA transfer rotates to the bottom of the priority.

20.4.7 Repeat Function

When the repeat function is enabled, the setting value is loaded from the DMjTCRB register to the DMjTCR register each time the DMjTCR register value reaches "0".

According to setting the RPT bits in the DMjCHCR register, the setting value can be loaded from the DMjSARB register to the DMjSAR register and the DMjDARB register to DMjDAR register at this time. To start DMA transfer after the setting value is loaded, the conditions described in section 20.4.3, DMA Transfer Start Conditions and DMA Transfer End Conditions should be satisfied by software.

Figure 20.8 shows an operation of data transfer processing when the repeat function is disabled and enabled.






Figure 20.8 Transfer when Repeat Function is Enabled and Data Transfer when Disabled

Using the repeat function with the half end function allows a double buffer transfer executed virtually. The following processing can be executed effectively by using this function. As an example, operation of receiving data from the external memory and handling the data is explained.

In the following example, handling 40-word data every data reception is explained.

- 1. DMAC settings
 - Set address of the external memory in the DMjSAR register
 - Set address of an internal memory data store area in the DMjDAR register
 - Set the DMjTCR register to 80 (H'50)
 - Satisfy the following settings of the DMjCHCR register

RPT bits = B'010: Repeat function enabled (DMjDAR, DMjTCR)

HIE bit = B'1: DMjTCR register/2 interrupt generated

DM bits = B'01: DMjDAR register incremented

SM bits = B'00: DMjSAR register fixed

IE bit = B'1: Interrupt enabled

DE bit = B'1: DMA transfer enabled

- Set such as TB and TS bits according to use conditions
- Set the PR bit in the DM05OR or DM611OR register according to the usage conditions, and set the DME bit to "1".
- 2. DMA transfer is executed.
- 3. The DMjTCR register is decreased to half of its initial value and an interrupt is generated In the interrupt handler, after reading out the DMjCHCR register and verifying that HE (bit 19) is set to "1", clear that bit to "0" and process 40 words of data starting at the address set in the DMjDAR register.
- 4. The DMjTCR register is cleared to "0" and an interrupt is generated

 In the interrupt handler, after reading out the DMjCHCR register and verifying that TE (bit 1) is set to "1", clear that bit to "0" and process 40 words of data starting at the address which is 40 added to the address set in the DMjDAR register. At this time, the values of the values of the DMjDARB and DMjTCRB registers are copied to the DMjDAR and DMjTCR registers, respectively, in the DMAC.
- 5. After that, the operations of items 3 and 4 are repeated until either the condition of both HE and TE being "1" and either DME or DE being "0" is established or an NMI interrupt occurs.

That is, using this function makes it possible to perform sequential processing while interchanging the data reception storage buffer and the data processing buffer.



R01UH0286EJ0110

20.4.8 Reload Function

When the reload function is executed, the DMjTCRB register is used as a reload counter. When the DMAC reload function is enabled, according to the setting of the RPT bits in the DMjCHCR register, the setting value is loaded from the DMjSARB register to the DMjSAR register, the DMjDARB register to the DMjDAR register, and bits 23 to 16 in the DMjTCRB register to bits 7 to 0 in the DMjTCRB register when transfer starts and each the number of transfers set in bits 7 to 0 in the DMjTCRB register. Transfer is repeated without having to re-specify the transfer settings until the DMjTCR register value reaches "0". This function is effective when repeating data transfer with a specific area.

Figure 20.9 shows an operation of data transfer processing when the reload function is disabled and enabled.




Figure 20.9 Data Transfer when Reload Function is Enabled and Data Transfer when Disabled

20.4.9 DREQ Pin Sampling Timing

Figures 20.10 and 20.11 show the sample timing of the DREQ input in cycle steal mode 1, figures 20.12 and 20.13 show the sample timing of the DREQ input in cycle steal mode 2, respectively.

The non-sensitive period is from when the CLKOUT rises after DREQ is accepted first time to the 1.5 cycles of CLKOUT after DACK output.




Figure 20.10 Example of DREQ Input Detection (Cycle Steal Mode 1, DACK Read Cycle Output)




Figure 20.11 Example of DREQ Input Detection (Cycle Steal Mode 1, DACK Write Cycle Output)




Figure 20.12 Example of DREQ Input Detection (Cycle Steal Mode 2, DACK Read Cycle Output)




Figure 20.13 Example of DREQ Input Detection (Cycle Steal Mode 2, DACK Write Cycle Output)

Figures 20.14 and 20.15 show the sample timing of the DREQ input in burst mode, respectively.




Figure 20.14 Example of DREQ Input Detection (Burst mode, DACK Read Cycle Output)




Figure 20.15 Example of DREQ Input Detection (Burst mode, DACK Write Cycle Output)

20.4.10 DACK# Pin Output

DACK# can be output in read and write cycles. Whether to output in the read or write cycle can be specified by setting the DMiCHCR register. Figure 20.16 shows an example of the DACK# pin output timing.




Figure 20.16 Example of DACK# Signal Output Timing (Source: External Address Space; Destination: External Address Space)

The DMA transfer unit is divided into multiple bus cycles when a 4-byte (longword) access is performed for an 8-bit (1-byte) external device or a 16-bit (2-byte) external device, or when a 2-byte (word) access is performed for an 8-bit external device.

Note that the DACK# output is divided to align the data unit like the CS# output when a setting is made so that a DMA transfer unit is divided into multiple bus cycles and the CS# output is negated between bus cycles.

Figures 20.17 and 20.18 show examples of the DACK# signal output timing during DACK# signal output division, respectively.




Figure 20.17 Timing Example during DACK# Signal Output Division (Cycle Steal Mode 1 or 2, DACK Read Cycle Output)




Figure 20.18 Timing Example during DACK# Signal Output Division (Cycle Steal Mode 1 or 2, DACK Write Cycle Output)

20.5 Usage Notes

20.5.1 Address Error

When a DMA address error occurs, perform the following procedure. Then reset all channels corresponding to registers DM05OR and DM611OR and restart the transfer.

- 1. Dummy read for the below listed registers. However, dummy read of the space not specified as the access destination by the DMA can be omitted.
 - External address space: Dummy read of BCR (bus control register)
 - On-chip peripheral module (Pck): Dummy read of the dummy access area (addresses H'FFFF 5020 to H'FFFF 5023)
 - On-chip peripheral module (PAck): Dummy read of the dummy access area (addresses H'FFA0 0000 to H'FFA0 0003)
 - IL memory/OL memory: Dummy read of any area
 - SHwyRAM: Dummy read of any area
 - ROM: Dummy read of any area
- 2. Issue the SYNCO instruction.
- 3. Reset all channels corresponding to the register, DM05OR or DM611OR, where the DMA address error occurred.
 - Reset DMA0 to 5 if the DM05OR.AE bit was set to "1".
 - Reset DMA6 to 11 if the DM611OR.AE bit was set to "1".

20.5.2 DMA Transfer to DMAC Prohibited

Do not perform DMA transfer with the DMAC register specified as the transfer source or transfer destination.

20.5.3 NMI Interrupt

When an NMI interrupt occurs, the DMA transfer is stopped. After returning from the NMI interrupt routine, set all channels again, and then restart the DMA transfer.

20.5.4 Accessing Registers during DMA Operation

During DMA operation (while the DMA start conditions are satisfied), the following constraints apply when accessing registers. Before forcibly termination, make sure the DMA transfer request from the corresponding on-chip module is cleared.

• DMAC0 module

No write access is allowed for registers other than the DM0CHCR to DM5CHCR.DE bit, HE bit, TE bit, and DM05OR.DME bit.

Write the same value to the other bits in the DM0CHCR to DM5CHCR registers and the DM05OR register.

DMAC1 module

No write access is allowed for registers other than the DM6CHCR to DM11CHCR.DE bit, HE bit, TE bit, and DM611OR.DME bit.

Write the same value to the other bits in the DM6CHCR to DM11CHCR registers and the DM611OR register.




20.5.5 DMA Transfer for External Request

For DREQ (edge detection) during two or more DMA transfers, DACK# may be continuously asserted during each DMA transfer*. This may cause the DMA transfer to be suspended and incorrect operation. Insert one or more idle cycles between each DMA transfer.

- (1) When the transfer source is set to external address space and DACK# to be output in the read cycle (DMiCHCR.AM = "0")
- CSnBCR.IWRRD = B'001 to B'111 (insert one or more idle cycles between read and read cycles in different spaces)
- CSnBCR.IWRRS = B'001 to B'111 (insert one or more idle cycles between read and read cycles in the same space)
- (2) When the transfer destination is set to external address space and DACK# to be output in the write cycle (DMiCHCR.AM = "1")
- CSnBCR.IWW = B'001 to B'111 (insert one or more idle cycles between write and read/write and write cycles)

Note: *1 This applies when the transfer source is set to external address space and DACK# to be output in the read cycle or when the transfer destination is set to external address space and DACK# to be output in the write cycle, and when no idle cycle is set (CSnBCR.IWRRD, IWRRS, and IWW are set to B'000). This does not apply when the transfer source and destination are both set to the external address space.





Section 21 Advanced Timer Unit IIIS (ATU-IIIS)

21.1 Overview

The ATU-IIIS comprises the timer blocks timer A (two subblocks, each with six channels), timer F (four channels), timer G (six channels), and timer TOU (five subblocks, each with eight channels), prescalers, and a common controller. The timer blocks have different functions and each can operate independently; timer blocks can also be linked via the clock bus. Each timer block consists of one or more timer subblocks and each subblock has one or more channels.

In the descriptions in this section, the following notation is used to refer to the names of the registers associated with each of the timers:

• Timer A Registers: i = 0 or 1, k = 0 to 5

Timer F Registers: j = 0 to 3
Timer G Registers: k = 0 to 5

• Timer TOU Registers: n = 0 to 4, m = 0 to 7

Table 21.1 lists the overview of the ATU-IIIS module.

Table 21.1 ATU-IIIS Overview

Item	Description				
Function	68 interrupt sources can be generated. This enables to activate the DMAC, and interrupt processing by the CPU.				
	6 pulse output dedicated for A/D (timer G)				
	 On-chip 4-channel prescaler provided, which generates four types of clocks by dividing peripheral clock (Pck) by 1/1 to 1/1024 				
	 Each channel for a timer can select a count source from among four divided clocks generated by prescaler and two external clocks. 				
Timer A	Timer A has a 32-bit free-run counter and 12 (for two subblocks, each with six channels) 32-bit input capture registers.				
	Detection by rising edges, falling edges, or both edges				
	DMAC activation at capture timing				
	 Noise canceling function for each external pin with maximum length of 0.82 ms 				
	Capture interrupt and counter overflow interrupt are available				
Timer F	Timer F consists of four subblocks. Each subblock is provided with two 24-bit counters, a 16-bit counter, three 24-bit general registers, and a 16-bit general register. This provides the following operations:				
	 Noise canceling function for each external pin with maximum length of 0.82 ms 				
	 Seven operation modes: edge counting in a specified period, valid edge interval counting, measurement of time during "H"/"L" input levels, measurement of PWM input waveform timing, rotation speed/pulse measurement, up/down event count, and four-time multiplication event count. 				
	Activates DMAC by input capture interrupt				
	Overflow interrupt generation is available				

Item	Description
Timer G	Timer G consists of six subblocks that have the same function. Each channel is provided with a 16-bit free-run counter and output compare register. This provides the following operations:
	 Outputs event that is triggered by compare match. This output can be used as a trigger for AD activation/interrupt.
	Activates DMAC by compare match interrupt
Timer TOU	Timer TOU (Timer Output Unification) comprises a 24-bit output timer with a total of 40 channels (five subblocks, each with eight channels). The operation mode of each timer TOU channel can be selected by software from among the following:
	PWM output mode
	One-shot PWM output mode
	One-shot output mode
	Continuous output mode

Table 21.2 ATU-IIIS Interrupt Generation Functions

Signal Name	Interrupt Source	Source Input Count
IRQ_TA_OVF	Timer A overflow	2
IRQ_TA_IC	Timer A input capture	12
IRQ_TF_OVF	Timer F overflow	4
IRQ_TF_IC	Timer F input capture	4
IRQ_TG0	Timer G0 compare-match	1
IRQ_TG1	Timer G1 compare-match	1
IRQ_TG2	Timer G2 compare-match	1
IRQ_TG3	Timer G3 compare-match	1
IRQ_TG4	Timer G4 compare-match	1
IRQ_TG5	Timer G5 compare-match	1
IRQ_TOU00	TOU0_0 to TOU0_3 underflow	4
IRQ_TOU04	TOU0_4 to TOU0_7 underflow	4
IRQ_TOU10	TOU1_0 to TOU1_3 underflow	4
IRQ_TOU14	TOU1_4 to TOU1_7 underflow	4
IRQ_TOU20	TOU2_0 to TOU2_3 underflow	4
IRQ_TOU24	TOU2_4 to TOU2_7 underflow	4
IRQ_TOU30	TOU3_0 to TOU3_3 underflow	4
IRQ_TOU34	TOU3_4 to TOU3_7 underflow	4
IRQ_TOU40	TOU4_0 to TOU4_3 underflow	4
IRQ_TOU44	TOU4_4 to TOU4_7 underflow	4



21.2 Block Diagram




Figure 21.1 Block Diagram of ATU-IIIS (1)




Figure 21.1 Block Diagram of ATU-IIIS (2)

ADC ATU-IIIS Timer A0 channels Scan conversion trigger 2 to 5 TOUn_m count enable source Timer G channel / 11 Interrupt conversion trigger Timer G channel 5 Timers TOU0_0 to TOU0_5 Timer TOU0_7 Timer TOU1_7 Timer TOU2_7 Timer TOU3_7 Timer TOU4 7 Timers TOUn_m-1 **PDAC** PSEL Activation event Output events A to D Activation event Output events E and F End event DRI0 DRI0 DRI data fetch disable Output event G DRI0 fetch enable (at fall of DCPEN bit in DRI0CAPCNT) Output event H DRI0DEC0 count enable DRI0DEC1 count enable DRI0DEC2 count enable DRI0DEC4 count enable F/F (TOU1_0) F/F (TOU2_0) F/F (TOU3_0) DRI0DIN5 DRI1 DRI1 DRI data fetch disable (at fall of DCPEN bit in DRI1 fetch enable DRI1CAPCNT) DRI1DEC0 count enable DRI1DEC1 count enable DRI1DEC2 count enable DRI1DEC4 count enable PSLCLKB F/F (TOU1_0)-F/F (TOU2_0)-DRI1DIN5 F/F (TOU3_0) DRI2 DRI2 DRI data fetch disable (at fall of DCPEN bit in DRI2 fetch enable DRI2CAPCNT) DRI2DEC0 count enable DRI2DEC1 count enable DRI2DEC2 count enable DRI2DEC4 count enable PSLCLKB -F/F (TOU1_0)-F/F (TOU2_0)-DRI2DIN5 F/F (TOU3_0) Note *1 Clock output from PSEL or F/F output from timer TOU of ATU-IIIS can be input as an internal signal to DIN5. For example, when F/F (TOU1_0) is selected in the DRIiDINSEL register, the value at output from timer TOU1_0 (the value of the FFDT10 bit in TO1FFDR) is input to DIN5 as an internal signal. Legend: m = 0 to 7, n = 0 to 4

Figure 21.2 is a wiring diagram of the event signals.



21.3 Input/Output Pins

Table 21.3 lists the ATU-IIIS pins.

Pin switching is required for pins which are multiplexed with other functions. For details, see section 18, I/O Ports and Pin Function Unit.

Table 21.3 Pin Configuration

Item	Pin Name	I/O	Function
Common	TCLKA	Input	External clock input to clock bus 4
controller	TCLKB	Input	External clock input to clock bus 5
Timer A	TIA00 to TIA05	Input	Input-capture triggers for timer A channels
	TIA10 to TIA15		
Timer F	TIF0A, TIF0B	Input	Event inputs for timer F channels
	TIF1A, TIF1B		
	TIF2A, TIF2B		
	TIF3A, TIF3B		
Timer TOU	PWMOFF0 to PWMOFF4	Input	Timer TOU PWM output-prohibit control signal inputs
	TO00 to TO07	Output	Pulse/PWM outputs for timer TOU channels
	TO10 to TO17		
	TO20 to TO27		
	TO30 to TO37		
	TO40 to TO47		
		·	

21.4 Register Descriptions


Addresses of the ATU-IIIS registers are shown below. To access the registers, the following procedure should be followed.

- When writing to reserved bits, the value written must be "0".
- Registers which have more than 16 bits must be read from and written to in 32 bit units. These registers cannot be accessed in 16- or 8-bit units.

Table 21.4 Register Configuration

Item	Register Name	Abbreviation	After Reset	P4 Address	Size	Page
Common	ATU-IIIS Master Enable Register	ATUENR	H'0000	H'FFFF E000	16	21-19
controller	ATU-IIIS Clock Bus Control Register	ATCBCNT	H'00	H'FFFF E002	8	21-21
	ATU-IIIS Noise Cancellation Mode Register	ATNCMR	H'00	H'FFFF E003	8	21-22
	ATU-IIIS Interrupt Select Register A0	ATISRA0	H'00	H'FFFF E010	8	21-25
	ATU-IIIS Interrupt Select Register A1	ATISRA1	H'00	H'FFFF E011	8	21-25
	ATU-IIIS Interrupt Select Register F	ATISRF	H'00	H'FFFF E014	8	21-26
	ATU-IIIS Interrupt Select Register G	ATISRG	H'00	H'FFFF E018	8	21-27
	ATU-IIIS Interrupt Select Register TOU0	ATISRT0	H'00	H'FFFF E020	8	21-28
	ATU-IIIS Interrupt Select Register TOU1	ATISRT1	H'00	H'FFFF E021	8	21-28
	ATU-IIIS Interrupt Select Register TOU2	ATISRT2	H'00	H'FFFF E022	8	21-28
	ATU-IIIS Interrupt Select Register TOU3	ATISRT3	H'00	H'FFFF E023	8	21-28
	ATU-IIIS Interrupt Select Register TOU4	ATISRT4	H'00	H'FFFF E024	8	21-28
	ATU-IIIS Prescaler Register 0	ATPSCR0	H'0000	H'FFFF E100	16	21-30
	ATU-IIIS Prescaler Register 1	ATPSCR1	H'0000	H'FFFF E102	16	21-30
	ATU-IIIS Prescaler Register 2	ATPSCR2	H'0000	H'FFFF E104	16	21-30
	ATU-IIIS Prescaler Register 3	ATPSCR3	H'0000	H'FFFF E106	16	21-30
Timer A0	TA0 Control Register	TA0CR	H'00	H'FFFF E202	8	21-34
	TA0I/O Control Register 1	TA0IO1	H'0000	H'FFFF E204	16	21-35
	TA0I/O Control Register 2	TA0IO2	H'0000	H'FFFF E206	16	21-36
	TA0 Status Register	TA0SR	H'00	H'FFFF E208	8	21-38
	TA0 Interrupt Enable Register	TA0IER	H'00	H'FFFF E209	8	21-40
	TA00 Noise Canceler Counter	TA00NCNT	H'00	H'FFFF E210	8	21-44
	TA00 Noise Canceler Register	TA00NCR	H'00	H'FFFF E211	8	21-45
	TA01 Noise Canceler Counter	TA01NCNT	H'00	H'FFFF E212	8	21-44
	TA01 Noise Canceler Register	TA01NCR	H'00	H'FFFF E213	8	21-45
	TA02 Noise Canceler Counter	TA02NCNT	H'00	H'FFFF E214	8	21-44
	TA02 Noise Canceler Register	TA02NCR	H'00	H'FFFF E215	8	21-45
	TA03 Noise Canceler Counter	TA03NCNT	H'00	H'FFFF E216	8	21-44
	TA03 Noise Canceler Register	TA03NCR	H'00	H'FFFF E217	8	21-45
	TA04 Noise Canceler Counter	TA04NCNT	H'00	H'FFFF E218	8	21-44
	TA04 Noise Canceler Register	TA04NCR	H'00	H'FFFF E219	8	21-45
	TA05 Noise Canceler Counter	TA05NCNT	H'00	H'FFFF E21A	8	21-44
	TA05 Noise Canceler Register	TA05NCR	H'00	H'FFFF E21B	8	21-45

Item	Register Name	Abbreviation	After Reset	P4 Address	Size	Page
Timer A0	TA0 Free-Running Counter	TA0TCNT	H'0000 0000	H'FFFF E220	32	21-42
	TA00 Input Capture Register	TA00ICR	H'0000 0000	H'FFFF E228	32	21-41
	TA01 Input Capture Register	TA01ICR	H'0000 0000	H'FFFF E22C	32	21-41
	TA02 Input Capture Register	TA02ICR	H'0000 0000	H'FFFF E230	32	21-41
	TA03 Input Capture Register	TA03ICR	H'0000 0000	H'FFFF E234	32	21-41
	TA04 Input Capture Register	TA04ICR	H'0000 0000	H'FFFF E238	32	21-41
	TA05 Input Capture Register	TA05ICR	H'0000 0000	H'FFFF E23C	32	21-41
Timer A1	TA1 Control Register	TA1CR	H'00	H'FFFF E302	8	21-34
	TA1I/O Control Register 1	TA1IO1	H'0000	H'FFFF E304	16	21-35
	TA1I/O Control Register 2	TA1IO2	H'0000	H'FFFF E306	16	21-36
	TA1 Status Register	TA1SR	H'00	H'FFFF E308	8	21-38
	TA1 Interrupt Enable Register	TA1IER	H'00	H'FFFF E309	8	21-40
	TA10 Noise Canceler Counter	TA10NCNT	H'00	H'FFFF E310	8	21-44
	TA10 Noise Canceler Register	TA10NCR	H'00	H'FFFF E311	8	21-45
	TA11 Noise Canceler Counter	TA11NCNT	H'00	H'FFFF E312	8	21-44
	TA11 Noise Canceler Register	TA11NCR	H'00	H'FFFF E313	8	21-45
	TA12 Noise Canceler Counter	TA12NCNT	H'00	H'FFFF E314	8	21-44
	TA12 Noise Canceler Register	TA12NCR	H'00	H'FFFF E315	8	21-45
	TA13 Noise Canceler Counter	TA13NCNT	H'00	H'FFFF E316	8	21-44
	TA13 Noise Canceler Register	TA13NCR	H'00	H'FFFF E317	8	21-45
	TA14 Noise Canceler Counter	TA14NCNT	H'00	H'FFFF E318	8	21-44
	TA14 Noise Canceler Register	TA14NCR	H'00	H'FFFF E319	8	21-45
	TA15 Noise Canceler Counter	TA15NCNT	H'00	H'FFFF E31A	8	21-44
	TA15 Noise Canceler Register	TA15NCR	H'00	H'FFFF E31B	8	21-45
	TA1 Free-Running Counter	TA1TCNT	H'0000 0000	H'FFFF E320	32	21-42
	TA10 Input Capture Register	TA10ICR	H'0000 0000	H'FFFF E328	32	21-41
	TA11 Input Capture Register	TA11ICR	H'0000 0000	H'FFFF E32C	32	21-41
	TA12 Input Capture Register	TA12ICR	H'0000 0000	H'FFFF E330	32	21-41
	TA13 Input Capture Register	TA13ICR	H'0000 0000	H'FFFF E334	32	21-41
	TA14 Input Capture Register	TA14ICR	H'0000 0000	H'FFFF E338	32	21-41
	TA15 Input Capture Register	TA15ICR	H'0000 0000	H'FFFF E33C	32	21-41
Timer F	TF Start Register	TFSTR	H'0000 0000	H'FFFF E400	32	21-53
common controller	TF Noise Canceller Control Register	TFNCCR	H'0000 0000	H'FFFF E404	32	21-54
Γimer F0	TF0 Noise Canceler Counter A	TF0NCNTA	H'00	H'FFFF E410	8	21-70
	TF0 Noise Cancel Register A	TF0NCRA	H'00	H'FFFF E411	8	21-72
	TF0 Noise Canceler Counter B	TF0NCNTB	H'00	H'FFFF E450	8	21-71
	TF0 Noise Cancel Register B	TF0NCRB	H'00	H'FFFF E451	8	21-73
	TF0 Control Register	TF0CR	H'00	H'FFFF E480	8	21-56
	TF0 Interrupt Enable Register	TF0IER	H'00	H'FFFF E481	8	21-58
	TF0 Status Register	TF0SR	H'00	H'FFFF E483	8	21-59
	TF0 Timer Counter A	TF0ECNTA	H'0000 0000	H'FFFF E484	32	21-61






Item	Register Name	Abbreviation	After Reset	P4 Address	Size	Page
Timer F0	TF0 Event Counter	TF0ECNTB	H'0000	H'FFFF E488	16	21-62
	TF0 General Register B	TF0GRB	H'FFFF	H'FFFF E48A	16	21-65
	TF0 Time Counter C	TF0ECNTC	H'0000 0000	H'FFFF E48C	32	21-63
	TF0 General Register A	TF0GRA	H'FFFF FF00	H'FFFF E490	32	21-64
	TF0 Capture Output Register	TF0CDR	H'FFFF FF00	H'FFFF E494	32	21-68
	TF0 General Register C	TF0GRC	H'FFFF FF00	H'FFFF E498	32	21-66
	TF0 General Register D	TF0GRD	H'FFFF FF00	H'FFFF E49C	32	21-67
Timer F1	TF1 Noise Canceler Counter A	TF1NCNTA	H'00	H'FFFF E412	8	21-70
	TF1 Noise Cancel Register A	TF1NCRA	H'00	H'FFFF E413	8	21-72
	TF1 Noise Canceler Counter B	TF1NCNTB	H'00	H'FFFF E452	8	21-71
	TF1 Noise Cancel Register B	TF1NCRB	H'00	H'FFFF E453	8	21-73
	TF1 Control Register	TF1CR	H'00	H'FFFF E4A0	8	21-56
	TF1 Interrupt Enable Register	TF1IER	H'00	H'FFFF E4A1	8	21-58
	TF1 Status Register	TF1SR	H'00	H'FFFF E4A3	8	21-59
	TF1 Timer Counter A	TF1ECNTA	H'0000 0000	H'FFFF E4A4	32	21-61
	TF1 Event Counter	TF1ECNTB	H'0000	H'FFFF E4A8	16	21-62
	TF1 General Register B	TF1GRB	H'FFFF	H'FFFF E4AA	16	21-65
	TF1 Time Counter C	TF1ECNTC	H'0000 0000	H'FFFF E4AC	32	21-63
	TF1 General Register A	TF1GRA	H'FFFF FF00	H'FFFF E4B0	32	21-64
	TF1 Capture Output Register	TF1CDR	H'FFFF FF00	H'FFFF E4B4	32	21-68
	TF1 General Register C	TF1GRC	H'FFFF FF00	H'FFFF E4B8	32	21-66
	TF1 General Register D	TF1GRD	H'FFFF FF00	H'FFFF E4BC	32	21-67
Timer F2	TF2 Noise Canceler Counter A	TF2NCNTA	H'00	H'FFFF E414	8	21-70
	TF2 Noise Cancel Register A	TF2NCRA	H'00	H'FFFF E415	8	21-72
	TF2 Noise Canceler Counter B	TF2NCNTB	H'00	H'FFFF E454	8	21-71
	TF2 Noise Cancel Register B	TF2NCRB	H'00	H'FFFF E455	8	21-73
	TF2 Control Register	TF2CR	H'00	H'FFFF E4C0	8	21-56
	TF2 Interrupt Enable Register	TF2IER	H'00	H'FFFF E4C1	8	21-58
	TF2 Status Register	TF2SR	H'00	H'FFFF E4C3	8	21-59
	TF2 Timer Counter A	TF2ECNTA	H'0000 0000	H'FFFF E4C4	32	21-61
	TF2 Event Counter	TF2ECNTB	H'0000	H'FFFF E4C8	16	21-62
	TF2 General Register B	TF2GRB	H'FFFF	H'FFFF E4CA	16	21-65
	TF2 Time Counter C	TF2ECNTC	H'0000 0000	H'FFFF E4CC	32	21-63
	TF2 General Register A	TF2GRA	H'FFFF FF00	H'FFFF E4D0	32	21-64
	TF2 Capture Output Register	TF2CDR	H'FFFF FF00	H'FFFF E4D4	32	21-68
	TF2 General Register C	TF2GRC	H'FFFF FF00	H'FFFF E4D8	32	21-66
	TF2 General Register D	TF2GRD	H'FFFF FF00	H'FFFF E4DC	32	21-67
Timer F3	TF3 Noise Canceler Counter A	TF3NCNTA	H'00	H'FFFF E416	8	21-70
	TF3 Noise Cancel Register A	TF3NCRA	H'00	H'FFFF E417	8	21-72
	TF3 Noise Canceler Counter B	TF3NCNTB	H'00	H'FFFF E456	8	21-71
	TF3 Noise Cancel Register B	TF3NCRB	H'00	H'FFFF E457	8	21-73
	TF3 Control Register	TF3CR	H'00	H'FFFF E4E0	8	21-56




Item	Register Name	Abbreviation	After Reset	P4 Address	Size	Page
Timer F3	TF3 Interrupt Enable Register	TF3IER	H'00	H'FFFF E4E1	8	21-58
	TF3 Status Register	TF3SR	H'00	H'FFFF E4E3	8	21-59
	TF3ECNTA	TF3ECNTA	H'0000 0000	H'FFFF E4E4	32	21-61
	TF3 Event Counter	TF3ECNTB	H'0000	H'FFFF E4E8	16	21-62
	TF3 General Register B	TF3GRB	H'FFFF	H'FFFF E4EA	16	21-65
	TF3 Time Counter C	TF3ECNTC	H'0000 0000	H'FFFF E4EC	32	21-63
	TF3 General Register A	TF3GRA	H'FFFF FF00	H'FFFF E4F0	32	21-64
	TF3 Capture Output Register	TF3CDR	H'FFFF FF00	H'FFFF E4F4	32	21-68
	TF3 General Register C	TF3GRC	H'FFFF FF00	H'FFFF E4F8	32	21-66
	TF3 General Register D	TF3GRD	H'FFFF FF00	H'FFFF E4FC	32	21-67
Timer G common controller	TG Start Register	TGSTR	H'00	H'FFFF E501	8	21-85
Timer G0	TG0 Control Register	TG0CR	H'00	H'FFFF E580	8	21-86
	TG0 Status Register	TG0SR	H'00	H'FFFF E581	8	21-87
	TG0 Counter	TG0CNT	H'0000	H'FFFF E584	16	21-88
	TG0 Compare Match Register	TG00CR	H'FFFF	H'FFFF E586	16	21-89
Timer G1	TG1 Control Register	TG1CR	H'00	H'FFFF E590	8	21-86
	TG1 Status Register	TG1SR	H'00	H'FFFF E591	8	21-87
	TG1 Counter	TG1CNT	H'0000	H'FFFF E594	16	21-88
	TG1 Compare Match Register	TG10CR	H'FFFF	H'FFFF E596	16	21-89
Timer G2	TG2 Control Register	TG2CR	H'00	H'FFFF E5A0	8	21-86
	TG2 Status Register	TG2SR	H'00	H'FFFF E5A1	8	21-87
	TG2 Counter	TG2CNT	H'0000	H'FFFF E5A4	16	21-88
	TG2 Compare Match Register	TG2OCR	H'FFFF	H'FFFF E5A6	16	21-89
Timer G3	TG3 Control Register	TG3CR	H'00	H'FFFF E5B0	8	21-86
	TG3 Status Register	TG3SR	H'00	H'FFFF E5B1	8	21-87
	TG3 Counter	TG3CNT	H'0000	H'FFFF E5B4	16	21-88
	TG3 Compare Match Register	TG3OCR	H'FFFF	H'FFFF E5B6	16	21-89
Timer G4	TG4 Control Register	TG4CR	H'00	H'FFFF E5C0	8	21-86
	TG4 Status Register	TG4SR	H'00	H'FFFF E5C1	8	21-87
	TG4 Counter	TG4CNT	H'0000	H'FFFF E5C4	16	21-88
	TG4 Compare Match Register	TG40CR	H'FFFF	H'FFFF E5C6	16	21-89
Timer G5	TG5 Control Register	TG5CR	H'00	H'FFFF E5D0	8	21-86
	TG5 Status Register	TG5SR	H'00	H'FFFF E5D1	8	21-87
	TG5 Counter	TG5CNT	H'0000	H'FFFF E5D4	16	21-88
	TG5 Compare Match Register	TG5OCR	H'FFFF	H'FFFF E5D6	16	21-89
Timer TOU0	TOU0 Control Register	TO0CR	H'00	H'FFFF E600	8	21-95
	TOU0 Timer Interrupt Enable Register	TO0IER	H'00	H'FFFF E601	8	21-96
	TOU0 Output Control Register	TO0OUCR	H'00	H'FFFF E602	8	21-97
	TOU0 Status Register	TO0SR	H'00	H'FFFF E603	8	21-98
	TOU0 Counter Enable Protect Register	TO0CEPR	H'00	H'FFFF E604	8	21-99





Item	Register Name	Abbreviation	After Reset	P4 Address	Size	Page
Timer TOU0	Flip-Flop Output Protect Register for TOU0 Short-Circuit Prevention Function	TO0SHFFPR	H'00	H'FFFF E605	8	21-102
	TOU0 Flip-Flop Output Protect Register	TO0FFPR	H'00	H'FFFF E606	8	21-104
	TOU0 Counter Enable Register	TO0CENR	H'00	H'FFFF E608	8	21-100
	Flip-Flop Output Data Register for TOU0 Short-Circuit Prevention Function	TO0SHFFDR	H'00	H'FFFF E609	8	21-103
	TOU0 Flip-Flop Output Data Register	TO0FFDR	H'00	H'FFFF E60A	8	21-105
	TOU0 Noise Canceler Control Register	TO0NCCR	H'00	H'FFFF E60C	8	21-106
	TOU0 Noise Canceler Counter	TO0NCNT	H'00	H'FFFF E60E	8	21-109
	TOU0 Noise Canceler Register	TO0NCR	H'00	H'FFFF E60F	8	21-110
	TOU0PWMOFF Input Processing Register	TO0POCR	H'0000	H'FFFF E610	16	21-111
	TOU0PWMOFF Function Enable Register	TO0POER	H'00	H'FFFF E613	8	21-112
	TOU0PWM Output-Prohibit Control Register	TO0PODISCR	H'0000	H'FFFF E614	16	21-113
	TOU0PWM Output-Prohibit Level Control Register	TO0POLVCR	H'00	H'FFFF E617	8	21-114
	TOU00 Mode Control Register	TO00MCR	H'00	H'FFFF E620	8	21-116
	TOU00 Counter	TO00CNT	H'0000 0000	H'FFFF E624	32	21-119, 21-121
	TOU00 Reload Register	TO00RLD	H'0000 0000	H'FFFF E628	32	21-123, 21-125
	TOU01 Mode Control Register	TO01MCR	H'00	H'FFFF E630	8	21-116
	TOU01 Counter	TO01CNT	H'0000 0000	H'FFFF E634	32	21-119, 21-121
	TOU01 Reload Register	TO01RLD	H'0000 0000	H'FFFF E638	32	21-123, 21-125
	TOU02 Mode Control Register	TO02MCR	H'00	H'FFFF E640	8	21-116
	TOU02 Counter	TO02CNT	H'0000 0000	H'FFFF E644	32	21-119, 21-121
	TOU02 Reload Register	TO02RLD	H'0000 0000	H'FFFF E648	32	21-123, 21-125
	TOU03 Mode Control Register	TO03MCR	H'00	H'FFFF E650	8	21-116
	TOU03 Counter	TO03CNT	H'0000 0000	H'FFFF E654	32	21-119, 21-121
	TOU03 Reload Register	TO03RLD	H'0000 0000	H'FFFF E658	32	21-123, 21-125
	TOU04 Mode Control Register	TO04MCR	H'00	H'FFFF E660	8	21-116
	TOU04 Counter	TO04CNT	H'0000 0000	H'FFFF E664	32	21-119, 21-121
	TOU04 Reload Register	TO04RLD	H'0000 0000	H'FFFF E668	32	21-123, 21-125
	TOU05 Mode Control Register	TO05MCR	H'00	H'FFFF E670	8	21-116
	TOU05 Counter	TO05CNT	H'0000 0000	H'FFFF E674	32	21-119, 21-121
	TOU05 Reload Register	TO05RLD	H'0000 0000	H'FFFF E678	32	21-123, 21-125
	TOU06 Mode Control Register	TO06MCR	H'00	H'FFFF E680	8	21-116
			-			

Item	Register Name	Abbreviation	After Reset	P4 Address	Size	Page
Timer TOU0	TOU06 Counter	TO06CNT	H'0000 0000	H'FFFF E684	32	21-119, 21-121
	TOU06 Reload Register	TO06RLD	H'0000 0000	H'FFFF E688	32	21-123, 21-125
	TOU07 Mode Control Register	TO07MCR	H'00	H'FFFF E690	8	21-116
	TOU07 Counter	TO07CNT	H'0000 0000	H'FFFF E694	32	21-119, 21-121
	TOU07 Reload Register	TO07RLD	H'0000 0000	H'FFFF E698	32	21-123, 21-125
Timer TOU1	TOU1 Control Register	TO1CR	H'00	H'FFFF E700	8	21-95
	TOU1 Timer Interrupt Enable Register	TO1IER	H'00	H'FFFF E701	8	21-96
	TOU1 Output Control Register	TO10UCR	H'00	H'FFFF E702	8	21-97
	TOU1 Status Register	TO1SR	H'00	H'FFFF E703	8	21-98
	TOU1 Counter Enable Protect Register	TO1CEPR	H'00	H'FFFF E704	8	21-99
	Flip-Flop Output Protect Register for TOU1 Short-Circuit Prevention Function	TO1SHFFPR	H'00	H'FFFF E705	8	21-102
	TOU1 Flip-Flop Output Protect Register	TO1FFPR	H'00	H'FFFF E706	8	21-104
	TOU1 Counter Enable Register	TO1CENR	H'00	H'FFFF E708	8	21-100
	Flip-Flop Output Data Register for TOU1 Short-Circuit Prevention Function	TO1SHFFDR	H'00	H'FFFF E709	8	21-103
	TOU1 Flip-Flop Output Data Register	TO1FFDR	H'00	H'FFFF E70A	8	21-105
	TOU1 Noise Canceler Control Register	TO1NCCR	H'00	H'FFFF E70C	8	21-106
	TOU1 Noise Canceler Counter	TO1NCNT	H'00	H'FFFF E70E	8	21-109
	TOU1 Noise Canceler Register	TO1NCR	H'00	H'FFFF E70F	8	21-110
	TOU1PWMOFF Input Processing Register	TO1POCR	H'0000	H'FFFF E710	16	21-111
	TOU1PWMOFF Function Enable Register	TO1POER	H'00	H'FFFF E713	8	21-112
	TOU1PWM Output-Prohibit Control Register	TO1PODISCR	H'0000	H'FFFF E714	16	21-113
	TOU1PWM Output-Prohibit Level Control Register	TO1POLVCR	H'00	H'FFFF E717	8	21-114
	TOU10 Mode Control Register	TO10MCR	H'00	H'FFFF E720	8	21-116
	TOU10 Counter	TO10CNT	H'0000 0000	H'FFFF E724	32	21-119, 21-121
	TOU10 Reload Register	TO10RLD	H'0000 0000	H'FFFF E728	32	21-123, 21-126
	TOU11 Mode Control Register	TO11MCR	H'00	H'FFFF E730	8	21-116
	TOU11 Counter	TO11CNT	H'0000 0000	H'FFFF E734	32	21-119, 21-121
	TOU11 Reload Register	TO11RLD	H'0000 0000	H'FFFF E738	32	21-123, 21-126
	TOU12 Mode Control Register	TO12MCR	H'00	H'FFFF E740	8	21-116
	TOU12 Counter	TO12CNT	H'0000 0000	H'FFFF E744	32	21-119, 21-121
	TOU12 Reload Register	TO12RLD	H'0000 0000	H'FFFF E748	32	21-123, 21-126
	TOU13 Mode Control Register	TO13MCR	H'00	H'FFFF E750	8	21-116





Item	Register Name	Abbreviation	After Reset	P4 Address	Size	Page
Timer TOU1	TOU13 Counter	TO13CNT	H'0000 0000	H'FFFF E754	32	21-119, 21-121
	TOU13 Reload Register	TO13RLD	H'0000 0000	H'FFFF E758	32	21-123, 21-126
	TOU14 Mode Control Register	TO14MCR	H'00	H'FFFF E760	8	21-116
	TOU14 Counter	TO14CNT	H'0000 0000	H'FFFF E764	32	21-119, 21-121
	TOU14 Reload Register	TO14RLD	H'0000 0000	H'FFFF E768	32	21-123, 21-126
	TOU15 Mode Control Register	TO15MCR	H'00	H'FFFF E770	8	21-116
	TOU15 Counter	TO15CNT	H'0000 0000	H'FFFF E774	32	21-119, 21-121
	TOU15 Reload Register	TO15RLD	H'0000 0000	H'FFFF E778	32	21-123, 21-126
	TOU16 Mode Control Register	TO16MCR	H'00	H'FFFF E780	8	21-116
	TOU16 Counter	TO16CNT	H'0000 0000	H'FFFF E784	32	21-119, 21-121
	TOU16 Reload Register	TO16RLD	H'0000 0000	H'FFFF E788	32	21-123, 21-126
	TOU17 Mode Control Register	TO17MCR	H'00	H'FFFF E790	8	21-116
	TOU17 Counter	TO17CNT	H'0000 0000	H'FFFF E794	32	21-119, 21-121
	TOU17 Reload Register	TO17RLD	H'0000 0000	H'FFFF E798	32	21-123, 21-126
Timer TOU2	TOU2 Control Register	TO2CR	H'00	H'FFFF E800	8	21-95
	TOU2 Timer Interrupt Enable Register	TO2IER	H'00	H'FFFF E801	8	21-96
	TOU2 Output Control Register	TO2OUCR	H'00	H'FFFF E802	8	21-97
	TOU2 Status Register	TO2SR	H'00	H'FFFF E803	8	21-98
	TOU2 Counter Enable Protect Register	TO2CEPR	H'00	H'FFFF E804	8	21-99
	Flip-Flop Output Protect Register for TOU2 Short-Circuit Prevention Function	TO2SHFFPR	H'00	H'FFFF E805	8	21-102
	TOU2 Flip-Flop Output Protect Register	TO2FFPR	H'00	H'FFFF E806	8	21-104
	TOU2 Counter Enable Register	TO2CENR	H'00	H'FFFF E808	8	21-100
	Flip-Flop Output Data Register for TOU2 Short-Circuit Prevention Function	TO2SHFFDR	H'00	H'FFFF E809	8	21-103
	TOU2 Flip-Flop Output Data Register	TO2FFDR	H'00	H'FFFF E80A	8	21-105
	TOU2 Noise Canceler Control Register	TO2NCCR	H'00	H'FFFF E80C	8	21-106
	TOU2 Noise Canceler Counter	TO2NCNT	H'00	H'FFFF E80E	8	21-109
	TOU2 Noise Canceler Register	TO2NCR	H'00	H'FFFF E80F	8	21-110
	TOU2PWMOFF Input Processing Register	TO2POCR	H'0000	H'FFFF E810	16	21-111
	TOU2PWMOFF Function Enable Register	TO2POER	H'00	H'FFFF E813	8	21-112
	TOU2PWM Output-Prohibit Control Register	TO2PODISCR	H'0000	H'FFFF E814	16	21-113
	TOU2PWM Output-Prohibit Level Control Register	TO2POLVCR	H'00	H'FFFF E817	8	21-114
	TOU20 Mode Control Register	TO20MCR	H'00	H'FFFF E820	8	21-116

Item	Register Name	Abbreviation	After Reset	P4 Address	Size	Page
Timer TOU2	TOU20 Counter	TO20CNT	H'0000 0000	H'FFFF E824	32	21-119, 21-121
	TOU20 Reload Register	TO20RLD	H'0000 0000	H'FFFF E828	32	21-124, 21-126
	TOU21 Mode Control Register	TO21MCR	H'00	H'FFFF E830	8	21-116
	TOU21 Counter	TO21CNT	H'0000 0000	H'FFFF E834	32	21-119, 21-121
	TOU21 Reload Register	TO21RLD	H'0000 0000	H'FFFF E838	32	21-124, 21-126
	TOU22 Mode Control Register	TO22MCR	H'00	H'FFFF E840	8	21-116
	TOU22 Counter	TO22CNT	H'0000 0000	H'FFFF E844	32	21-119, 21-121
	TOU22 Reload Register	TO22RLD	H'0000 0000	H'FFFF E848	32	21-124, 21-126
	TOU23 Mode Control Register	TO23MCR	H'00	H'FFFF E850	8	21-116
	TOU23 Counter	TO23CNT	H'0000 0000	H'FFFF E854	32	21-119, 21-121
	TOU23 Reload Register	TO23RLD	H'0000 0000	H'FFFF E858	32	21-124, 21-126
	TOU24 Mode Control Register	TO24MCR	H'00	H'FFFF E860	8	21-116
	TOU24 Counter	TO24CNT	H'0000 0000	H'FFFF E864	32	21-119, 21-121
	TOU24 Reload Register	TO24RLD	H'0000 0000	H'FFFF E868	32	21-124, 21-126
	TOU25 Mode Control Register	TO25MCR	H'00	H'FFFF E870	8	21-116
	TOU25 Counter	TO25CNT	H'0000 0000	H'FFFF E874	32	21-119, 21-121
	TOU25 Reload Register	TO25RLD	H'0000 0000	H'FFFF E878	32	21-124, 21-126
	TOU26 Mode Control Register	TO26MCR	H'00	H'FFFF E880	8	21-116
	TOU26 Counter	TO26CNT	H'0000 0000	H'FFFF E884	32	21-119, 21-121
	TOU26 Reload Register	TO26RLD	H'0000 0000	H'FFFF E888	32	21-124, 21-126
	TOU27 Mode Control Register	TO27MCR	H'00	H'FFFF E890	8	21-116
	TOU27 Counter	TO27CNT	H'0000 0000	H'FFFF E894	32	21-119, 21-121
	TOU27 Reload Register	TO27RLD	H'0000 0000	H'FFFF E898	32	21-124, 21-126
Timer TOU3	TOU3 Control Register	TO3CR	H'00	H'FFFF E900	8	21-95
	TOU3 Timer Interrupt Enable Register	TO3IER	H'00	H'FFFF E901	8	21-96
	TOU3 Output Control Register	TO3OUCR	H'00	H'FFFF E902	8	21-97
	TOU3 Status Register	TO3SR	H'00	H'FFFF E903	8	21-98
	TOU3 Counter Enable Protect Register	TO3CEPR	H'00	H'FFFF E904	8	21-99
	Flip-Flop Output Protect Register for TOU3 Short-Circuit Prevention Function	TO3SHFFPR	H'00	H'FFFF E905	8	21-102
	TOU3 Flip-Flop Output Protect Register	TO3FFPR	H'00	H'FFFF E906	8	21-104



Item	Register Name	Abbreviation	After Reset	P4 Address	Size	Page
Timer TOU3	TOU3 Counter Enable Register	TO3CENR	H'00	H'FFFF E908	8	21-100
	Flip-Flop Output Data Register for TOU3 Short-Circuit Prevention Function	TO3SHFFDR	H'00	H'FFFF E909	8	21-103
	TOU3 Flip-Flop Output Data Register	TO3FFDR	H'00	H'FFFF E90A	8	21-105
	TOU3 Noise Canceler Control Register	TO3NCCR	H'00	H'FFFF E90C	8	21-106
	TOU3 Noise Canceler Counter	TO3NCNT	H'00	H'FFFF E90E	8	21-109
	TOU3 Noise Canceler Register	TO3NCR	H'00	H'FFFF E90F	8	21-110
	TOU3PWMOFF Input Processing Register	TO3POCR	H'0000	H'FFFF E910	16	21-111
	TOU3PWMOFF Function Enable Register	TO3POER	H'00	H'FFFF E913	8	21-112
	TOU3PWM Output-Prohibit Control Register	TO3PODISCR	H'0000	H'FFFF E914	16	21-113
	TOU3PWM Output-Prohibit Level Control Register	TO3POLVCR	H'00	H'FFFF E917	8	21-114
	TOU30 Mode Control Register	TO30MCR	H'00	H'FFFF E920	8	21-117
	TOU30 Counter	TO30CNT	H'0000 0000	H'FFFF E924	32	21-120, 21-122
	TOU30 Reload Register	TO30RLD	H'0000 0000	H'FFFF E928	32	21-124, 21-126
	TOU31 Mode Control Register	TO31MCR	H'00	H'FFFF E930	8	21-117
	TOU31 Counter	TO31CNT	H'0000 0000	H'FFFF E934	32	21-120, 21-122
	TOU31 Reload Register	TO31RLD	H'0000 0000	H'FFFF E938	32	21-124, 21-126
	TOU32 Mode Control Register	TO32MCR	H'00	H'FFFF E940	8	21-117
	TOU32 Counter	TO32CNT	H'0000 0000	H'FFFF E944	32	21-120, 21-122
	TOU32 Reload Register	TO32RLD	H'0000 0000	H'FFFF E948	32	21-124, 21-126
	TOU33 Mode Control Register	TO33MCR	H'00	H'FFFF E950	8	21-117
	TOU33 Counter	TO33CNT	H'0000 0000	H'FFFF E954	32	21-120, 21-122
	TOU33 Reload Register	TO33RLD	H'0000 0000	H'FFFF E958	32	21-124, 21-126
	TOU34 Mode Control Register	TO34MCR	H'00	H'FFFF E960	8	21-117
	TOU34 Counter	TO34CNT	H'0000 0000	H'FFFF E964	32	21-120, 21-122
	TOU34 Reload Register	TO34RLD	H'0000 0000	H'FFFF E968	32	21-124, 21-126
	TOU35 Mode Control Register	TO35MCR	H'00	H'FFFF E970	8	21-117
	TOU35 Counter	TO35CNT	H'0000 0000	H'FFFF E974	32	21-120, 21-122
	TOU35 Reload Register	TO35RLD	H'0000 0000	H'FFFF E978	32	21-124, 21-126
	TOU36 Mode Control Register	TO36MCR	H'00	H'FFFF E980	8	21-117
	TOU36 Counter	TO36CNT	H'0000 0000	H'FFFF E984	32	21-120, 21-122
	TOU36 Reload Register	TO36RLD	H'0000 0000	H'FFFF E988	32	21-124, 21-126

Item	Register Name	Abbreviation	After Reset	P4 Address	Size	Page
Timer TOU3	TOU37 Mode Control Register	TO37MCR	H'00	H'FFFF E990	8	21-117
	TOU37 Counter	TO37CNT	H'0000 0000	H'FFFF E994	32	21-120, 21-122
	TOU37 Reload Register	TO37RLD	H'0000 0000	H'FFFF E998	32	21-124, 21-126
Timer TOU4	TOU4 Control Register	TO4CR	H'00	H'FFFF EA00	8	21-95
	TOU4 Timer Interrupt Enable Register	TO4IER	H'00	H'FFFF EA01	8	21-96
	TOU4 Output Control Register	TO4OUCR	H'00	H'FFFF EA02	8	21-97
	TOU4 Status Register	TO4SR	H'00	H'FFFF EA03	8	21-98
	TOU4 Counter Enable Protect Register	TO4CEPR	H'00	H'FFFF EA04	8	21-99
	Flip-Flop Output Protect Register for TOU4 Short-Circuit Prevention Function	TO4SHFFPR	H'00	H'FFFF EA05	8	21-102
	TOU4 Flip-Flop Output Protect Register	TO4FFPR	H'00	H'FFFF EA06	8	21-104
	TOU4 Counter Enable Register	TO4CENR	H'00	H'FFFF EA08	8	21-100
	Flip-Flop Output Data Register for TOU4 Short-Circuit Prevention Function	TO4SHFFDR	H'00	H'FFFF EA09	8	21-103
	TOU4 Flip-Flop Output Data Register	TO4FFDR	H'00	H'FFFF EA0A	8	21-105
	TOU4 Noise Canceler Control Register	TO4NCCR	H'00	H'FFFF EA0C	8	21-106
	TOU4 Noise Canceler Counter	TO4NCNT	H'00	H'FFFF EA0E	8	21-109
	TOU4 Noise Canceler Register	TO4NCR	H'00	H'FFFF EA0F	8	21-110
	TOU4PWMOFF Input Processing Register	TO4POCR	H'0000	H'FFFF EA10	16	21-111
	TOU4PWMOFF Function Enable Register	TO4POER	H'00	H'FFFF EA13	8	21-112
	TOU4PWM Output-Prohibit Control Register	TO4PODISCR	H'0000	H'FFFF EA14	16	21-113
	TOU4PWM Output-Prohibit Level Control Register	TO4POLVCR	H'00	H'FFFF EA17	8	21-114
	TOU40 Mode Control Register	TO40MCR	H'00	H'FFFF EA20	8	21-117
	TOU40 Counter	TO40CNT	H'0000 0000	H'FFFF EA24	32	21-120, 21-122
	TOU40 Reload Register	TO40RLD	H'0000 0000	H'FFFF EA28	32	21-124, 21-127
	TOU41 Mode Control Register	TO41MCR	H'00	H'FFFF EA30	8	21-117
	TOU41 Counter	TO41CNT	H'0000 0000	H'FFFF EA34	32	21-120, 21-122
	TOU41 Reload Register	TO41RLD	H'0000 0000	H'FFFF EA38	32	21-124, 21-127
	TOU42 Mode Control Register	TO42MCR	H'00	H'FFFF EA40	8	21-117
	TOU42 Counter	TO42CNT	H'0000 0000	H'FFFF EA44	32	21-120, 21-122
	TOU42 Reload Register	TO42RLD	H'0000 0000	H'FFFF EA48	32	21-124, 21-127
	TOU43 Mode Control Register	TO43MCR	H'00	H'FFFF EA50	8	21-117
	TOU43 Counter	TO43CNT	H'0000 0000	H'FFFF EA54	32	21-120, 21-122
	TOU43 Reload Register	TO43RLD	H'0000 0000	H'FFFF EA58	32	21-124, 21-127
	TOU44 Mode Control Register	TO44MCR	H'00	H'FFFF EA60	8	21-117

Item	Register Name	Abbreviation	After Reset	P4 Address	Size	Page
Timer TOU4	TOU44 Counter	TO44CNT	H'0000 0000	H'FFFF EA64	32	21-120, 21-122
	TOU44 Reload Register	TO44RLD	H'0000 0000	H'FFFF EA68	32	21-124, 21-127
	TOU45 Mode Control Register	TO45MCR	H'00	H'FFFF EA70	8	21-117
	TOU45 Counter	TO45CNT	H'0000 0000	H'FFFF EA74	32	21-120, 21-122
	TOU45 Reload Register	TO45RLD	H'0000 0000	H'FFFF EA78	32	21-124, 21-127
	TOU46 Mode Control Register	TO46MCR	H'00	H'FFFF EA80	8	21-117
	TOU46 Counter	TO46CNT	H'0000 0000	H'FFFF EA84	32	21-120, 21-122
	TOU46 Reload Register	TO46RLD	H'0000 0000	H'FFFF EA88	32	21-124, 21-127
	TOU47 Mode Control Register	TO47MCR	H'00	H'FFFF EA90	8	21-117
	TOU47 Counter	TO47CNT	H'0000 0000	H'FFFF EA94	32	21-120, 21-122
	TOU47 Reload Register	TO47RLD	H'0000 0000	H'FFFF EA98	32	21-124, 21-127

Note: • The P4 address applies when the P4 area of the virtual address space is used. When the upper three bits of the 32-bit P4 area address are cleared to "0", the result is an area 7 address. This address is used when accessing area 7 of the physical address space using the TLB.

21.5 Overview of Common Controller

The common controller controls the ATU-IIIS module as a whole. For example, it enables and disables the prescalers and timer counters for timers A, F, G, TOU, and controls the clock bus.

21.5.1 Clock Bus

The clock bus consists of six signal lines used to distribute the source signals for counting (count enabling signals) to the timer channels. The timer counters on each of the channels run in synchronization with the peripheral clock (Pck). The clock bus signals function as count enabling signals for the counters.

Table 21.5 shows the signals which are available for input on each clock bus.

Table 21.5 Signals to be Input on Each Clock Bus

Bit Number of Clock Bus	Input Signals
5	External input clock B (TCLKB)
4	External input clock A (TCLKA)
3	Output signal from prescaler 3
2	Output signal from prescaler 2
1	Output signal from prescaler 1
0	Output signal from prescaler 0

21.6 Register Description of Common Controller

21.6.1 ATU-IIIS Master Enable Register (ATUENR)

The ATUENR register is used to enable and disable the prescalers and the individual timers in ATU-IIIS. Setting an enable bit to "1" enables the corresponding timer. Clearing the bit to "0" disables the corresponding timer. Even when the enable bit is cleared to "0", the registers of the corresponding timer remain accessible.

Timers can be synchronized by simultaneously setting multiple bits to "1". Note that a particular subblock cannot be synchronized with other subblocks while they are counting.



<After Reset: H'0000>

Bit	Abbreviation	After Reset	R	w	Description
15	TTE	0	R	W	Timer TOU Enable Bit
					Enables and disables counter operation of timers TOU0 to TOU4. When the counters are disabled, their values are retained. When the TTE bit is again set to "1", the counters resume counting from the retained values. However, do not change the operating mode, clock source, or count enable source.
					0: Operation of timers TOU0 to TOU4 disabled
					1: Operation of timers TOU0 to TOU4 enabled
14 to 8	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
7	TGE	0	R	W	Timer G Enable Bit
					Enables and disables counter operation of timer G.
					When the counter is disabled, its value is retained. When this bit is again set to "1", the counter resumes counting from the retained value. However, the corresponding bit in the timer G start register must also be set to 1 to enable the operation of either of the subblock counters.
					0: Timer G counter operation disabled
					1: Timer G counter operation enabled
6	TFE	0	R	W	Timer F Enable Bit
					Enables and disables counter operation of timer F.
					When the counter is disabled, its value is retained. When this bit is again set to "1", the counter resumes counting from the retained value. However, the corresponding bit in the timer F start register must also be set to 1 to enable the operation of either of the subblock counters.
					0: Timer F counter operation disabled
					1: Timer F counter operation enabled
5 to 2	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
	•	•			


		After			
Bit	Abbreviation	Reset	R	W	Description
1	TAE	0	R	W	Timer A Enable Bit
					Enables and disables counter operation of timer Ai.
					When the counter is disabled, its value is retained. When this bit is again set to "1", the counter resumes counting from the retained value.
					0: Timer Ai counter operation disabled
					1: Timer Ai counter operation enabled
0	PSCE	0	R	W	Prescaler Enable Bit
					Enables and disables the prescaler counters. When the prescaler counters are disabled, the counter values are retained. Once the bit is set to "1" again, the counter resumes counting from the retained value.
					0: Prescaler counter operation disabled
					1: Prescaler counter operation enabled

21.6.2 ATU-IIIS Clock Bus Control Register (ATCBCNT)

The ATCBCNT register selects the source of the clock signal to be supplied on the clock bus and the valid edge of external clock signals.

ATU-IIIS Clock Bus Control Register (ATCBCNT)

<P4 address: location H'FFFF E002>



<After Reset: H'00>

		After			
Bit	Abbreviation	Reset	R	W	Description
7, 6	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
5, 4	CB4EG	00	R	W	Clock Bus 4 Edge Select Bits
					These bits select the edge sense for external input clock A (TCLKA). The clock signal is output on signal line 4 of the clock bus. Counters for which signal line 4 of the clock bus has been selected as the source for counting count on the edge selected by these bits.
					00: Neither edge of the external clock is sensed
					01: Rising edges of the external clock are sensed
					10: Falling edges of the external clock are sensed
					11: Both rising and falling edges of the external clock are sensed
3, 2	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
1, 0	CB5EG	00	R	W	Clock Bus 5 Edge Select Bits
					These bits select the edge sense for external input clock B (TCLKB). The clock signal is output on signal line 5 of the clock bus. Counters for which signal line 5 of the clock bus has been selected as the source for counting count on the edge selected by these bits. The setting of these bits is only valid when the TCLKB signal is selected as the source for line 5 of the clock bus.
					00: Neither edge of the external clock is sensed
					01: Rising edges of the external clock are sensed
					10: Falling edges of the external clock are sensed
					11: Both rising and falling edges of the external clock are sensed

21.6.3 ATU-IIIS Noise Cancellation Mode Register (ATNCMR)

The ATNCMR register selects the mode and clock to drive the counter for of the noise canceler in each of timers A, F, and TOU.

In premature-transition cancellation mode, subsequent changes to the input signal level are ignored if they come within a given period of a detected change. That is, level changes within a certain period of an initial one are treated as noise.

In minimum time-at-level cancellation mode, the first and subsequent level changes are ignored unless the input signal level remains the same over a given period. Level changes occurring within a shorter period are considered to indicate an unstable signal, and such signals are treated as noise.

The period is set by noise canceler registers in each of the applicable blocks (i.e. in timers A, F, and TOU) and is counted by a noise canceler counter.

Figures 21.3 and 21.4 show outlines of noise cancellation operation (using the TIA00 input signal of timer A as an example) in premature-transition cancellation mode and minimum time-at-level cancellation mode, respectively.


The edge for counting is detected from signals after noise removal in timers A, F, and TOU. Rising edges are being detected in figures 21.3 and 21.4.

ATU-IIIS Noise Cancellation Mode Register (ATNCMR)

<P4 address: location H'FFFF E003>

Bit:

After Reset:



<After Reset: H'00>

		After			
Bit	Abbreviation	Reset	R	W	Description
7	NCCSEL	0	R	W	Noise Canceler Counter Clock Select Bit
					Selects the clock for counting by the noise cancelers. The peripheral clock (Pck) or Pck divided by 128 can be selected. The default setting is the clock divided by 128. The same counter clock must be used for all timers other than timer A. It is also possible to select the clock signal on clock bus 5 as the count source. For details, see section 21.11.3, TAil/O Control Register 2 (TAilO2).
					0: Peripheral clock (Pck) divided by 128 is used as the counter clock
					1: Peripheral clock (Pck) is used as the counter clock
6	NCMT	0	R	W	Timer TOU Noise Cancellation Mode Bit
					Selects the noise cancellation mode for timer TOU. The same mode is used on all channels of timer TOU.
					0: Premature-transition cancellation mode
					1: Minimum time-at-level cancellation mode
5 to 3	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".

		After			
Bit	Abbreviation	Reset	R	W	Description
2	NCMF	0	R	W	Timer F Noise Cancellation Mode Bit
					Selects the noise cancellation mode for timer F. The same mode is used on both channels of timer F.
					0: Premature-transition cancellation mode
					1: Minimum time-at-level cancellation mode
1	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
0	NCMA	0	R	W	Timer A Noise Cancellation Mode Bit
					Selects the noise cancellation mode for timer A. The same mode is used on both channels of timer A.
					0: Premature-transition cancellation mode
					1: Minimum time-at-level cancellation mode




Figure 21.3 Operation of Noise Canceler in Premature-Transition Cancellation Mode




Figure 21.4 Operation of Noise Canceler in Minimum-Time-at Level Cancellation Mode

<P4 address: location H'FFFF E010>

<P4 address: location H'FFFF E011>

21.6.4 ATU-IIIS Interrupt Select Register Ai (ATISRAi)

ATU-IIIS Interrupt Select Register A0 (ATISRA0)

The ATISRAi register selects whether an interrupt request triggered according to the setting of the TAik input capture register (TAikICR) of the TAi free-running counter (TAiTCNT) is output to the INTC or to the DMAC. By selecting output to the DMAC, it is possible to activate the DMAC when an interrupt request is triggered according to the above input capture condition.

<After Reset: H'00>

Bit	Abbreviation	After Reset	R	w	Description
7, 6	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
5	IRSELAi5	0	R	W	Interrupt Request Select Bits (Aik)
4	IRSELAi4	0	R	W	These bits select whether an interrupt request triggered by the ICFAk bit,
3	IRSELAi3	0	R	W	 while the ICFAk bit in the TAiSR register is set to "1", is output to the INTC or to the DMAC.
2	IRSELAi2	0	R	W	The DMA transfer request sources are not included in timer A1 channels
1	IRSELAi1	0	R	W	0 to 5. Always write "0" to bits IRSELA10 to IRSELA15 in the ATISRA1
0	IRSELAi0	0	R	W	register.
					0: Input capture interrupt request output to INTC
					1: Input capture interrupt request output to DMAC


Legend: i = 0 or 1, k = 0 to 5

21.6.5 ATU-IIIS Interrupt Select Register F (ATISRF)

The ATISRF register selects whether an interrupt request triggered by the ICFFj bit in the TFjSR register is output to the INTC or to the DMAC. By selecting output to the DMAC, it is possible to activate the DMAC when an interrupt request is triggered according to the above input capture condition.

ATU-IIIS Interrupt Select Register F (ATISRF)

<P4 address: location H'FFFF E014>



<After Reset: H'00>

Bit	Abbreviation	After Reset	R	w	Description	
7 to 4	_	All 0	0	0	Reserved Bits	
					These bits are always read as "0". The write value should always be "0".	
3	IRSELF3	0	R	0	Interrupt Request Select Bits (Fj)	
2	IRSELF2	0	R	0	These bits select whether an interrupt request triggered by the ICFFj bit	
1	IRSELF1	0	R	W	is output to the INTC or to the DMAC.	
0	IRSELF0	0	R	W	- The DMA transfer request sources are not included in timers F2 and F3. Always write "0" to bits IRSELF2 and IRSELF3.	
					0: Input capture interrupt request output to INTC	
					1: Input capture interrupt request output to DMAC	

Legend: j = 0 to 3, corresponding to subclocks F0 to F3, respectively

21.6.6 ATU-IIIS Interrupt Select Register G (ATISRG)

ATU-IIIS Interrupt Select Register G (ATISRG)

0

After Reset:

The ATISRG register selects whether an interrupt request triggered according to the setting of the TGk compare match register (TGkOCR) is output to the INTC or to the DMAC. By selecting output to the DMAC, it is possible to activate the DMAC when an interrupt request is triggered according to the above compare match condition.

<P4 address: location H'FFFF E018>


<After Reset: H'00>

Bit	Abbreviation	After Reset	R	w	Description
7, 6	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
5	IRSELG5	0	R	W	Interrupt Request Select Bits (Gk)
4	IRSELG4	0	R	W	These bits select whether an interrupt request triggered by the CMFGk
3	IRSELG3	0	R	W	 bit, while the CMFGk bit in the TGKSH register is set to "1", is output to the INTC or to the DMAC. By selecting output to the DMAC, it is possible
2	IRSELG2	0	R W Interrupt Request Select Bits (Gk) R W These bits select whether an interrupt request triggered by bit, while the CMFGk bit in the TGkSR register is set to "1" the INTC or to the DMAC. By selecting output to the DMAR to activate the DMAC when an interrupt request is triggered R O The DMA transfer request sources are not included in time Always write "0" to bits IRSELGO to IRSELG2.	to activate the DMAC when an interrupt request is triggered.	
1	IRSELG1	0	R	0	The DMA transfer request sources are not included in timers G0 and G2.
0	IRSELG0	0	R	0	- Always write "0" to bits IRSELG0 to IRSELG2.
					Compare match interrupt request output to INTC
					1: Compare match interrupt request output to DMAC

Legend: k = 0 to 5, corresponding to subclocks G0 to G5, respectively

21.6.7 ATU-IIIS Interrupt Select Registers TOU0 to TOU4 (ATISRT0 to ATISRT4)

The ATISRT0 to ATISRT4 registers select whether an interrupt request triggered by an underflow of one of timer counters TOU00 to TOU47 is output to the INTC or to the DMAC. By selecting output to the DMAC, it is possible to activate the DMAC when an interrupt request is triggered.



<After Reset: H'00>

		Atter			
Bit	Abbreviation	Reset	R	W	Description
7	IRSELTn7	0	R	W	Interrupt Request Select Bits (Tnk)
6	IRSELTn6	0	R	0	These bits select whether an interrupt request triggered by an underflow
5	IRSELTn5	0	R	0	 of one of timer counters TOU00 to TOU47 is output to the INTC or to the DMAC.
4	IRSELTn4	0	R	0	The DMA transfer request sources are not included in timers TOUn_1 to
3	IRSELTn3	0	R	0	TOUn_6. Always write "0" to bits IRSELTn1 to IRSELTn6.
2	IRSELTn2	0	R	0	0: Underflow interrupt request output to INTC
1	IRSELTn1	0	R	0	1: Underflow interrupt request output to DMAC
0	IRSELTn0	0	R	W	-

Legend: n = 0 to 4, k = 0 to 7

21.7 Overview of Prescalers

ATU-IIIS includes four general prescalers and a prescaler for the noise-canceler clock.

The general prescalers are implemented as 10-bit down-counters, in which the prescaled clock signals are derived by frequency-dividing the peripheral clock (Pck) by N ($1 \le N \le 1024$).

The division ratio is obtained from the following expression.

Division ratio of prescaler =
$$\frac{1}{PSCn[9:0] + 1}$$
 (Settable value: 1/1 to 1/1024)

A duty cycle of 50% is not guaranteed for the clock-signal outputs of the prescalers. Instead, the high level is output in one cycle of the Pck clock and the low level is output in the remaining cycles within the prescaled period. When 1/1 is selected as the division ratio, the high level is always output on the clock bus.

The generated clock signals are supplied to the individual timers via the clock bus. The prescalers for each of the channels operate independently. The prescalers can, however, be started in synchronization with each other after a reset by setting the PSCE bit in the ATUENR register to "1" after the appropriate values have been set. Synchronization of the prescalers is not possible when its division ratio has been changed after the prescalers has started.

The prescaler for the noise-canceler clock is implemented as a 7-bit down-counter. This generates a clock signal by frequency-dividing the peripheral clock (Pck) by 128. The clock signal thus generated is supplied to the noise cancelers of timers A, F, and TOU.

A division ratio of 1/1 or 1/128 can be selected for the noise-canceler clock by means of the NCCSEL bit in the ATNCMR register of the common controller. Further division ratios are not available.

The down-counters of the prescalers are initialized to H'000 by a hardware reset.




21.8 Register Description of Prescalers

21.8.1 ATU-IIIS Prescaler Registers 0 to 3 (ATPSCR0 to ATPSCR3)

The ATPSCR0 to ATPSCR3 registers, each of which holds a division ratio for one of the four prescalers.

After a prescaler counter underflows, counting restarts from the setting in this register. Settable values range from H'000 to H'3FF.



<After Reset: H'0000>

		After			
Bit	Abbreviation	Reset	R	W	Description
15 to 10	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
9 to 0	PSC	All 0	R	W	Division Ratio
					These bits specify the division ratio for the corresponding prescaler.

21.9 Operation of Prescalers

21.9.1 Starting Prescalers

The prescalers start operating when the PSCE bit in the ATU-IIIS master enable register (ATUENR) is set to "1" and generates a clock with a frequency given by the division ratio in the PSC bit. While a prescaler is operating, the "H" level is output for one cycle of the Pck clock each time the corresponding prescaler counter underflows.

When the setting in the PSC bit is changed during operation, the division ratio of the output clock is updated on the first subsequent counter underflow.




Figure 21.5 Starting Prescaler

21.9.2 Stopping and Restarting Operation

The prescaler stops operating when the PSCE bit in the ATU-IIIS master enable register (ATUENR) is cleared to "0". The clock signal stays at the "L" level and the value in the prescaler counter is retained while the prescaler is stopped. Setting the PSCE bit to "1" makes counting restart from the retained value.




Figure 21.6 Stopping Prescaler

21.10 Overview of Timer A

On this MCU, the ATU-IIIS includes two timer A subblocks, each with six channels.

Timer A incorporates a TAi free-running counter (TAiTCNT) and six TAik input capture registers (TAikICR). TAiTCNT is a free-running up counter. An interrupt request can be output when the counter overflows.

The six TAik input capture registers (TAikICR) capture the value of the TAi free-running counter (TAiTCNT) at input on the corresponding external signal input pin (TIAi0 to TIAi5). The rising or falling edge, or both edges, of the input on the external signal input pin can be selected as the trigger for capture by setting TAiI/O control register 1 (TAiIO1). In each case, the DMAC can be activated or an interrupt request generated according to the capture timing.

Noise in the input on the external signal input pin can be removed by using the noise canceling function.

21.10.1 Block Diagram

Figure 21.7 is a block diagram of timer Ai.




Figure 21.7 Block Diagram of Timer A

21.11 Description of Timer A Registers

21.11.1 TAi Control Register (TAiCR)

The TAiCR register selsects the counter clock.

TA0 Control Register (TA0CR) TA1 Control Register (TA1CR)



<P4 address: location H'FFFF E202> <P4 address: location H'FFFF E302>

<After Reset: H'00>

Bit	Abbreviation	After Reset	R	w	Description
7 to 3		All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
2 to 0	CKSELA	000	R	W	Clock Select Bit A
					These bits select the signal on one of clock-bus lines 0 to 5 as the clock signal for counting. The signal on lines 0 to 3 have been frequency-divided by prescalers 0 to 3, respectively. Clock-bus line 4 supplies externally input clock A (TCLKA). Clock-bus line 5 supplies externally input clock B (TCLKB).
					Stop timer A before making or changing the counter-clock selection.
					000: Clock-bus line 0 (prescaler 0)
					001: Clock-bus line 1 (prescaler 1)
					010: Clock-bus line 2 (prescaler 2)
					011: Clock-bus line 3 (prescaler 3)
					100: Clock-bus line 4 (TCLKA)
					101: Clock-bus line 5 (TCLKB)
					110: Setting prohibited
					111: Setting prohibited

Note: • The edge of an external input clock is extracted before it is output on a clock bus. When using external input clock A or B, select the edge to be extracted by setting the CB4EG and CB5EG bits in the ATU-IIIS clock bus control register (ATCBCNT).

21.11.2 TAiI/O Control Register 1 (TAiIO1)

The TAiIO1 register sets the edge of external inputs (TIA00 to TIA05 and TIA10 to TIA15) to be extracted.

Description
Reserved Bits

TA0I/O Control Register 1 (TA0IO1) TA1I/O Control Register 1 (TA1IO1) <P4 address: location H'FFFF E204> <P4 address: location H'FFFF E304>



<After Reset: H'0000>

Bit	Abbreviation	After Reset	R	w
15 to 12	_	All 0	0	0
11, 10	IOA5	00	R	W
9, 8	IOA4	00	R	W
7, 6	IOA3	00	R	W
5, 4	IOA2	00	R	W
3, 2	IOA1	00	R	W
1, 0	IOA0	00	R	W

I/O Control Bits (Ak)

These bits select the edge of external inputs (TIA00 to TIA05 and TIA10 to TIA15) that is to be extracted for use in input-capture triggering. When these bits are set to "B'00", input capturing is not performed.

These bits are always read as "0". The write value should always be "0".

When a value other than "B'00" is set, the TAiTCNT counter value is transferred to the corresponding TAikICR register at extraction of the selected edge.

Edge extraction is synchronized with the Pck clock. Make sure that the frequency of the Pck clock is at least twice the frequency of the external input signal. Otherwise, edge extraction will not performed correctly.

Edge extraction is executed to a signal after noise removed.

When the noise canceler is disabled, the selected edge is simply extracted from the external inputs (TIA00 to TIA05 and TIA10 to TIA15). When the noise canceler is enabled, the selected edge is extracted from the signals after noise removal.


00: Input capturing is not performed

- 01: The TAiTCNT counter value is captured in the TAikICR register at the rising edge of TIA
- 10: The TAiTCNT counter value is captured in the TAikICR register at the falling edge of TIA
- 11: The TAiTCNT counter value is captured in the TAikICR register at both the rising and falling edges of TIA

Legend: i = 0, 1, k = 0 to 5

21.11.3 TAiI/O Control Register 2 (TAiIO2)

The TAiIO2 register selects the noise canceler clock and enables and disables the noise cancelers for externally input signals (TIA00 to TIA05 and TIA10 to TIA15).



<After Reset: H'00>

		After			
Bit	Abbreviation	Reset	R	W	Description
15, 14	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
13	NCKA5	0	R	W	Noise Canceler Clock Select Bits (Ak)
12	NCKA4	0	R	W	These bits select the count source clock of the TAik noise canceler
11	NCKA3	0	R	W	 counter (TAikNCNT). The noise canceler count clock or the signal on clock-bus line 5 can be selected as the signal for counting. Either the
10	NCKA2	0	R	W	Pck clock frequency divided by 128 or the Pck clock can be selected as
9	NCKA1	0	R	W	the noise canceler count clock by setting the NCCSEL bit of the common controller.
8	NCKA0	0	R	W	O: Noise canceler count clock is selected as the signal for counting by the TAikNCNT counter
					1: Clock-bus line 5 is selected as the signal for counting by TAikNCNT counter
7, 6	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".

		After			
Bit	Abbreviation	Reset	R	W	
5	NCEA5	0	R	W	
4	NCEA4	0	R	W	_
3	NCEA3	0	R	W	_
2	NCEA2	0	R	W	_
1	NCEA1	0	R	W	_
0	NCEA0	0	R	W	_

Noise Canceler Enable Bits (Ak)

Description

These bits enable and disable the noise cancelers for externally input signals (TIA00 to TIA05 and TIA10 to TIA15)

When a level change on externally input signals TIA00 to TIA05 and TIA10 to TIA15 is detected while this bit is set to "1", it is processed in premature-transition cancellation or minimum time-at-level cancellation mode depending on the setting in the noise cancellation mode register (ATNCMR) of the common controller.

In premature-transition cancellation mode

When a level change of the externally input signal is detected, the change is output as the signal whose noise is removed and the corresponding TAik noise canceler counter (TAikNCNT) is started for counting up. Subsequent level changes are masked until the value in the TAikNCNT counter reaches the value in the TAik noise canceler register (TAikNCNT). The level of the externally input signal is output on this compare match.

When these bits are cleared to "0" while the TAikNCNT counter is being incremented, counting continues after the clearing of the bits until a compare match occurs, and level changes in TIA00 to TIA05 and TIA10 to TIA15 are masked over this period.

In minimum time-at-level cancellation mode

When a level change of the externally input signal is detected, the corresponding TAik noise canceler counter (TAikNCNT) is started for counting up. If subsequent level changes are not detected until the value in the counter reaches the value in the TAik noise canceler register (TAikNCR), the previously accepted level change is output as the signal whose noise is removed on compare match of the counter and noise canceler register. When the subsequent level change is detected before the values in the counter and noise canceler register match, all the changes are treated as noise. Therefore the signal whose noise is removed is not changed.

When these bits are cleared to "0" while the TAikNCNTcounter is being incremented, counting continues until the values in the counter and the noise canceler register match or a level change on the externally input signal is detected.

For details on operations in each mode, see figures 21.3 and 21.4.

0: Noise cancelers for TIA are disabled

1: Noise cancelers for TIA are enabled

Legend: i = 0, 1, k = 0 to 5

21.11.4 TAi Status Register (TAiSR)

The TAiSR register indicates overflow on TAi free-running counter (TAiTCNT) and input capture on TAik input capture register (TAikICR).

The flags in this register are interrupt sources. When an interrupt is enabled by the setting of the corresponding bit in the TAi interrupt enable register (TAiIER), a DMA transfer request can be sent to the DMAC or an interrupt request can be sent to the CPU by setting a flag.

					<after h'00="" reset:=""></after>
Bit	Abbreviation	After Reset	R	w	Description
7	OVFA	0	R	*1	Overflow Flag A
					This status flag indicates that the TAi free-running counter (TAiTCNT) has overflowed. When this flag returns a value of "1" when read, the counter TAiTCNT has overflowed. This flag cannot be set to "1" by software. To clear the OVFA bit, write "0" to it after reading it as "1". Writing "0" before reading it as "1" has no effect.
					0: TAiTCNT has not overflowed
					1: TAiTCNT has overflowed
					[Condition for clearing to "0"]
					 Writing "0" to OVFA after reading it as "1" [Condition for setting to "1"]
					 Overflow of TAiTCNT counter value (transition from H'FFFF FFFF to H'0000 0000)
6	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".

		After			
Bit	Abbreviation	Reset	R	W	Description
5	ICFA5	0	R	*1	Input Capture Flag (Ak)
4	ICFA4	0	R	*1	These status flags indicate that the an input capture to the TAik input
3	ICFA3	0	R	*1	 capture register (TAikICR) has occurred. When a flag returns a value of "1" when read, an input capture to the corresponding input capture
2	ICFA2	0	R	*1	register has occurred.
1	ICFA1	0	R	*1	These flags cannot be set to "1" by software.
0	ICFA0	0	R	*1	A flag is automatically cleared to "0" when the DMAC accepts a DMA transfer request triggered by the corresponding input capture interrupt. An input capture flag can be cleared to "0" by writing "0" to it after reading it as "1". Writing "0" before reading it as "1" has no effect. 0: No input capture has occurred 1: Input capture has occurred [Conditions for clearing to "0"] • Writing "0" to ICFAk after reading it as "1" • When the DMAC accepts a DMA transfer request triggered by the input capture interrupt corresponding to the flag
					[Condition for setting to "1"]
				 When the TAiTCNT counter value is transferred to the TAikICR register at assertion of the input capture signal (TIA) 	

Note: *1 Only writing "0" to this bit after reading it as "1" to clear the flag. Writing "1" to this bit has no effect.

Legend: k = 0 to 5




21.11.5 TAi Interrupt Enable Register (TAiIER)

The TAiIER register enables and disables an interrupt request of overflow on TAi free-running counter (TAiTCNT) or input capture on TAik input capture register (TAikICR).

TA0 Interrupt Enable Register (TA0IER) TA1 Interrupt Enable Register (TA1IER) <P4 address: location H'FFFF E209> <P4 address: location H'FFFF E309>

Bit:

After Reset:



<After Reset: H'00>

Bit	Abbreviation	After Reset	R	w	Description
7	OVEA	0	R	W	Overflow Interrupt A Enable Bit
					Enables and disables an OVFA interrupt request when overflow flag A (OVFA) in TAi status register (TAiSR) is set to "1".
					0: Disables an overflow interrupt A request
					1: Enables an overflow interrupt A request
6	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
5	ICEA5	0	R	W	Input Capture Interrupt Ak Enable Bits Enables and disables an ICFAk bit interrupt request when bit ICFAk in
4	ICEA4	0	R	W	
3	ICEA3	0	R	W	the TAiSR register is set to "1".
2	ICEA2	0	R	W	— 0: Disables a request of input capture interrupt Ak— 1: Enables a request of input capture interrupt Ak
1	ICEA1	0	R	W	
0	ICEA0	0	R	W	_


Legend: i = 0, 1, k = 0 to 5

21.11.6 TAik Input Capture Register (TAikICR)

The TAikICR register is used for input capturing. Writing to these registers is prohibited.

This register holds the contents of TAi free-running counter A (TAiTCNT) when an assertion of input capture signals (TIA00 to TIA05 and TIA10 to TIA15) is detected. At this time, the ICFAk bit in TAi status register (TAiSR) is set to "1". In addition, when the DMAC accepts a DMA transfer request triggered by an input capture interrupt, the corresponding input capture flag in the TAiSR register is cleared to "0".

The edge to be detected is selected by I/O control bit (IOA) in TAiI/O control register 1 (TAiIO1).



<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	w	Description
31 to 0	ICAik	All 0	R	N	Input Capture Aik
					These bits hold the 32-bit input capture value.


Legend: i = 0, k = 0 to 5

21.11.7 TAi Free-Running Counter (TAiTCNT)

The TAiTCNT counter counts on the signal output by the prescaler via the clock bus, externally input clock signal.

Timer A is started for counting up by setting the TAE bit in the ATU-IIIS master enable register (ATUENR) to "1". The clock input to the counter is selected by setting the clock select bit (CKSELA) in TAi control register A (TAiCR).

When the TAiTCNT counter overflows (from H'FFFF FFFF to H'0000 0000), the overflow flag A (OVFA) in TAi status register A (TAiSR) is set to "1".



<After Reset: H'0000 0000>

		After	_		
Bit	Abbreviation	Reset	R	W	Description
31 to 0	CNTA	All 0	R	W	Timer Count A
					These bits hold the counter value in 32-bit units.

21.11.8 TAik Noise Canceler Counter (TAikNCNT)

When the noise canceling function is enabled by setting the noise canceler enable bits (NCEA5 to NCEA0) in TAiI/O control register 2 (TAiIO2), incrementing of the counter begins with signals from the external input pins (TIA00 to TIA05 and TIA10 to TIA15) as the trigger. Either the noise canceler count clock or clock bus 5 may be selected as the count source by means of the noise canceler clock select bits (NCKA5 to NCKA0) in the TAiIO2 register.

Operation proceeds in premature-transition cancellation mode or minimum time-at-level cancellation mode according to the setting of the NCMA bit in the ATNCMR register of the common controller.

• Premature-Transition Cancellation Mode

When a level change of the externally input signal (TIA00 to TIA05 and TIA10 to TIA15) is detected while bits NCEA5 to NCEA0 are set to 1 and NCNTA0 to NCNTA5 are stopped, the TAikNCNT counter is started for counting up. These counters are cleared to "H'00" and stopped on the first edge of the Pck clock after the value in NCNTA0 to NCNTA5 matches the value in TAi noise canceler register (TAikNCR).

The TAikNCNT counter is incremented regardless of the TAE bits in the ATUENR register.

The first level change after the start of count operation is output as the signal with the noise canceled and is subject to edge extraction. All subsequent level changes are masked until the counter value matches that of the TAikNCR register, so the noise-cancelled signal does not change. When the counter value matches that of the TAikNCR register, the input signal level at that point is output as the noise-cancelled signal.

Even if the NCEA bits are cleared to "0" while the counter is operating, the counter continues to operate until its value matches that of the TAikNCR register. The input signal is masked over this period.

• Minimum Time-at-Level Cancellation Mode

When a level change of the externally input signal (TIA00 to TIA05 and TIA10 to TIA15) is detected while bits NCEA5 to NCEA0 are set to "1" and the TAikNCNT counter is stopped, the TAikNCNT counter is started for counting up. These counters are cleared to "H'00" and stopped on the first edge of the Pck clock after the value in the TAikNCNT counter matches the value in TAi noise canceler register (TAikNCR) or after the level of the externally input signal is changed.

The TAikNCNT counter is incremented regardless of the TAE bits in the ATUENR register.

The noise-cancelled signal changes along with a level change at the start of count operation only when the counter value matches that of the TAikNCR register. If count operation stops before the value of the TAikNCR register is matched, level changes at the start and end of count operation are masked, so the noise-cancelled signal does not change.

Even if the NCEA bits are cleared to "0" while the counter is operating, the counter does not stop and noise cancelation continues until a compare match occurs or the input signal level changes.



R01UH0286EJ0110

0

0

0

0

```
TA00 Noise Canceler Counter (TA00NCNT)
                                                                                  <P4 address: location H'FFFF E210>
TA01 Noise Canceler Counter (TA01NCNT)
                                                                                  <P4 address: location H'FFFF E212>
TA02 Noise Canceler Counter (TA02NCNT)
                                                                                  <P4 address: location H'FFFF E214>
                                                                                  <P4 address: location H'FFFF E216>
TA03 Noise Canceler Counter (TA03NCNT)
TA04 Noise Canceler Counter (TA04NCNT)
                                                                                  <P4 address: location H'FFFF E218>
TA05 Noise Canceler Counter (TA05NCNT)
                                                                                  <P4 address: location H'FFFF E21A>
TA10 Noise Canceler Counter (TA10NCNT)
                                                                                  <P4 address: location H'FFFF E310>
TA11 Noise Canceler Counter (TA11NCNT)
                                                                                  <P4 address: location H'FFFF E312>
TA12 Noise Canceler Counter (TA12NCNT)
                                                                                  <P4 address: location H'FFFF E314>
                                                                                  <P4 address: location H'FFFF E316>
TA13 Noise Canceler Counter (TA13NCNT)
                                                                                  <P4 address: location H'FFFF E318>
TA14 Noise Canceler Counter (TA14NCNT)
TA15 Noise Canceler Counter (TA15NCNT)
                                                                                  <P4 address: location H'FFFF E31A>
                                TAIKNCNT
```

<After Reset: H'00>

Bit	Abbreviation	After Reset	R	w	Description
7 to 0	TAikNCNT	All 0	R	W	TAik Noise Canceler Count
					These bits hold the counter value in 8-bit units.

0

Legend: i = 0 or 1, k = 0 to 5

After Reset:

21.11.9 TAik Noise Canceler Register (TAikNCR)

The TAikNCR register sets the upper limitations of the TAik noise canceler counter (TAikNCNT). For example, when the noise canceler is driven by the Pck clock divided by 128 and this register is set to H'FF, a pulse whose width is 0.82 ms (when Pck = 40 MHz) can be treated as noise.


Operation proceeds in premature-transition cancellation mode or minimum time-at-level cancellation mode according to the setting of the NCMA bit in the ATNCMR register of the common controller.

• Premature-transition cancellation mode

When the TAikNCNT counter is operating, further changes in the level of the input signal are masked. The values of the TAikNCNT counter and the TAikNCR register are compared constantly. When a compare match occurs, the count value of the TAikNCNT counter is cleared in synchronization with the next Pck clock cycle, counter operation stops, and masking of the input signal is canceled.

• Minimum time-at-level cancellation mode

The ATU-IIIS is in noise cancelation standby status when the TAikNCNT counter is operating. The values of the TAikNCNT counter and the TAikNCR register are compared constantly. When a compare match occurs, the count value of the TAikNCNT counter is cleared in synchronization with the next Pck clock cycle, counter operation stops, and simultaneously the noise canceler outputs the input signal with the noise removed.



<After Reset: H'00>

Bit	Abbreviation	After Reset	R	w	Description
7 to 0	TAikNCT	All 0	R	W	TAik Noise Cancellation Time
					These bits set a period for TIA noise cancellation (8-bit compare value).

Legend: i = 0 or 1, k = 0 to 5



21.12 Operations of Timer A

21.12.1 Operation of Noise Canceler

Input edges are processed in premature-transition cancellation or minimum time-at-level cancellation mode depending on the setting in the NCMA bit in the ATU-IIIS noise cancellation mode register (ATNCMR) of the common controller.

Figures 21.8 and 21.10 show examples of noise cancellation in premature-transition cancellation and minimum time-atlevel cancellation modes, respectively. In these examples, edges are input on pin TIA00 and the rising edge sensing is selected.

In premature-transition cancellation mode, TAik noise canceler counter (TAikNCNT) is started by the level change of the externally input signal as a trigger. At the same time, the level change is output as the signal after noise removal.

Counting continues until the counter value match the value in TAik noise canceler register (TAikNCR). Level changes within the period are ignored and are not output. When the counter value matches that of the TAikNCR register, the input signal level at that point is output as the noise-cancelled signal. Note that the levels are changed on the compare match when the input levels at the start of counting (after the first level change) and on the compare match differ.

Figure 21.9 shows an example of noise cancellation for two types of waveforms.




Figure 21.8 Example of Noise Cancellation in Premature-Transition Cancellation




Figure 21.9 Example of Noise Cancellation in Premature-Transition Cancellation for Two Types of Waveforms

In minimum time-at-level cancellation, TAik noise canceler counter (TAikNCNT) is started by the level change of the externally input signal as a trigger. Counting continues until the counter value match the value in TAi noise canceler register (TAikNCR) or the level change of the input signal is detected.

When the values in the counter and TAi inoise canceler register match, the level change at the start of counting is output as the signal after noise removal. If the level of the input signal changes before the count value matches the value set in the TAi noise cancel register (TAikNCR), these level changes as well as any that occur during timer operation are treated as noise and not output as the noise-cancelled signal.




Figure 21.10 Example of Noise Cancellation in Minimum Time-at-Level Cancellation


21.12.2 Operation of Free-Running Counter

The TAi Free-running counter (TAiTCNT) is started for counting up by setting the TAE bit in ATU-IIIS master enable register (ATUENR) to "1". When the TAiTCNT counter overflows (from H'FFFF FFFF to H'0000 0000), the OVFA bit in TAi status register (TAiSR) is set to "1". An interrupt request is issued for the CPU when the OVEA bit in TAi interrupt enable register (TAiIER) is set to "1". After overflow, the TAiTCNT counter continues counting up from H'0000 0000.

When the TAE bit in the AUTENR register is cleared to "0", the TAiTCNT counter is stopped but is not cleared. By setting the TAE bit to "1" again, the TAiTCNT counter is resumed from the value when stopped.

The TAiTCNT counter can be written during operation and writing takes priority over counting. After that, the TAiTCNT counter is started from the written value. Regardless of the clock driving the counter, the write access is completed in two cycles of the Pck clock.

The prescalers run regardless of the TAE bit and are not synchronized with the timing at which the TAE bit is set. Therefore, the time from when the TAE bit is set to when the TAiTCNT counter is incremented for the first time is less than the cycle of the clock of the TAiTCNT counter.






Figure 21.11 Timer A Free-Running Operation: Overflow Timing

21.12.3 Input Capture

The TAik input capture register (TAikICR) performs input capture of edge input from the corresponding external input pins (TIAik) when input capture operation is specified by bits IOA5 to IOA0 in TAiI/O control register 1 (TAiIO1).

Noise on the signals can be removed by the noise cancelers.

The TAi free-running counter (TAiTCNT) begins counting up when the TAE bit in the ATUENR register is set. When an edge is input on the external signal input pin corresponding to the TAikICR register, the matching bit in the TAi status register (TAiSR) is set to "1" and the TAiTCNT counter value is transferred to the TAikICR register. The rising or falling edge, or both edges, of the input can be selected. Interrupt requests can be sent to the CPU by making the appropriate setting in the TAi interrupt enable register (TAiIER). It is also possible to start a DMA transfer by an interrupt request by specifying the DMAC.

When the TAik input capture register (TAikICR) and the TAi free-running counter (TAiTCNT) are written simultaneously, ICRA0 to ICRA5 capture the previous value stored in TCNTA.

Figure 21.12 shows an example of input capture when the edges to be sensed are rising edges for TIA00, falling edges for TIA01, and both edges for TIA02.




Figure 21.12 Example of Input Capture of Timer A

21.12.4 DMA Transfer

The DMAC can be activated by an input capture interrupt request. The corresponding bit in the TAi status register is cleared to "0" when a DMA transfer request triggered by an input capture interrupt is accepted by the DMAC.



21.13 Overview of Timer F

The timer F consists of four subblocks, featuring functions shown below.

- Edge counting in a specified period
 - Counts the number of edges input to the external input pin (TIFjA) in a specified period.
- Valid edge interval counting
 - Measures time until a specified number of edges is input to the external pin (TIFjA).
- Measurement of time during "H"/"L" input levels
 - Measures a toal amount of time when a "H"or "L" level is input to the external input pin (TIFjA). The duration of measurement is designated as the number of pulses input to the external pin.
- Measurement of PWM input waveform timing
 - Measures the off-duty period and cycle time of the PWM waveform input to the external pin (TIFjA). The duration of measurement is designated as the number of PWM cycles input to the external pin.
- Rotation speed/pulse measurement
 - Every time an edge is input to the external pin (TIFjA), the following values are retained edge count, time stamp at edge input, edge input interval (cycle), and "H"/"L" input level immediately before input.
- Up/down event count
 - TIFjA of the two external pins (TIFjA, TIFjB) is used to count as the count source. TIFjB switches between upcounting and downcounting.
- Four-time multiplication event count
 - Counting operation is executed using two external input pins (TIFjA, TIFjB) as the count sources. Signals in the pins switch between upcounting and downcounting.

Input signals from the external input pins TIFjA and TIFjB can be subject to the noise cancellation function using the noise cancellation function.



21.13.1 Block Diagram

The timer F consists of four subblocks. Each subblock consists of such units as two 24-bit time counters (TFjECNTA, TFjECNTC), three 24-bit general registers (TFjGRA, TFjGRC, TFjGRD), 16-bit event counter (TFjENCTB), 16-bit general register (TFjGRB), input processing unit (edge detection, noise canceller), controllers etc.

Figure 21.13 is a block diagram of timer F.




Figure 21.13 Block Diagram of Subblocks of Timer F

21.13.2 Interrupts


The timer F can output two types of interrupts totaling eight interrupts.

• OVIF0 to OVIF3 interrupts

An interrupt is output when one of the three counters (TFjECNTA, TFjECNTB, TFjECNTC) in the subblock Fj has overflown or underflown (only in TFjECNTB). To which counter the interrupt belongs can be known by referring to the TFj status register F (TFjSR). This request is received by the INTC module and the designated processing is performed.

• ICIF0 to ICIF3 interrupts

The interrupt is output when a count value capturing in the subblock Fj occurs. This request is received by the DMAC or INTC module. DMA transfer by DMAC enables to transfer captured data obtained by using compare match as a trigger to the on-chip SRAM (IL memory, OL memory, and SHwyRAM) or perform designated processing by interrupts. For details on DMA transfer by DMAC, see section 20, Direct Memory Access Controller (DMAC).






21.14 Description of Timer F Registers

21.14.1 TF Start Register (TFSTR)

The TFSTR register specifies whether to operate or stop each subblock (timer F0 to F3) in the timer F. Count operation is not executed unless TFE bit in ATU-IIIS master enable register (ATUENR) is enabled even if the start bit in timer F is set to enable the count operation.



<After Reset: H'0000 0000>

Dia	Abbussistiss	After	_	147	Description
Bit	Abbreviation	Reset	R	W	Description
31 to 4	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
3	STRF3	0	R	W	Counter Fj Start Bits
2	STRF2	0	R	W	These bits specify whether to operate or stop two timer counters in
1	STRF1	0	R	W	 subblocks (TFjECNTA, TFjECNTC) and event counter (TFjECNTB). Counter value is retained at stop state. When this bit is set to "1" once
0	STRF0	0	R	W	again, the operation starts at the retained value. Note that count operation does not start when this bit is set to "1" unless the TFE bit in the ATUENR register is also set to "1".
					 Stop the counting operation of TFjECNTA, TFjECNTB, and TFjECNTC.

1: Enable the counting operation of TFjECNTA, TFjECNTB, and


1: Enable the counting operation of TFJECNTA, TFJECNTB, and TFJECNTC.

Note: • The prescaler is operating regardless of the setting of the counter F start bit, and not initialized at the start of counter.

Therefore, during the time between the activation and the start of actual count operation by the above counter, hardware-related uncertainty shorter than the period of selected count source (resolution) accompanies

21.14.2 TF Noise Canceller Control Register (TFNCCR)

The TFNCCR register specifies to enable/disable the noise canceller in the subblocks F0 to F3.



<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	w	Description
31 to 4	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".

Bit	Abbreviation	After Reset	R	w	
3	NCEF3	0	R	W	
2	NCEF2	0	R	W	_
1	NCEF1	0	R	W	_
0	NCEF0	0	R	W	_

Noise Canceller Enable Bits (Fj)

Description

Specify to enable/disable the noise canceller in each subblock. Regarding the subblocks F0 to F3, each subblock has noise cancellers TIFjA and TIFjB but enabling/disabling these cancellers cannot be specified independently. Setting the NCEFj bit to "1" enables each noise canceller in TIFjA and TIFjB.

When the noise canceller function is enabled and the level change in the external input signals (TIFjA, TIFjB) is detected, either subsequent edge cancel mode or preceding edge cancel mode starts according to the setting of ATU-IIIS noise cancellation mode register (ATNCMR) in common controller.

In subsequent edge cancel mode, when the input signal level change is detected, the change is output as the signal that has passed through TFj noise canceling. Simultaneously, corresponding noise canceler counters A and B (TFjNCNTA, TFjNCNTB) start upcounting. The input signal level change is masked until a compare match occurs between the value in the noise canceler counter and the values in the TFj noise cancel registers A and B (TFjNCRA, TFjNCRB). When a compare match occurs, the input signal level at this moment is output as the signal after noise canceling.

When these bits are cleared to "0" while the TFJNCNTA and TFJNCNTB counters are in count operation, the count operation continues until a compare match occurs and the level change of the corresponding external input (TIFAj, TIFBj) is kept being masked.

In preceding edge cancel mode, when the level change of the input signal is detected, the TFjNCNTA and TFjNCNTB counters starts upcounting. If a level change of input signal is not detected during the period until a compare match occurs between the value in the noise canceler counter and the values in the TFjNCRA and TFjNCRB registers, the level change at the compare match is output as the signal after a noise cancellation. If a noise change is detected until a compare match occurs, this change is regarded as noise and the noise canceller does not change the signal after a noise cancel regarding that no level change of input signal occurred.

When these bits are cleared to "0" while the TFjNCNTA and TFjNCNTB counters are in count operation, the count operation continues to keep noise canceling processing until a compare match or input signal change occurs.

For a operating example in cancel mode, see figures 21.3 and 21.4.

- 0: Noise cancel function of TIFjA and TIFjB is disabled
- 1: Noise cancel function of TIFjA and TIFjB is enabled

Legend: j = 0 to 3, corresponding to subclocks F0 to F3, respectively



R01UH0286EJ0110

21.14.3 TFj Control Register (TFjCR)

The TFjCR register specifies the operation mode of the subblocks F0 to F3.

TF0 Control Register (TF0CR) TF1 Control Register (TF1CR) TF2 Control Register (TF2CR) TF3 Control Register (TF3CR) <P4 address: location H'FFFF E480> <P4 address: location H'FFFF E4A0> <P4 address: location H'FFFF E4C0> <P4 address: location H'FFFF E4E0>



Legend: j = 0 to 3, corresponding to subclocks F0 to F3, respectively

<After Reset: H'00>


Bit	Abbreviation	After Reset	R	w	Description
7 to 5	CKSELFj	000	R	W	Clock Select Bits (Fj)
					Specify the clock sources for the two timer counters A and C (TFjECNTA, TFjECNTC) in the subblocks F0 to F3. Do not specify B'110, B'111. If specified, the operation is not guaranteed.
					000: Clock bus 0
					001: Clock bus 1
					010: Clock bus 2
					011: Clock bus 3
					100: Clock bus 4
					101: Clock bus 5
					110: Reserved
					111: Reserved
4 to 2	MDFj	000	R	W	Timer Operation Mode Bits (Fj)
					Specify the operation mode for the corresponding subblocks F0 to F3. There are seven modes: up/down event count, four-time multiplication event count, edge counting in a specified period, valid edge interval counting, measurement of time during "H"/"L" input levels, measurement of PWM input waveform timing, and rotation speed/pulse measurement.
					000: Edge counting in a specified period
					001: Valid edge interval counting
					010: Measurement of time during "H"/"L" input levels
					011: Setting prohibited
					100: Measurement of PWM input waveform timing
					101: Rotation speed/pulse measurement
					110: Up/down event count
					111: Four-time multiplication event count

		After			
Bit	Abbreviation	Reset	R	W	Description
1, 0	EGSELFj	00	R	W	Edge Select Bits (Fj)
					Specify the edge sense modes for event input (TIFjA) in the subblocks F0 to F3. Edge detection is done for signals that have passed through the noise canceller. Therefore, edge detection is done to the external input (TIFjA, TIFjB) if the noise cancel function is disabled, and to signals after noise cancel if the noise cancel function is enabled.
					While 'measurement of time during "H"/"L" input levels' is specified, when this bit selects the falling edge, measurement of time during "H" level is specified. When this bit selects the rising edge, measurement of time during "L" level is specified. Do not select both edges.
					While 'measurement of PWM input waveform timing' and 'rotation speed/pulse measurement' are specified, when this bit selects the rising edge, the period between the two rising edges is regarded as the PWM cycle and the low-level period is regarded as the off-duty period. If the falling edge is selected, the period between the two falling edges is regarded as the PWM cycle and the high-level period is regarded as the off-duty period. Do not select both edges.
					When 'up/down event count' mode and 'four-time multiplication event count' mode are specified, be sure to designate both the rising and falling edges. If otherwise selected, the operation is not guaranteed (see table 21.16).
					00: Edge detection is invalid
					01: Rising edge
					10: Falling edge
					11: Both edges
					Note: • TIFjB pin is available only when 'up/down event count' and 'four-time multiplication event count' are specified. TIFjB operates always detecting both the rising and falling edges. In other modes, TIFjB does not detect edges.
I egend:	i = 0 to 3 corre	esponding	to si	iheloe	cks E0 to E3_respectively



21.14.4 TFj Interrupt Enable Register (TFjIER)

The TFjIER register specifies whether to enable or disable the interrupt corresponding to the TFj status register (TFjSR).



Legend: j = 0 to 3, corresponding to subclocks F0 to F3, respectively

<After Reset: H'00>


D:	A la la	After	_	147	Describilies
Bit	Abbreviation	Reset	R	W	Description
7 to 4	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
3	OVECFj	0	R	W	Overflow Interrupt Enable Bit CFj*1
					Specifies whether to enable or disable the interrupt by OVFCFj to the status corresponding to the overflow of the TFj timer counter C (TFjECNTC) (in 'measurement of PWM input waveform timing' mode) or a compare match between the TFjECNTC counter and TFjGRB register (in 'rotation speed/pulse measurement' mode)
					0: Interrupt by OVFCFj disabled
					1: Interrupt by OVFCFj enabled
2	OVEBFj	0	R	W	Overflow Interrupt Enable Bit BFj*1
					Specifies whether to enable or disable the interrupt by OVFBFj to the status corresponding to the overflow/underflow of the TFj event counter (TFjECNTB).
					0: Interrupt by OVFBFj disabled
					1: Interrupt by OVFBFj enabled
1	OVEAFj	0	R	W	Overflow Interrupt Enable Bit AFj*1
					Specifies whether to enable or disable the interrupt by OVFAFj to the status corresponding to the overflow of the TFj timer counter A (TFjECNTA).
					0: Interrupt by OVFAFj disabled
					1: Interrupt by OVFAFj enabled
0	ICEFj	0	R	W	Input Capture Interrupt Enable Bit Fj
					Specifies whether to enable or disable the interrupt by ICFFj to the status corresponding to the input capture detection in the subblock Fj.
					0: Interrupt by ICFFj disabled
					1: Interrupt by ICFFj enabled
					-

Note: *1 The overflow of interrupt of the subblock Fj is requested as the logical sum of the interrupts OVFAFj, OVFBFj, and OVFCFj. By referring to TFjSR, which counter generated the interrupt by overflow or underflow can be known.

21.14.5 TFj Status Register (TFjSR)

The TFjSR register indicates overflows in the timer counters A and C, overflow or underflow in the event counter, and input capture occurrence.

These flags are interrupt sources and requests the CPU interrupts if the corresponding bits to the TFj interrupt enable register (TFjIER) enable interrupts.



Legend: j = 0 to 3, corresponding to subclocks F0 to F3, respectively

<After Reset: H'00>

		After			
Bit	Abbreviation	Reset	R	W	Description
7 to 4	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
3	OVFCFj	0	R	*1	Overflow/Compare Match Flag CFj
					The values in this flag show different states depending on the operation mode. In 'measurement of PWM input waveform timing', the flag shows the overflow of the TFj timer counter C (TFjECNTC). In 'rotation speed/pulse measurement' mode, the flag shows a compare match between the TFjECNTC counter and TFjGRB register.
					This flag cannot be set to "1" by software.
					0: No overflow in the TFjECNTC counter
					1: The TFjECNTC counter has overflowed
					[Condition for clearing to "0"]
					 After reading OVFCFn = "1", "0" is written to OVFCFj. [Conditions for setting to "1"]
					 Measurement of PWM input waveform timing mode When the TFjECNTC counter overflowed (H'FFFF FF → H'0000 00)
					Rotation speed/pulse measurement mode
					When values in the TFjECNTC counter and TFjGRB register (with the value zero extended to lower 8 bits) match


2 OVFBFj 0 R *¹ Overflow Flag BFj By this bit, overflow or underflow of the TFj event counter (TFjECNT can be monitored. This flag cannot be set to "1" by software. 0: No overflow or underflow in the TFjECNTB counter 1: The TFjECNTB counter has overflowed or underflowed [Condition for clearing to "0"] • After reading OVFBFj = "1", "0" is written to OVFBFj. [Condition for setting to "1"] • When the TFjECNTB counter overflowed (H'FFFF → H'0000) or underflowed (H'0000 → H'FFFF) 1 OVFAFj 0 R *¹ Overflow Flag AFj By this bit, overflow of the TFj timer counter A (TFjCNTA) can be monitored. This flag cannot be set to "1" by software. 0: No overflow in the TFjECNTA counter 1: The TFjECNTA counter has overflowed [Condition for clearing to "0"] • After reading OVFAFj = "1", "0" is written to OVFAFj. [Condition for setting to "1"] • When the TFjECNTA counter overflowed (H'FFFF FF → H'0000) 0 ICFFj 0 R *¹ Input capture Flag Fj By this bit, the detection state of input capture in the subblock Fj car monitored. This flag cannot be set to "1" by software. 0: Input capture is not detected in the subblock Fj. 1: Input capture is not detected in the subblock Fj. [Conditions for clearing to "0"] • After reading ICFFj = "1", "0" is written to ICFFj.			After			
By this bit, overflow or underflow of the TFj event counter (TFjECNT can be monitored. This flag cannot be set to "1" by software. 0: No overflow or underflow in the TFjECNTB counter 1: The TFjECNTB counter has overflowed or underflowed [Condition for clearing to "0"] • After reading OVFBFj = "1", "0" is written to OVFBFj. [Condition for setting to "1"] • When the TFjECNTB counter overflowed (H'FFFF → H'0000) or underflowed (H'0000 → H'FFFF) 1 OVFAFj 0 R *¹ Overflow Flag AFj By this bit, overflow of the TFj timer counter A (TFjCNTA) can be monitored. This flag cannot be set to "1" by software. 0: No overflow in the TFjECNTA counter 1: The TFjECNTA counter has overflowed [Condition for clearing to "0"] • After reading OVFAFj = "1", "0" is written to OVFAFj. [Condition for setting to "1"] • When the TFjECNTA counter overflowed (H'FFFF FF → H'0000 0 ICFFj 0 R *¹ Input capture Flag Fj By this bit, the detection state of input capture in the subblock Fj car monitored. This flag cannot be set to "1" by software. 0: Input capture is not detected in the subblock Fj. 1: Input capture is detected in the subblock Fj. [Conditions for clearing to "0"] • After reading ICFFj = "1", "0" is written to ICFFj. • When the TFj capture output register (TFjCDR) are read by DM/ access.	Bit	Abbreviation	Reset	R	W	Description
can be monitored. This flag cannot be set to "1" by software. 0: No overflow or underflow in the TFjECNTB counter 1: The TFjECNTB counter has overflowed or underflowed [Condition for clearing to "0"] • After reading OVFBFj = "1", "0" is written to OVFBFj. [Condition for setting to "1"] • When the TFjECNTB counter overflowed (H'FFFF → H'0000) or underflowed (H'0000 → H'FFFF) 1 OVFAFj 0 R *' Overflow Flag AFj By this bit, overflow of the TFj timer counter A (TFjCNTA) can be monitored. This flag cannot be set to "1" by software. 0: No overflow in the TFjECNTA counter 1: The TFjECNTA counter has overflowed [Condition for clearing to "0"] • After reading OVFAFj = "1", "0" is written to OVFAFj. [Condition for setting to "1"] • When the TFjECNTA counter overflowed (H'FFFF FF → H'0000) 0 ICFFj 0 R *' Input capture Flag Fj By this bit, the detection state of input capture in the subblock Fj car monitored. This flag cannot be set to "1" by software. 0: Input capture is not detected in the subblock Fj. [Conditions for clearing to "0"] • After reading ICFFj = "1", "0" is written to ICFFj. • When the TFj capture output register (TFjCDR) are read by DM/ access.	2	OVFBFj	0	R	*1	Overflow Flag BFj
1: The TFjECNTB counter has overflowed or underflowed [Condition for clearing to "0"] • After reading OVFBFj = "1", "0" is written to OVFBFj. [Condition for setting to "1"] • When the TFjECNTB counter overflowed (H'FFFF → H'0000) or underflowed (H'0000 → H'FFFF) 1 OVFAFj 0 R *¹ Overflow Flag AFj By this bit, overflow of the TFj timer counter A (TFjCNTA) can be monitored. This flag cannot be set to "1" by software. 0: No overflow in the TFjECNTA counter 1: The TFjECNTA counter has overflowed [Condition for clearing to "0"] • After reading OVFAFj = "1", "0" is written to OVFAFj. [Condition for setting to "1"] • When the TFjECNTA counter overflowed (H'FFFF FF → H'0000 Input capture Flag Fj By this bit, the detection state of input capture in the subblock Fj car monitored. This flag cannot be set to "1" by software. 0: Input capture is not detected in the subblock Fj. 1: Input capture is detected in the subblock Fj. [Conditions for clearing to "0"] • After reading ICFFj = "1", "0" is written to ICFFj. • When the TFj capture output register (TFjCDR) are read by DM/access.						By this bit, overflow or underflow of the TFj event counter (TFjECNTB) can be monitored. This flag cannot be set to "1" by software.
[Condition for clearing to "0"] • After reading OVFBFj = "1", "0" is written to OVFBFj. [Condition for setting to "1"] • When the TFjECNTB counter overflowed (H'FFFF → H'0000) or underflowed (H'0000 → H'FFFF) 1 OVFAFj 0 R *¹ Overflow Flag AFj By this bit, overflow of the TFj timer counter A (TFjCNTA) can be monitored. This flag cannot be set to "1" by software. 0: No overflow in the TFjECNTA counter 1: The TFjECNTA counter has overflowed [Condition for clearing to "0"] • After reading OVFAFj = "1", "0" is written to OVFAFj. [Condition for setting to "1"] • When the TFjECNTA counter overflowed (H'FFFF FF → H'0000) 0 ICFFj 0 R *¹ Input capture Flag Fj By this bit, the detection state of input capture in the subblock Fj car monitored. This flag cannot be set to "1" by software. 0: Input capture is not detected in the subblock Fj. 1: Input capture is detected in the subblock Fj. [Conditions for clearing to "0"] • After reading ICFFj = "1", "0" is written to ICFFj. • When the TFj capture output register (TFjCDR) are read by DM/access.						0: No overflow or underflow in the TFjECNTB counter
After reading OVFBFj = "1", "0" is written to OVFBFj. [Condition for setting to "1"] When the TFjECNTB counter overflowed (H'FFFF → H'0000) or underflowed (H'0000 → H'FFFF) 1 OVFAFj 0 R *¹ Overflow Flag AFj By this bit, overflow of the TFj timer counter A (TFjCNTA) can be monitored. This flag cannot be set to "1" by software. 0: No overflow in the TFjECNTA counter 1: The TFjECNTA counter has overflowed [Condition for clearing to "0"] • After reading OVFAFj = "1", "0" is written to OVFAFj. [Condition for setting to "1"] • When the TFjECNTA counter overflowed (H'FFFF FF → H'0000) 0 ICFFj 0 R *¹ Input capture Flag Fj By this bit, the detection state of input capture in the subblock Fj car monitored. This flag cannot be set to "1" by software. 0: Input capture is not detected in the subblock Fj. 1: Input capture is detected in the subblock Fj. [Conditions for clearing to "0"] • After reading ICFFj = "1", "0" is written to ICFFj. • When the TFj capture output register (TFjCDR) are read by DM/access.						1: The TFjECNTB counter has overflowed or underflowed
[Condition for setting to "1"] • When the TFjECNTB counter overflowed (H'FFFF → H'0000) or underflowed (H'0000 → H'FFFF) 1 OVFAFj 0 R * Overflow Flag AFj By this bit, overflow of the TFj timer counter A (TFjCNTA) can be monitored. This flag cannot be set to "1" by software. 0: No overflow in the TFjECNTA counter 1: The TFjECNTA counter has overflowed [Condition for clearing to "0"] • After reading OVFAFj = "1", "0" is written to OVFAFj. [Condition for setting to "1"] • When the TFjECNTA counter overflowed (H'FFFF FF → H'0000) 0 ICFFj 0 R * Input capture Flag Fj By this bit, the detection state of input capture in the subblock Fj carmonitored. This flag cannot be set to "1" by software. 0: Input capture is not detected in the subblock Fj. 1: Input capture is detected in the subblock Fj. [Conditions for clearing to "0"] • After reading ICFFj = "1", "0" is written to ICFFj. • When the TFj capture output register (TFjCDR) are read by DM/access.						[Condition for clearing to "0"]
When the TFjECNTB counter overflowed (H'FFFF → H'0000) or underflowed (H'0000 → H'FFFF) 1 OVFAFj 0 R *¹ Overflow Flag AFj By this bit, overflow of the TFj timer counter A (TFjCNTA) can be monitored. This flag cannot be set to "1" by software. 0: No overflow in the TFjECNTA counter 1: The TFjECNTA counter has overflowed [Condition for clearing to "0"] • After reading OVFAFj = "1", "0" is written to OVFAFj. [Condition for setting to "1"] • When the TFjECNTA counter overflowed (H'FFFF FF → H'0000) 0 ICFFj 0 R *¹ Input capture Flag Fj By this bit, the detection state of input capture in the subblock Fj car monitored. This flag cannot be set to "1" by software. 0: Input capture is not detected in the subblock Fj. 1: Input capture is detected in the subblock Fj. [Conditions for clearing to "0"] • After reading ICFFj = "1", "0" is written to ICFFj. • When the TFj capture output register (TFjCDR) are read by DM/access.						 After reading OVFBFj = "1", "0" is written to OVFBFj.
underflowed (H'0000 → H'FFFF) 1 OVFAFj 0 R *1 Overflow Flag AFj By this bit, overflow of the TFj timer counter A (TFjCNTA) can be monitored. This flag cannot be set to "1" by software. 0: No overflow in the TFjECNTA counter 1: The TFjECNTA counter has overflowed [Condition for clearing to "0"] • After reading OVFAFj = "1", "0" is written to OVFAFj. [Condition for setting to "1"] • When the TFjECNTA counter overflowed (H'FFFF FF → H'0000) 0 ICFFj 0 R *1 Input capture Flag Fj By this bit, the detection state of input capture in the subblock Fj car monitored. This flag cannot be set to "1" by software. 0: Input capture is not detected in the subblock Fj. 1: Input capture is detected in the subblock Fj. [Conditions for clearing to "0"] • After reading ICFFj = "1", "0" is written to ICFFj. • When the TFj capture output register (TFjCDR) are read by DM/access.						[Condition for setting to "1"]
By this bit, overflow of the TFj timer counter A (TFjCNTA) can be monitored. This flag cannot be set to "1" by software. 0: No overflow in the TFjECNTA counter 1: The TFjECNTA counter has overflowed [Condition for clearing to "0"] • After reading OVFAFj = "1", "0" is written to OVFAFj. [Condition for setting to "1"] • When the TFjECNTA counter overflowed (H'FFFF FF → H'0000) 0 ICFFj 0 R *¹ Input capture Flag Fj By this bit, the detection state of input capture in the subblock Fj car monitored. This flag cannot be set to "1" by software. 0: Input capture is not detected in the subblock Fj. 1: Input capture is detected in the subblock Fj. [Conditions for clearing to "0"] • After reading ICFFj = "1", "0" is written to ICFFj. • When the TFj capture output register (TFjCDR) are read by DM/access.						• When the TFjECNTB counter overflowed (H'FFFF \rightarrow H'0000) or underflowed (H'0000 \rightarrow H'FFFF)
monitored. This flag cannot be set to "1" by software. 0: No overflow in the TFjECNTA counter 1: The TFjECNTA counter has overflowed [Condition for clearing to "0"] • After reading OVFAFj = "1", "0" is written to OVFAFj. [Condition for setting to "1"] • When the TFjECNTA counter overflowed (H'FFFF FF → H'0000) 0 ICFFj 0 R *¹ Input capture Flag Fj By this bit, the detection state of input capture in the subblock Fj car monitored. This flag cannot be set to "1" by software. 0: Input capture is not detected in the subblock Fj. 1: Input capture is detected in the subblock Fj. [Conditions for clearing to "0"] • After reading ICFFj = "1", "0" is written to ICFFj. • When the TFj capture output register (TFjCDR) are read by DMA access.	1	OVFAFj	0	R	*1	Overflow Flag AFj
1: The TFjECNTA counter has overflowed [Condition for clearing to "0"] • After reading OVFAFj = "1", "0" is written to OVFAFj. [Condition for setting to "1"] • When the TFjECNTA counter overflowed (H'FFFF FF → H'0000 0 ICFFj 0 R *¹ Input capture Flag Fj By this bit, the detection state of input capture in the subblock Fj car monitored. This flag cannot be set to "1" by software. 0: Input capture is not detected in the subblock Fj. 1: Input capture is detected in the subblock Fj. [Conditions for clearing to "0"] • After reading ICFFj = "1", "0" is written to ICFFj. • When the TFj capture output register (TFjCDR) are read by DMA access.						
[Condition for clearing to "0"] • After reading OVFAFj = "1", "0" is written to OVFAFj. [Condition for setting to "1"] • When the TFjECNTA counter overflowed (H'FFFF FF → H'0000 0 ICFFj 0 R * Input capture Flag Fj By this bit, the detection state of input capture in the subblock Fj car monitored. This flag cannot be set to "1" by software. 0: Input capture is not detected in the subblock Fj. 1: Input capture is detected in the subblock Fj. [Conditions for clearing to "0"] • After reading ICFFj = "1", "0" is written to ICFFj. • When the TFj capture output register (TFjCDR) are read by DMA access.						0: No overflow in the TFjECNTA counter
After reading OVFAFj = "1", "0" is written to OVFAFj. [Condition for setting to "1"] When the TFjECNTA counter overflowed (H'FFFF FF → H'0000 ICFFj						1: The TFjECNTA counter has overflowed
[Condition for setting to "1"] • When the TFjECNTA counter overflowed (H'FFFF FF → H'0000 0 ICFFj 0 R *¹ Input capture Flag Fj By this bit, the detection state of input capture in the subblock Fj car monitored. This flag cannot be set to "1" by software. 0: Input capture is not detected in the subblock Fj. 1: Input capture is detected in the subblock Fj. [Conditions for clearing to "0"] • After reading ICFFj = "1", "0" is written to ICFFj. • When the TFj capture output register (TFjCDR) are read by DMA access.						[Condition for clearing to "0"]
When the TFjECNTA counter overflowed (H'FFFF FF → H'0000 ICFFj						 After reading OVFAFj = "1", "0" is written to OVFAFj.
O ICFFj 0 R *1 Input capture Flag Fj By this bit, the detection state of input capture in the subblock Fj car monitored. This flag cannot be set to "1" by software. O: Input capture is not detected in the subblock Fj. 1: Input capture is detected in the subblock Fj. [Conditions for clearing to "0"] • After reading ICFFj = "1", "0" is written to ICFFj. • When the TFj capture output register (TFjCDR) are read by DMA access.						[Condition for setting to "1"]
By this bit, the detection state of input capture in the subblock Fj car monitored. This flag cannot be set to "1" by software. 0: Input capture is not detected in the subblock Fj. 1: Input capture is detected in the subblock Fj. [Conditions for clearing to "0"] • After reading ICFFj = "1", "0" is written to ICFFj. • When the TFj capture output register (TFjCDR) are read by DMA access.						• When the TFjECNTA counter overflowed (H'FFFF FF \rightarrow H'0000 00)
monitored. This flag cannot be set to "1" by software. 0: Input capture is not detected in the subblock Fj. 1: Input capture is detected in the subblock Fj. [Conditions for clearing to "0"] • After reading ICFFj = "1", "0" is written to ICFFj. • When the TFj capture output register (TFjCDR) are read by DMA access.	0	ICFFj	0	R	*1	Input capture Flag Fj
 1: Input capture is detected in the subblock Fj. [Conditions for clearing to "0"] After reading ICFFj = "1", "0" is written to ICFFj. When the TFj capture output register (TFjCDR) are read by DMA access. 						By this bit, the detection state of input capture in the subblock Fj can be monitored. This flag cannot be set to "1" by software.
 [Conditions for clearing to "0"] After reading ICFFj = "1", "0" is written to ICFFj. When the TFj capture output register (TFjCDR) are read by DMA access. 						0: Input capture is not detected in the subblock Fj.
 After reading ICFFj = "1", "0" is written to ICFFj. When the TFj capture output register (TFjCDR) are read by DMA access. 						1: Input capture is detected in the subblock Fj.
When the TFj capture output register (TFjCDR) are read by DMA access.						[Conditions for clearing to "0"]
access.						 After reading ICFFj = "1", "0" is written to ICFFj.
[Condition for setting to "1"]						 When the TFj capture output register (TFjCDR) are read by DMAC access.
						[Condition for setting to "1"]
When input capture is detected in the subblock Fj.						When input capture is detected in the subblock Fj.

Note: *1 To clear the flag, only writing "0" after reading "1" is possible. Writing "1" is invalid.

21.14.6 TFj Timer Counter A (TFjECNTA)

The TFjECNTA counter, with one provided to each subblock, executes upcount operation using the input clock. One clock bus from clock buses 0 to 5 can be selected as the input clock according to the setting of the corresponding control register. The input clocks for the TFjECNTA and TFjECNTC counters are the same. Clock source cannot be set independently.

When clearing the counter is done at the countup timing, the TFjECNTA counter is cleared to H'0000 0100, and to H'0000 0000 in other cases.



<After Reset: H'0000 0000>


		After			
Bit	Abbreviation	Reset	R	W	Description
31 to 8	TFjECNTA	All 0	R	W	TFj Time Count
					Upcounter A
7 to 0	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".

Legend: j = 0 to 3, corresponding to subclocks F0 to F3, respectively.

21.14.7 TFj Event Counter (TFjECNTB)

The TFjECNTB counter, with one provided to each subblock, executes upcount/downcount operation using the input clock. The input clock is given two external input pins (TIFjA, TIFjB). The external pin and edge used to count differs according to the setting of the corresponding control register (operation mode and edge select). The input clock in each mode is listed in table 21.6.

When clearing the counter is done at the count-up timing, the TFjECNTB counter is cleared to "H'0001" and to "H'0000" in other cases.



<After Reset: H'0000>

D:4	A la la vas vi a ti a va	After	_	147	Description
Bit	Abbreviation	Reset	K	VV	Description
15 to 0	TFjECNTB	All 0	R	W	TFj Event Count
					Up/down event counter

Table 21.6 Event Counter Input Clock and Count Edge for Each Timer F Operation Mode


Operation Mode	Input Clock	Count Edge
Edge counting in a specified period	TIFjA	Selectable by EGSELFj bit in the TFjCR register
Valid edge interval counting	TIFjA	Selectable by EGSELFj bit in the TFjCR register
Measurement of time during "H"/"L" input levels	TIFjA	Selectable by EGSELFj bit in the TFjCR register (other than both edges)
Measurement of PWM input waveform timing	TIFjA	Selectable by EGSELFj bit in the TFjCR register (other than both edges)
Rotation speed/pulse measurement	TIFjA	Selectable by EGSELFj bit in the TFjCR register (other than both edges)
Up/down event count	TIFjA (Count direction is specified by TIFjB level)	Both rising/falling edges
Four-time multiplication event count	TIFjA, TIFjB	Both rising/falling edges
	·	



21.14.8 TFj Timer Counter C (TFjECNTC)

The TFjECNTC counter, with one provided to each subblock, is enabled only in 'measurement of PWM input waveform timing' and 'rotation speed/pulse measurement' modes. This counter does not execute count operation in other modes. This counter executes upcount operation using the input clock. One clock bus from clock buses 0 to 5 can be selected as the input clock according to the setting of the corresponding control register. The input clocks for the TFjECNTA and TFjECNTC counters are the same. Clock source cannot be set independently.

When clearing the counter is done at the external input timing or triggered by the TFjECNTB counter, the TFjECNTC counter is cleared synchronized with TFjECNTC count clock. At this moment, the TFjECNTC counter is cleared to H'0000 0100.




<After Reset: H'0000 0000>

		After			
Bit	Abbreviation	Reset	R	W	Description
31 to 8	TFjECNTC	All 0	R	W	TFj Time Count
					Upcounter C
7 to 0	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".

21.14.9 TFj General Register A (TFjGRA)

The TFjGRA register, with one provided to each subblock, has two functions such as input capture register and output compare register for the TFj timer counter A (TFjECNTA).

Do not set TFjGRA register to H'0000 0000 to function this register as the output compare register. Note that if H'0000 0000 is set, incorrect measurement may occur.



<After Reset: H'FFFF FF00>


		After			
Bit	Abbreviation	Reset	R	W	Description
31 to 8	TFjGRA	All 1	R	W	TFj General Registers A
					Input capture value or output compare match value for the timer counter A.
7 to 0	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".

Legend: j = 0 to 3, corresponding to subclocks F0 to F3, respectively

21.14.10 TFj General Register B (TFjGRB)

The TFjGRB register, with one provided to each subblock, has two functions such as input capture register and output compare register for the TFj event counter (TFjECNTB).

Do not set the TFjGRB register to H'0000 to function this register as the output compare register. Note that if H'0000 is set, incorrect measurement may occur.




<After Reset: H'FFFF>

Bit	Abbreviation	After Reset	R	w	Description
15 to 0	TFjGRB	All 1	R	W	TFj General Registers B
					Input capture value or output compare match value for event counter.

21.14.11 TFj General Register C (TFjGRC)

The TFjGRC register, with one provided to each subblock, has a function as the input capture register for the TFj timer counter C (TFjECNTC). Triggered by a compare match between the TFjECNTB counter and the TFjGRB register (in 'measurement of PWM input waveform timing' mode) or edge input of the TIFjA pin (in 'rotation speed/pulse measurement' mode), TFjECNTC count number is taken in at the next TFjECNTC upcount timing. These registers are valid only in 'measurement of PWM input waveform timing' or 'rotation speed/pulse measurement' mode. Capture operation is not executed in other modes.




<After Reset: H'FFFF FF00>

		After			
Bit	Abbreviation	Reset	R	W	Description
31 to 8	TFjGRC	All 1	R	W	TFj General Registers C
					Input capture value for the timer counter C
7 to 0	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".

Legend: j = 0 to 3, corresponding to subclocks F0 to F3, respectively

21.14.12 TFj General Register D (TFjGRD)

The TFjGRD register is provided to subblocks F0 to F3. Triggered by edge input of the TIFj pin, accumulated number in the TFj timer counter A (TFjECNTA) is taken in at the next TFjECNTC upcount timing. This register is valid only in 'rotation speed/pulse measurement' mode. Capture operation is not executed in other modes.




<After Reset: H'FFFF FF00>

Bit	Abbreviation	After Reset	R	w	Description
31 to 8	TFjGRD	All 1	R	W	TFj General Registers D
					Input capture value for the timer counter A
7 to 0	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".

21.14.13 TFj Capture Output Register (TFjCDR)

The TFjCDR register is provided to each subblock. When this register is read, values in the TFjGRA, TFjGRB registers, or the TFjECNTB counter is read according to the operation mode. A 16-bit value in the TFjGRB register is read from the upper 16 bits in the TFjCDR bits. In this case, the lower eight bits in the TFjCDR register are read as 0.



<After Reset: H'FFFF FF00>

		After			
Bit	Abbreviation	Reset	R	W	Description
31 to 8	TFjCDR	H'FFFFFF	R	_	TFj Capture Output Register
					Data stored in the TFjGRA register or the TFjGRB register is read according to the operation mode. Registers corresponding to various modes are listed below. Writing to these registers are ignored.
					Edge counting in a specified period mode: TFjGRB register
					Valid edge interval counting mode: TFjGRA register
					Measurement of time during high input levels mode: TFjGRA register
					Measurement of time during low input levels mode: TFjGRA register
					Measurement of PWM input waveform timing mode: TFjGRA register
					Rotation speed/pulse measurement mode: ECNTB counter
					Up/down event count mode mode: TFjGRB register
					Four-time multiplication event count mode: TFjGRB register
7 to 0	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".

21.14.14 TFj Noise Canceler Counter A (TFjNCNTA)

When the TF noise canceler control register (TFNCCR) enables the noise canceler function, these registers start upcount operation using the count clock for noise canceler supplied by the pre-scaler, triggered by the level change in the external input pin (TIFjA).

Operation proceeds in premature-transition cancellation mode or minimum time-at-level cancellation mode according to the setting of the timer F noise cancel mode bit (NCMF) in the ATU-IIIS noise cancellation mode register (ATNCMR) of the common controller.

• Premature-transition cancellation mode

The TFjNCNTA counter starts upcount operation triggered by the level change of input signal in TIFjA under the condition that the NCEFj bit is set to "1" and the TFjNCNTA counter is not in count operation. When the count number matches the value in the TFj noise cancel register A (TFjNCRA), this register stops the count operation, clearing the count value to "H'00" synchronizing with the next Pck clock. the TFjNCNTA counter executes the count operation regardless of the setting of the TFE bit in the ATU-IIIS master enable register (ATUENR).

A level change at the start of count operation is output as it is as the signal that passed through the noise canceling operation. Although this signal is the subject of edge detection, the signal does not change because any input level change is masked until the count number matches the value of the TFjNCRA register.

Even if the NCEFj bit is cleared during the count operation, the count operation continues until the count number matches the value of the TFjNCRA register. The input signal is masked during all that time.

• Minimum time-at-level cancellation mode

The TFjNCNTA counter starts upcount operation triggered by the level change of input signal in TIFjA under the condition that the NCEFj bit is set to "1" and the TFjNCNTA counter is not in count operation. When the level change of the input signal occurs during the count operation or the count number matches the value in the TFj noise cancel register A (TFjNCRA), this register stops the count operation, clearing the count value to "H'00" synchronizing with the next Pck clock. The TFjNCNTA counter executes the count operation regardless of the setting of the TFE bit in the ATU-III master enable register (ATUENR).

Signals that passed through the noise canceling operation can change only when the count number matches the value of the TFjNCRA register according to the level change at the count strart. If the count operation stops before the count number matches the value of the TFjNCRA register, signals that passed through the noise canceling operation do not change because the level changes at the start or stop of counting are masked.

Even if the NCEFj bit is cleared during the count operation, the count operation and noise canceling processing continue until a compare match occurs or the level of the input signal changes.

```
TF0 Noise Canceler Counter A (TF0NCNTA)
TF1 Noise Canceler Counter A (TF1NCNTA)
TF2 Noise Canceler Counter A (TF2NCNTA)
TF3 Noise Canceler Counter A (TF3NCNTA)

Bit: 7 6 5 4 3 2 1 0
TFjNCNTA

After Reset: 0 0 0 0 0 0 0 0 0 0 0
```

<After Reset: H'00>

Bit	Abbreviation	After Reset	R	w	Description
7 to 0	TFjNCNTA	All 0	R	W	TFj Noise Cancel Count A
					8-bit count value



21.14.15 TFj Noise Canceler Counter B (TFjNCNTB)

The TFjNCNTB counter is available only in 'up/down event count' mode and '4-time multiplication event count' mode.

When the TF noise canceler control register (TFNCCR) enables the noise canceler function, these registers start upcount operation using the count clock for noise canceler supplied by the pre-scaler, triggered by the level change in the external input pin (TIFjB).

Two types of operation modes — subsequent edge cancel mode and preceding rdge cancel mode — can be set according to the setting of the timer F niose cancel mode bit (NCMF) in the ATU-IIIS noise cancelltion mode register (ATNCMR) in the common controller.

• Premature-transition cancellation mode

The TFjNCNTB counter starts upcount operation triggered by the level change of input signal in TIFjB under the condition that the NCEFj bit is set to "1" and the TFjNCNTB counter is not in count operation. When the count number matches the value in the TFj noise cancel register B (TFjNCRB), this register stops the count operation, clearing the count value to "H'00" synchronizing with the next Pck clock.

The TFjNCNTB counter executes the count operation regardless of the setting of the TFE bit in the ATU-IIIS master enable register (ATUENR).

A level change at the start of count operation is output as it is as the signal that passed through the noise canceling operation. Although this signal is the subject of edge detection, the signal does not change because any input level change is masked until the count number matches the value of the TFjNCRFB register.

Even if the NCEFj bit is cleared during the count operation, the count operation continues until the count number matches the value of the TFjNCRFB register. The input signal is masked during all that time.

• Minimum time-at-level cancellation mode

The TFjNCNTB counter starts upcount operation triggered by the level change of input signal in TIFjB under the condition that the NCEFj bit is set to "1" and the TFjNCNTB counter is not in count operation. When the level change of the input signal occurs during the count operation or the count number matches the value in the TFj noise cancel register B (TFjNCRB), this register stops the count operation, clearing the count value to "H'00" synchronizing with the next Pck clock.

The TFjNCNTB counter executes the count operation regardless of the setting of the TFE bit in the ATU-III master enable register (ATUENR).

Signals that passed through the noise canceling operation can change only when the count number matches the value of the TFjNCRB register, according to the level change at the count strart. If the count operation stops before the count number matches the value of the TFjNCRB register, signals that passed through the noise canceling operation do not change because the level changes at the start or stop of counting are masked.

Even if the NCEFj bit is cleared during the count operation, the count operation and noise canceling processing continue until a compare match occurs or the level of the input signal changes.



TF0 Noise Canceler Counter B (TF0NCNTB)
TF1 Noise Canceler Counter B (TF1NCNTB)
TF2 Noise Canceler Counter B (TF2NCNTB)
TF3 Noise Canceler Counter B (TF3NCNTB)

Bit: _	7	6	5	4	3	2	1	0
[TFjN0	CNTB			
After Reset:	0	0	0	0	0	0	0	0

<P4 address: location H'FFFF E450> <P4 address: location H'FFFF E452> <P4 address: location H'FFFF E454> <P4 address: location H'FFFF E456>

<After Reset: H'00>

Bit	Abbreviation	After Reset	R	w	Description
7 to 0	TFjNCNTB	All 0	R	W	TFj Noise Cancel Count B
					8-bit count value

21.14.16 TFj Noise Cancel Register A (TFjNCRA)

The TFjNCRA register sets the upper limit of the TFj noise canceler counter A (TFjNCNTA). Noise in the period up to 0.82 ms (when Pck = 40MHz) can be cancelled by setting the register to H'FF.


Two types of operation modes — subsequent edge cancel mode and preceding rdge cancel mode — can be set according to the setting of the timer F niose cancel mode bit (NCMF) in the ATU-IIIS noise cancelltion mode register (ATNCMR) in the common controller.

• Premature-transition cancellation mode

While the TFjNCNTA counter is in count operation, the level change of the subsequent input signal is masked. Values in the TFjNCNTA counter and the TFjNCRA register are always compared. If a compare match occurs, these registers clear the value in the TFjNCNTA counter synchronizing with the next Pck clock, stop the count operation, and cancel the masking of the input signal.

• Minimum time-at-level cancellation mode

While the TFjNCNTA counter is in count operation, noise canceler processing waiting state is entered. Values in the TFjNCNTA counter and the TFjNCRA register are always compared. If a compare match occurs, these registers clear the value in the TFjNCNTA counter synchronizing with the next Pck clock, stop the count operation, and then cancel the masking of the input signal and the noise canceler outputs the input signal that has passed through the noise canceling processing.



<After Reset: H'00>

Bit	Abbreviation	After Reset	R	w	Description
7 to 0	TFjNCRA	All 0	R	W	TFj Noise Cancel Time A
					TIFjA noise cancel period (8-bit compare value)

21.14.17 TFj Noise Cancel Register B (TFjNCRB)

The TFjNCRB register sets the upper limit of the TFj noise canceler counter B (TFjNCNTB). Noise in the period up to 0.82 ms (when Pck = 40 MHz) can be cancelled by setting the register to H'FF.


Operation proceeds in premature-transition cancellation mode or minimum time-at-level cancellation mode according to the setting of the timer F noise cancel mode bit (NCMF) in the ATU-IIIS noise cancellation mode register (ATNCMR) of the common controller.

• Premature-transition cancellation mode

While the TFjNCNTB counter is in count operation, the level change of the subsequent input signal is masked. Values in the TFjNCNTB counter and the TFjNCRB register are always compared. If a compare match occurs, these registers clear the value in the TFjNCNTB counter synchronizing with the next Pck clock, stop the count operation, and cancel the masking of the input signal.

• Minimum time-at-level cancellation mode

While the TFjNCNTB counter is in count operation, noise canceler processing waiting state is entered. Values in the TFjNCNTB counter and the TFjNCRB register are always compared. If a compare match occurs, these registers clear the value in the TFjNCNTB counter synchronizing with the next Pck clock, stop the count operation. Simultaneously the noise canceler outputs the input signal that has passed through noise canceling processing.



<After Reset: H'00>

Bit	Abbreviation	After Reset	R	w	Description
7 to 0	TFjNCRB	All 0	R	W	TFj Noise Cancel Time B
					TIFjB noise cancel period (8-bit compare value)



21.15 Operations of Timer F

21.15.1 Fixed-Period Edge Counting

When a period over which edges are counted is set in the TFjGRA register, the number of edges within the period is obtained in the TFjGRB register. When no edge is detected within the period, 0 is set to the TFjGRB register. The period set to count is eqivqlent to the cycle of the TFjECNTA counter clock (the TFjGRA register value). Operation of the timer Fj is described below. Figure 21.14 shows an operation example. In this example, eight edges are input to 12 cycles of the count source clock. Here the TFjECNTA and TFjECNTB clocks indicate the timing of count and clear operation by the TFjECNTA and TFjECNTB counters, respectively.

The operation of registers in fixed-period edge counting mode is described below.

- TFjECNTA: Measures time using one of the clock buses 0 to 5. When a compare match is detected, the count value is cleared synchronized with the next Pck clock.
- TFjECNTB: Counts edges of the signals provided from TIFjA input. Edge types subject to count can be selected from among rising, falling, or both edges. The example given here counts the falling edges. A delay of two cycles in TIFjA occurs because of synchronization processing. When a compare match in the TFjECNTA counter is detected, the count number is cleared synchronized with the next Pck clock. In a case where edges subject to count are given simultaneously at a count clearing by a compare match, both operations are regarded to be done in one cycle, setting the count value to H'0001. Figure 21.15 shows an example of this.
- TFjGRA: Functions as the compare match register for the TFjECNTA counter. A compare match is detected when the count values in the TFjECNTA counter and TFjGRA agree.
- TFjGRB: Functions as the capture register for the TFjECNTB counter. When a compare match in the TFjECNTA
 counter is detected, this register captures the TFjECNTB counter count number synchronizing with the next Pck
 clock.
- ICFFj flag: After detecting a compare match in the TFjECNTA counter, sets the ICFFj flag synchronized with the next Pck clock.
- TFjECNTC, TFjGRC, TFjGRD: Do not function.




Figure 21.14 Operation Example of Edge Count in Given Time




Figure 21.15 Operation Example of Edge Count in Given Time (Compare Match and Event Occur Simultaneously)

21.15.2 Valid Edge Interval Counting

When a number of edges are set in the TFjGRB register, the time necessary to count these edges is notified to the TFjGRA register. The average of input edge intervals is obtained by dividing the time by the number of edges. The outcome is given as the period of the TFjECNTA counter count source clock (TFjGRA register value). Operation of the timer Fj is described below. Figure 21.16 shows an operation example. In this example, 13 cycles of the counter clock are needed to detect 12 input edges. Here the TFjECNTA and TFjECNTB clocks indicate the timing of count and clear operation by the TFjECNTA and TFjECNTB counters, respectively.

Operation in valid edge interval counting mode is described below.

- TFjECNTA: Measures time using one of the clock buses 0 to 5. When a compare match between the TFjECNTB counter and the TFjGRB register is detected, the count value is cleared synchronized with the next TFjECNTA clock. Since TFjECNTA count clear occurs at the same time with countup, the cleared value becomes H'0000 0100.
- TFjECNTB: Counts edges provided from TIFjA. Edge types subject to count can be selected from among rising, falling, or both edges. The example given here counts the falling edges. A delay of two cycles in TIFjA occurs because of synchronization processing. When a compare match is detected, the count number is cleared synchronized with the next Pck clock.
- TFjGRA: Functions as the capture register for the TFjECNTA counter. When a compare match in the TFjECNTB counter is detected, this register captures the TFjECNTA counter count number synchronizing with the next TFjECNTA clock.
- TFjGRB: Functions as the compare match register for the TFjECNTB counter. A compare match is detected when the count values in the TFjECNTB counter and the TFjGRB register match.
- ICFFj flag: After detecting a compare match in the TFjECNTB counter, sets the ICFFj flag synchronized with the next TFjECNTA clock.
- TFjECNTC, TFjGRC, TFjGRD: Do not function.







Figure 21.16 Operation Example of Valid Edge Interval Counting

21.15.3 Measurement of Time during "H"/"L" Input Levels

Measures the time while TIFjA is driven "H" or "L". The time obtained is indicated using the TFjECNTA counter clock source as the standard. The width of the measument time is specified to the TFjGRB register in the form of the pulse number provided for TIFjA (TFjGRB register value). Operation of the timer F is described below. Figure 21.17 shows an operation example. This is the example in which the "H" level periods of the three pulses are measured as nine count source cycles. Here the TFjECNTA and TFjECNTB clocks indicate the timing of count and clear operation by the TFjECNTA and TFjECNTB counters, respectively.

Operation of registers in 'counting "H" or "L" level of input' mode is shown below.

- TFjECNTA: Executes upcount using one of the clock buses 0 to 5 as a count source and TIFjA level as enable. Therefore, the time period in which TIFjA is in "H" level is measured. After detecting a compare match in the TFjECNTB counter, this register clears the count number synchronizing with the next count source clock. If TIFjA is driven "H" level at clearing count by the compare match, the count value becomes H'0000 0100. Figure 21.18 is an example of this.
- TFjECNTB: Counts the falling edge of TIFjA. A delay of two cycles occurs because of synchronization processing. When a compare match is detected, the count number is cleared synchronized with the next Pck clock.
- TFjGRA: Functions as the capture register for the TFjECNTA counter. When a compare match in the TFjECNTB
 counter is detected, this register captures the TFjECNTA count number synchronizing with the next TFjECNTA
 clock.
- TFjGRB: Functions as the compare match register for the TFjECNTB counter. A compare match is detected when the count number in the TFjECNTB counter and TFjGRB match.
- ICFFj flag: After detecting a compare match in the TFjECNTB coutner, sets the ICFFj flag synchronized with the next TFjECNTA clock.
- TFjECNTC, TFjGRC, TFjGRD: Do not function.








Figure 21.17 Operation Example of Measurement of Time during "H" Input Levels




Figure 21.18 Operation Example of Measurement of Time during "H" Input Levels (TIFjA is in "H" Level When Capture is in Operation)

21.15.4 Measurement of PWM Input Waveform Timing

Measures the off-duty (non-active) period and cycle time of the PWM waveform input to TIFjA. The off-duty period is measured as the period of either the "H" or "L" level input on TIFjA, and the PWN cycle is measured as the interval between two rising or falling edges. Both are measured concurrently. The time obtained is indicated using the TFjECNTA counter clock source as the standard. The duration of the measument is set in the TFjGRB register, which is specified as the number of PWM pulses (TFjGRB register value) input to TIFjA.

Operation of timer F is described below. Figure 21.19 shows an operation example. This is the example in which two PWM cycles in PWM waveform are measured as six counter clock cycles and the off-duty period (low-level period) is measured as four counter clock cycles.

Here the TFjECNTA, TFjECNTB, and TFjECNTC clocks indicate the timing of count and clear operation by the TFjECNTA, TFjECNTB, and TFjECNTC counters, respectively.

The operation of each register in 'measurement of PWM input waveform timing' mode are as follows:

- TFjECNTA: Executes upcount using one of the clock buses 0 to 5 as a count source and TIFjA level as enable. Therefore, the time period in which TIFjA is in "L" level is measured. After detecting a compare match in the TFjECNTB counter, this register clears the count number synchronizing with the next count source clock. If TIFjA is driven "L" level at clearing count by the compare match, the count value becomes H'0000 0100.
- TFjECNTB: Counts the rising edge of TIFjA. A delay of two cycles occurs because of sybchronization processing. When a compare match is detected, the count number is cleared synchronized with the next Pck clock.
- TFjGRA: Functions as the capture register for the TFjECNTA counter. When a compare match in the TFjECNTB
 counter is detected, this register captures the TFjECNTA counter count number synchronizing with the next
 TFjECNTA clock.
- TFjGRB: Functions as the compare match register for the TFjECNTB counter. A compare match is detected when the count number in the TFjECNTB counter and TFjGRB match.
- TFjECNTC: Measures time using the same count source as the TFjECNTA counter. This register clears the count
 number synchronizing with the next TFjECNTA clock after detecting a compare match in the TFjECNTB counter.
 Since the TFjECNTC counter count clear occurs at the same time with countup, the cleared value is H'0000 0100.
- TFjGRC: Functions as the capture register for the TFjECNTC counter. This register captures the TFjECNTC counter count number synchronizing with the next TFjECNTA clock after detecting a compare match in the TFjECNTB counter.
- ICFFj flag: After detecting a compare match in the TFjECNTB counter, sets the ICFFj flag synchronized with the next TFjECNTA clock.
- TFjGRD: Does not function.

Therefore, TFjECNTB (TFjGRB) and TFjECNTA (TFjGRA) are operating in measurement of time during "L" input levels mode and TFjECNTB (TFjGRB), and TFjECNTC (TFjGRC) are operating in valid edge interval counting mode.






Figure 21.19 Operation Example of Measurement of PWM Input Waveform Timing

21.15.5 Rotation Speed/Pulse Measurement

Measures the number of edges input to TIFjA, the edge input time (time stamp), the off-duty period and PWM cycle time in the PWM waveform that emerges between the last input edge and the edge this time.

The time obtained is indicated using the TFjECNTA counter clock source as the standard. The maximum interval of edge input can be set to the TFjGRB register, which enables to output an interrupt request if the edge input interval exceeds the maximum value.

At this moment, the timer F operates as shown below. Figure 21.20 shows an example of operation. Here the TFjECNTA, TFjECNTB, and TFjECNTC clocks indicate the timing of count and clear operation by the TFjECNTA, TFjECNTB, and TFjECNTC counters, respectively.

The operations of each register in 'rotation speed/pulse measurement' mode are as follows:

- TFjECNTA: Executes upcount using one of the clock buses 0 to 5 as a count source and TIFjA input level as enable. Therefore, the time period in which TIFjA is in "L" level is measured. After inputting the edge to TIFjA, this register clears the count number synchronizing with the next count source clock. If TIFjA is driven low at clearing count, the count value becomes H'0000 0100.
- TFjECNTB: Counts the rising edge of TIFjA. A delay of two cycles occurs because of sybchronization processing.
- TFjGRA: Functions as the capture register for the TFjECNTA counter. This register captures the TFjECNTA counter count number synchronizing with the next TFjECNTA clock after inputting the edge to TIFjA.
- TFjGRB: Functions as the capture register for the TFjECNTC counter. When the TFjECNTC counter count and the value in lower eight bits in the TFjGRB register extended with 0 match, this register detects a compare match and set the OVFCFj flag to "1".



- TFjECNTC: Measures time using the same count source as the TFjECNTA counter. This register clears the count number synchronizing with the next TFjECNTA clock after inputting the edge to TIFjA. Since the TFjECNTC counter count clear occurs in the same timing, the cleared value is H'0000 0100.
- TFjGRC: Functions as the capture register for the TFjECNTC counter. This register captures the TFjECNTC counter count number synchronizing with the next TFjECNTA clock after inputting the edge to TIFjA.
- TFjGRD: Functions as the capture register for the TFjECNTC counter. This register captures the TFjECNTA counter, whose number being accumulated to the TFjGRD register, synchronizing with the next TFjECNTA clock after inputting the edge to TIFjA. The value to be added is the TFjECNTC value before clearing.
- ICFFj flag: Sets the ICFFj flag synchronizing with the next TFjECNTA clock after inputting the edge to TIFjA.
- OVFCFj flag: Sets the OVFCFj synchronizing with the next Pck clock after the values in the TFjECNTC counter and TFjGRB register (in lower eight bits extended with 0) match.

While the ICFFj flag is set to "1", information on edge number, off duty cycle, PWM cycle, and edge input time can be obtained by reading the TFjECNTB counter, TFjGRA, TFjGRC, and TFjGRD registers, respectively. The capture timing of TFjGRA, TFjGRC, and TFjGRD registers synchronizes with the count clock of the TFjECNTA counter. Note that if the edge input cycle is shorter than the TFjECNTA counter count clock cycle, incorrect measurement may occur.




Figure 21.20 Operation Example of Rotation Speed/Pulse Measurement

21.15.6 Up/Down Event Count

This register uses the TIFjA pin, one of the two external input pins (TIFjA, TIFjB), as the count source, and TIFjB switches upcount to and from downcount. If a count period is designated to the TFjGRA register, the count number after designation can be obtained in the TFjGRB register. The counting period is the period of the TFjCNTA counter count source clock (TFjGRA register value). At this moment, the timer F operates as shown below. Figure 21.21 shows an example of operation. Here the TFjECNTA and TFjECNTB clocks indicate the timing of count and clear operation by the TFjECNTA and TFjECNTB counters, respectively.

The operations of each register in up/down count operation mode are as follows:

- TFjECNTA: Measures time using one of the clock buses 0 to 5. When a compare match is detected, the count value is cleared synchronized with the next Pck clock.
- TFjECNTB: Upcount/downcount operation is performed at both rising and falling edges of TIFjA. Count direction is determined by the TIFjB input level. (See table 21.7.) Because of synchronization processing, a delay of two cycles occurs in TIFjA and TIFjB.
- TFjGRA: Functions as the compare match register for the TFjECNTA counter. A compare match is detected when the count number in the TFjECNTA counter and GRA register match.
- TFjGRB: Functions as the capture register for the TFjECNTB counter. When a compare match in the TFjECNTA
 counter is detected, this register captures the TFjECNTB counter count number synchronizing with the next Pck
 clock.
- ICFFj flag: After detecting a compare match in the TFjECNTA counter, sets the ICFFj flag synchronized with the next Pck clock.
- TFjECNTC, TFjGRC, TFjGRD: Do not function.

Table 21.7 Count Direction in Up/Down Event Count Mode






Figure 21.21 Operation Example of Up/Down Event Count

21.15.7 Four-time Multiplication Event Count

The count operation is executed using the external two input pins (TIFjA, TIFjB) as the count sources. Upcount or downcount is switched according to their input states. If a count period is designated to the TFjGRA register, the count number after designation can be obtained in the TFjGRB register. The counting period is the period of the TFjECNTA counter cont source clock (TFjGRA register value).

At this moment, the timer F operates as shown below. Figure 21.22 shows an example of operation. Here the TFjECNTA and TFjECNTB clocks indicate the timing of count and clear operation by the TFjECNTA and TFjECNTB counters, respectively.

The operations of each register in 'four-time event count operation' mode are as follows:

- TFjECNTA: Measures time using one of the clock buses 0 to 5. When a compare match is detected, the count value is cleared synchronized with the next Pck clock.
- TFjECNTB: Upcount/downcount operation is performed at both rising and falling edges of TIFjA and TIFjB respectively. Count direction is determined by the other signal input level. (See table 21.8.) Because of synchronization processing, a delay of two cycles occurs in TIFjA and TIFjB.
- TFjGRA: Functions as the compare match register for the TFjECNTA coutner. A compare match is detected when the count number in the TFjECNTA counter and TFjGRA register agree.
- TFjGRB: Functions as the capture register for the TFjECNTB counter. When a compare match in the TFjECNTA counter is detected, this register captures the TFjECNTB counter count number synchronizing with the next Pck clock.
- ICFFj flag: After detecting a compare match in the TFjECNTA counter, sets the ICFFj flag synchronized with the next Pck clock.
- TFjECNTC, TFjGRC, TFjGRD: Do not function.






 Table 21.8
 Count Direction in Four-time Multiplication Event Count Mode

Count Direction

Input	Upcount				Downcour	nt		
TIFnA	"H" level	7	"L" level		"H" level	7	"L" level	
TIFnB	<u></u>	"H" level	<u> </u>	"L" level	<u> </u>	"L" level	<u></u>	"H" level

Note: • Operation when edge inputs in TIFjA and TIFjB are detected simultaneously is not guaranteed. The interval between edge inputs in TIFjA and TIFjB must be at least 1.5 cycles (Pck clock).




Figure 21.22 Operation Example of Four-time Multiplication Event Count

21.15.8 Overflow and Underflow

When a counter value changes HFFFF FF00 (TFjECNTA, TFjECNTC) to H'0000 0000 (TFjECNTA, TFjECNTC) and H'FFFF (TFjECNTB) to H'0000 (TFjECNTB) except counter clear operation, overflow is detected. Overflow flags are set at the same time when the counter value changes H'0000 0000 (or H'0000). OVFAFj, OVFBFj, and OVFCFj are set when overflow is detected in the TFjECNTA, TFjECNTB, or TFjECNTC counters, respectively.

When a counter value changes H'0000 (TFjECNTB) to H'FFFF (TFjECNTB), underflow is detected. Underflow flag is set at the same time when the counter value changes from H'0000 to H'FFFF. Underflow occurs only in the TFjECNTB counter, and OVFBFj is set upon its detection.

21.16 Overview of Timer G

Timer G consists of six subblocks that are identical to each other.

Each subblock counts the input clock signal and generates a negative logic pulse signal when the designated time elapses at each cycle of the Pck clock. The generated pulse is used to activate an interrupt trigger of the A/D converter. Interrupt requests can be issued other than the pulse signal and can request DMA transfer to the DMAC. The counter clock is selected from six lines of the clock bus.

21.16.1 Block Diagram of Robots

Timer G subblocks consist of one 16-bit timer TGk counter (TGkCNT), one TGk compare match register (TGkOCR), and controller.

Figure 21.23 is a block diagram of timer G.




Figure 21.23 Block Diagram of Timer G

21.16.2 Interrupt Requests

Six timer G interrupts, CMIG0 to CMIF5, are available for timer G. When a compare match is detected, an interrupt request is output. The interrupt request is received by the DMAC and the INTC. The designated processing takes place according to the settings of each.

21.17 Description of Timer G Registers

21.17.1 TG Start Register (TGSTR)

The TGSTR register enables and disables the subblocks of timer G. Timer G counters run when the STRGk bit and the TGE bit in the ATU-III master enable register (ATUENR) are both set to "1".

<After Reset: H'00>

Bit	Abbreviation	After Reset	R	w	Description
7, 6	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
5	STRG5	0	R	W	Counter G Start Bits
4	STRG4	0	R	W	These bits enable and disable TGk counter (TGkCNT) in the subblock.
3	STRG3	0	R	W	When these bits are cleared to "0", the TGkCNT counter is stopped.
2	STRG2	0	R	W	 While TCNTGk is stopped, it retains the previous value. When these bits are set to "1", TCNTGn is resumed from the previous value. The
1	STRG1	0	R	W	TGkCNT counter runs when these bits and the TGE bit in the ATUENR
0	STRG0	0	R	W	register are both set to "1".
					0: TGkCNT counter is disabled
					1: TGkCNT counter is enabled
					Note: • The prescalers run regardless of the setting of the counter G start bit and are not synchronized with the timing at which the TGkCNT counter is started. Therefore, the period from startup until when the TGkCNT counter is incremented for the first time can vary due to hardware conditions within the selected count source cycle (resolution).

Legend: k = 0 to 5, corresponding to subclocks G0 to G5, respectively



21.17.2 TGk Control Register (TGkCR)

0

After Reset:

0

The TGkCR register sets the operating mode of each subblock of timer G.

TG0 Control Register (TG0CR)

TG1 Control Register (TG1CR)

TG2 Control Register (TG2CR)

TG3 Control Register (TG3CR)

TG4 Control Register (TG3CR)

TG5 Control Register (TG4CR)

TG5 Control Register (TG5CR)

September (TG4CR)

TG5 Control Register (TG5CR)

Bit: 7 6 5 4 3 2 1 0

CKSELGk — CMPO CM EGk EGK

0

0

Legend: k = 0 to 5, corresponding to subclocks G0 to G5, respectively

<After Reset: H'00>


Bit	Abbreviation	After Reset	R	W	Description
7	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
6 to 4	CKSELGk	000	R	W	Clock Select Bits (Gk)
					These bits select the clock source of TGk counter (TGkCNT) of the subblock. However, do not set to B'110 or B'111. If set, operation cannot guaranteed.
					000: Clock-bus line 0
					001: Clock-bus line 1
					010: Clock-bus line 2
					011: Clock-bus line 3
					100: Clock-bus line 4
					101: Clock-bus line 5
					110: Setting prohibited
					111: Setting prohibited
3, 2	_	All 0	0	0	Reserved Bits
					This bit is always read as "0". The write value should always be "0".
1	CMPOEGk	0	R	W	Pulse Output Enable Bit (Gk)
					Selects whether or not a compare match pulse is externally output on compare match between TGk counter (TGkCNT) and TGk compare match register (TGkOCR).
					0: Pulse is not output on compare match between the TGkCNT counter and TGkOCR register
					1: Pulse is output on compare match between the TGkCNT counter and TGkOCR register
0	CMEGk	0	R	W	Compare Match Interrupt Enable Bit (Gk)
					Enables and disables output of interrupt requests on compare match between TGk status register (TGkSR) and compare match flag Gk (CMFGk).
					0: Interrupt request is not issued on compare match of CMFGk
					1: Interrupt request is issued on compare match of CMFGk

Legend: k = 0 to 5, corresponding to subclocks G0 to G5, respectively

21.17.3 TGk Status Register (TGkSR)

The TGkSR register indicates occurrence of TGk counter overflow and compare match.

These flags are interrupt sources. When an interrupt is enabled by the setting of the corresponding bit in the TGk control register (TGkCR), they can be used to send an interrupt request to the CPU or a DMA transfer request to the DMAC.



Legend: k = 0 to 5, corresponding to subclocks G0 to G5, respectively

<After Reset: H'00>

		After	_		
Bit	Abbreviation	Reset	R	W	Description
7 to 2	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
1	OVFGk	0	R	*1	Overflow Flag Gk
					Indicates whether or not TGk counter Gn (TGkCNT) has overflowed. This bit cannot be set to "1" by software. No interrupt corresponds to this bit.
					0: TGkCNT counter has not overflowed
					1: TGkCNT counter has overflowed
					[Condition for clearing to "0"]
					 Writing "0" to OVFGk after reading it as "1"
					[Condition for setting to "1"]
					When TGkCNT counter overflowed (from H'FFFF to H'0000)
0	CMFGk	0	R	*1	Compare Match Flag Gk
					Indicates whether or not a compare match has occurred in subblocks. This flag cannot be set to "1" by software. When the CMEGk bit in the timer control register is set to "1", setting this flag to "1" causes a compare match interrupt to be issued.
					0: Compare match has not occurred in subblock Gk
					1: Compare match has occurred in subblock Gk
					[Conditions for clearing to "0"]
					 Writing "0" to CMFGk after reading it as "1"
					 When a DMA transfer request triggered by an compare match interrupt is accepted by the DMAC
					[Condition for setting to "1"]
					When compare match occurred in subblocks Gk


Note: *1 Only writing "0" to this bit after reading it as "1" to clear the flag. Writing "1" to this bit has no effect. Legend: k = 0 to 5, corresponding to subclocks G0 to G5, respectively



21.17.4 TGk Counter (TGkCNT)

The TGkCNT counter is provided one for each subblock and are incremented by the clock selected in the corresponding control register. Lines 0 to 5 of the clock bus can be selected as the input clock.

These counter values are constantly compared with the value in TGk compare match register (TGkOCR). When they match, Compare match flag G (CMFG) is set and the counter value is cleared to "H'0000" in the next Pck clock cycle. If counter clearing by compare match and incrementation occur simultaneously, the TGkCNT counter is initialized to "H'0001". This occurs when the TGkCNT counter is driven by the clock whose frequency is equal to the Pck clock.



<After Reset: H'0000>

Bit	Abbreviation	After Reset	R	w	Description
15 to 0	TGkCNT	All 0	R	W	TGk Timer Counter
					These bits store the up-counter value.


Legend: k = 0 to 5, corresponding to subblocks G0 to G5, respectively



21.17.5 TGk Compare Match Register (TGkOCR)

The TGkOCR register is provided one for each subblock and function as the output compare register for timer counter G (TGkCNT).

Do not set the TGkOCR register to H'0000. If H'0000 is set, compare matches occur at incorrected cycles.



<After Reset: H'FFFF>

Bit	Abbreviation	After Reset	R	w	Description
15 to 0	TGkOCR	All 1	R	W	TGk Compare Match
					These bits set the compare match value.

Legend: k = 0 to 5, corresponding to subclocks G0 to G5, respectively

21.18 Operations of Timer G

An active-low pulse is output for one cycle of the Pck clock after a time set in the TGkOCR register has elapsed. The initial level on the output pin is a level of 1. Set the number of cycles of the TGkCNT counter clock.

The generated pulse can be used to activate the A/D converter by setting the compare match pulse output enable bit (CMPOEG) in TGk control register G (TGkCR).

When compare match occurs, the compare match flag (CMFG) in TGk status register (TGkSR) is set. DMA transfer or interrupt requests can be issued for the DMAC or CPU by setting the compare match interrupt enable bit (CMEG) in the TGkCR register.

Figure 21.24 shows operation example for counters and compare match. Here the TGkCNT clock indicates the timing of count and clear operation by the TGkCNT counter.




Figure 21.24 Operation Example of Counter and Compare Match

21.19 Overview of Timer TOU

Timer TOU (Timer Output Unification) comprises a 24-bit output timer with a total of 40 channels (five subblocks, each with eight channels). The operation mode of each timer TOU channel can be selected by software from among the following.

Output modes with no correction

- PWM output mode
- One-shot PWM output mode
- One-shot output mode
- Continuous output mode

Table 21.9 lists the specifications of timer TOU.

Table 21.9 Specifications of Timer TOU (24-Bit Output Timer)

Item	Specification							
Channels	8 channels \times 5 subblocks							
Counters	24-bit down counters (16-bit down counters in PWM output or one-shot PWM output mode)							
Reload registers	24-bit reload registers (16-bit reload registers in PWM output or one-shot PWM output mode)							
Timer activation	TOU0_7 underflow							
	TOU1_7 underflow							
	TOU2_7 underflow							
	TOU3_7 underflow							
	TOU4_7 underflow							
	Timer A channel 2 input capture							
	Timer A channel 3 input capture							
	Timer A channel 4 input capture							
	Timer A channel 5 input capture							
	Timer G channel 5 compare match							
	TOUn_m – 1 (except TOUn_0)							
	PDAC event output signals A to D							
Operating modes	[Output modes with no correction]							
	PWM output mode							
	One-shot PWM output mode							
	One-shot output mode							
	Continuous output mode							
Interrupt request generation	Generation at counter underflow supported							
DMA transfer request generation	Generation at counter underflow supported							



21.19.1 Block Diagram

Figure 21.25 is a block diagram of timer TOU.




Figure 21.25 Block Diagram of Timer TOU (24-Bit Output Timer)

21.19.2 Overview of Timer TOU Operating Modes

An overview of the operating modes supported by timer TOU is provided below. Note that for each timer TOU channel only one of the following modes may be selected.

(1) PWM Output Mode (No Correction Function)

In PWM output mode, two reload registers are used to generate a waveform with a user-defined duty cycle. In PWM output mode, timer TOU operates as a 16-bit timer.

When the timer counter is enabled after setting the reload 0 register and reload 1 register to their initial values, the value of the reload 0 register is loaded in the counter in synchronization with the count clock and down counting starts. At the first counter underflow cycle, the contents of the reload 1 register are loaded in the counter, and at each subsequent underflow the counter is reloaded with the value of the reload 0 register or reload 1 register, alternately. The setting of the reload 0 register plus 1 or the setting of the reload 1 register plus 1 are each valid as counter values.

The timer stops operating when the value specifying counter disabled is written to the counter enable bit. (The halt of timer operation is not synchronized with the PWM output period.)

In PWM output mode, the F/F output waveform consists of the inverted value of the TOUn output control register, output at counter start and at each even-numbered underflow, and the value of the TOUn output control register, output at each odd-numbered underflow.

It is also possible to generate an interrupt request or DMA transfer request at each even-numbered underflow after the counter starts.

(2) One-Shot PWM Output Mode (No Correction Function)

In one-shot PWM output mode, two reload registers are used to generate one instance only of a waveform with a user-defined duty cycle. In one-shot PWM output mode, timer TOU operates as a 16-bit timer.

When the timer counter is enabled after setting the reload 0 register and reload 1 register to their initial values, the value of the reload 0 register is loaded in the counter in synchronization with the count clock and down counting starts. At the first counter underflow cycle, the contents of the reload 1 register are loaded in the counter, and at the second underflow the counter stops. The setting of the reload 0 register plus 1 or the setting of the reload 1 register plus 1 are each valid as counter values.

Stopping the timer by software is accomplished by writing the value specifying counter disabled to the counter enable bit. (The halt of timer operation is not synchronized with the PWM output period.)

In one-shot PWM output mode, the F/F output waveform consists of the value of the TOUn output control register, output at counter start and at the second underflow, and the inverted value of the TOUn output control register, output at the first underflow. (In contrast to PWM output mode, the F/F output is not inverted at counter start.)

It is also possible to generate an interrupt request or DMA transfer request at the first and second counter underflows. Generation of the first interrupt request or DMA transfer request can be enabled or disabled by software.



(3) One-Shot Output Mode (No Correction Function)

In one-shot output mode, a single pulse with a width equal to the reload register setting value plus 1 is generated, then counter operation stops.

When the timer counter is enabled after setting the reload register, the contents of the reload register are loaded in the counter in synchronization with the count clock and counter operation starts. The counter counts down until an underflow occurs, then stops.

In one-shot output mode, the F/F output waveform consists of the inverted value of the TOUn output control register, output at counter start, and the value of the TOUn output control register, output when an underflow occurs. The result is a single one-shot pulse waveform equivalent to the setting of the reload register plus 1.

It is also possible to generate an interrupt request or DMA transfer request at the counter underflow.

(4) Continuous Output Mode (No Correction Function)

In continuous output mode, the counter counts down from its setting value, and the value of the reload register is loaded when an underflow occurs. This operation is repeated at each subsequent counter underflow, generating successive pulses equivalent to the inverted value of the reload register plus 1.

When the timer counter is enabled after setting the timer and reload register, down counting starts from the setting value of the timer and continues until an underflow occurs.

At the underflow cycle, the contents of the reload register are loaded in the counter and down counting begins again. This operation is repeated at each subsequent underflow. The timer stops operating when the value specifying counter disabled is written to the counter enable bit.

In continuous output mode, the F/F output waveform consists of the inverted value of the TOUn output control register, output at counter start and at each even-numbered underflow, and the value of the TOUn output control register, output at each odd-numbered underflow. This pulse waveform is output continuously until the counter stops.

It is also possible to generate an interrupt request or DMA transfer request at each counter underflow.

Count clock delay

• Timer operation is synchronized with the count clock, so there is a delay of up to one count clock period between the point at which the counter enable bit is written to and the start of timer operation. In operating modes in which F/F output is inverted at counter start, the F/F output is inverted in synchronization with the count clock.




Figure 21.26 Count Clock Delay




21.20 Descriptions of Timer TOU Registers

21.20.1 TOUn Control Register (TOnCR)

The TOnCR register is used to select the count clock and to enable or disable the short-circuit prevention function.

Note: • Only set or update the TOnCR register while the TTE bit in the ATUENR register and the TCENTnm bit in the TOnCENR register are both cleared to "0".



Legend: n = 0 to 4

<After Reset: H'00>

Bit	Abbreviation	After Reset	R	w	Description
7	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
6 to 4	CKSELTn	000	R	W	TOUn Clock Select Bits
					These bits select one among clock buses 0 to 5 as the count clock. Clock buses 0 to 3 correspond to the divided clocks output by prescalers 0 to 3, clock bus 4 to external clock input A (TCLKA), and clock bus 5 to external clock input B (TCLKB). Select the count clock when TOUn operation is halted.
					000: Clock bus 0
					001: Clock bus 1
					010: Clock bus 2
					011: Clock bus 3
					100: Clock bus 4
					101: Clock bus 5
					110: Setting prohibited
					111: Setting prohibited
3 to 1	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
0	SHENTn	0	R	W	TOUn Short-Circuit Prevention Function Enable Bit
					0: Short-circuit prevention function disabled
					1: Short-circuit prevention function enabled

Note: • Only set or update the TOnCR register while the TTE bit in the ATUENR register and the TCENTnm bit in the TOnCENR register are both cleared to "0".

21.20.2 TOUn Timer Interrupt Enable Register (TOnIER)

The TOnIER register is used to enable or disable underflow interrupt requests. Setting a bit to "1" enables, clearing it to "0" disables, the corresponding interrupt.




<After Reset: H'00>

Bit	Abbreviation	After Reset	R	w	Description
7	UDETn7	0	R	W	TOUn_0 to TOUn_7 Underflow Interrupt Enable Bits
6	UDETn6	0	R	W	These bits enable or disable output of interrupt requests triggered by
5	UDETn5	0	R	W	 UDFTn0 to UDFTn7 when one of underflow flags TOUn_0 to TOUn_7 (UDFTn0 to UDFTn7) in the TOUn status register (TOnSR) is set to "1".
4	UDETn4	0	R	W	0: Output of underflow interrupt requests triggered by TOUn_0 to
3	UDETn3	0	R	W	TOUn_7 disabled
2	UDETn2	0	R	W	1: Output of underflow interrupt requests triggered by TOUn_0 to
1	UDETn1	0	R	W	- TOUn_7 enabled
0	UDETn0	0	R	W	-
I I-	. 04-4				

21.20.3 TOUn Output Control Register (TOnOUCR)

A ftor

The TOnOUCR register is used to specify the initial value of the TOUn F/F (flip flop) output signals (TOn0 to TOn7). Writing to this register causes the same value to be written simultaneously to the TOUn flip-flop output data register (TOnFFDR). The contents of the TOnOUCR register can be manipulated only when writing is enabled by the setting of the TOnFFPR register.



<After Reset: H'00>


Bit	Abbreviation	Reset	R	W	Description
7	IOCTn7	0	R	W	TOUn_0 to TOUn_7 Output Control Bits
6	IOCTn6	0	R	W	These bits specify the initial value of the TOUn F/F output signals.
5	IOCTn5	0	R	W	0: Initial value of TOUn F/F output signal (TOn0 to TOn7) is "L" level
4	IOCTn4	0	R	W	$_{ m V}$ 1: Initial value of TOUn F/F output signal (TOn0 to TOn7) is "H" level
3	IOCTn3	0	R	W	_
2	IOCTn2	0	R	W	_
1	IOCTn1	0	R	W	_
0	IOCTn0	0	R	W	_

 $\overline{\text{Legend}}$: n = 0 to 4

21.20.4 TOUn Status Register (TOnSR)

After


Each bit in the TOnSR register is a status bit for distinguishing whether or not an interrupt request has occurred. These bits are set by hardware when an interrupt request is generated, and they cannot be set by software. Each status bit (flag) can be cleared by writing "0" to it after reading it as "1". The operation of the TOnSR register is not affected by the values of the bits in the TOnIER register. The TOnSR register can therefore be used to confirm the operation of peripheral functions. During interrupt handling, only clear the status bit relevant to the interrupt handling routine. Clearing status bits related to interrupts for which interrupt handling has not taken place, has the effect of clearing unexecuted interrupt requests.



<After Reset: H'00>

Bit	Abbreviation	Reset	R	W	Description
7	UDFTn7	0	R	*1	TOUn_0 to TOUn_7 Underflow Flags
6	UDFTn6	0	R	*1	Each of these status flags indicates the occurrence of an underflow by
5	UDFTn5	0	R	*1	 the corresponding TOUnm counter (TOnmCNT). When the flag returns a value of "1" when read, the counter TOnmCNT has overflowed.
4	UDFTn4	0	R	*1	These flags cannot be set to "1" by software.
3	UDFTn3	0	R	*1	To one of flags UDFTn0 to UDFTn7, write "0" to it after reading it as "1". Writing "0" before reading it as "1" has no effect.
2	UDFTn2	0	R	*1	
1	UDFTn1	0	R	*1	O: No underflow interrupt request generated
0	UDFTn0	0	R	*1	1: Underflow interrupt request generated
U	ODI IIIO	U			[Conditions for clearing to "0"]
		•	• When "0" is written one of bits UDFTn0 to UDFTn7 after reading it as "1"		
					When a DMA transfer request triggered by the underflow interrupt corresponding to the flag is accepted by the DMAC
					[Condition for setting to "1"]
					 When the TOnmCNT counter value underflows (transitions from H'0000 0000 to H'FFFF FFFF)


Note: *1 "0" may be written to this bit only after reading it as "1" to clear the flag. Writing "1" to this bit has no effect. Legend: n = 0 to 4





21.20.5 TOUn Counter Enable Protect Register (TOnCEPR)

The TOnCEPR register is used to enable or disable overwriting of the counter enable bits described in section 21.20.6, TOUn Counter Enable Register (TOnCENR).




<After Reset: H'00>

Bit	Abbreviation	After Reset	R	w	Description
7	TCEPTn7	0	R	W	TOUn_0 to TOUn_7 Timer Counter Enable Protect Bits
6	TCEPTn6	0	R	W	0: Overwriting of counter enable bit enabled
5	TCEPTn5	0	R	W	1: Overwriting of counter enable bit disabled
4	TCEPTn4	0	R	W	-
3	TCEPTn3	0	R	W	_
2	TCEPTn2	0	R	W	-
1	TCEPTn1	0	R	W	-
0	TCEPTn0	0	R	W	_

21.20.6 TOUn Counter Enable Register (TOnCENR)

The TOnCENR register controls the operation of the TOnmCNT counters. To enable a counter by software, set the corresponding timer counter enable protect bit to enable overwriting and then write "1" to the timer counter enable bit. Note that counter operation will not take place even when the timer TOU timer counter enable bit is set to counter enabled unless the TTE bit in the ATU-IIIS master enable register (ATUENR) is set to enabled. To stop counter operation, set the corresponding timer counter enable protect bit to enable overwriting and then write "0" to the timer counter enable bit.

In one-shot output or one-shot PWM output mode, the timer counter enable bit is cleared to "0" automatically when an underflow occurs and the timer stops. Consequently, when the TOnCENR register is read it functions as a status register showing the counter operating status (running or stopped).



<After Reset: H'00>

Bit	Abbreviation	After Reset	R	w	Description
7	TCENTn7	0	R		TOUn_0 to TOUn_7 Timer Counter Enable Bits
6	TCENTn6	0	R	W	0: Counter disabled
5	TCENTn5	0	R	W	1: Counter enabled
4	TCENTn4	0	R	W	-
3	TCENTn3	0	R	W	-
2	TCENTn2	0	R	W	-
1	TCENTn1	0	R	W	-
0	TCENTn0	0	R	W	-





Figure 21.27 TOU Enable Circuit Configuration Diagram

21.20.7 Flip-Flop Output Protect Register for TOUn Short-Circuit Prevention Function (TOnSHFFPR)

The TOnSHFFPR register is used to enable or disable writing to the F/F used by the short-circuit prevention function. Writing to the TOnSHFFDR register has no effect when writes are disabled.



<After Reset: H'00>

Bit	Abbreviation	After Reset	R	w	Description
7, 6	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
5	SHFPTn5	0	R	W	TOUn_0 to TOUn_5 F/F Output Protect Bits for Short-Circuit Prevention
4	SHFPTn4	0	R	W	Function
3	SHFPTn3	0	R	W	- 0: Writing to short-circuit prevention function F/F output data bits enabled
2	SHFPTn2	0	R	W	 - 1: Writing to short-circuit prevention function F/F output data bits disabled
1	SHFPTn1	0	R	W	
0	SHFPTn0	0	R	W	-



21.20.8 Flip-Flop Output Data Register for TOUn Short-Circuit Prevention Function (TOnSHFFDR)

The TOnSHFFDR register is used to specify the output of the F/F used by the short-circuit prevention function.

The contents of the TOnSHFFDR register can be manipulated only when writing is enabled by the setting of the TOnSHFFPR register.


```
Flip-Flop Output Data Register for TOU0 Short-Circuit Prevention Function (TO0SHFFDR)
                                                                                             <P4 address: location H'FFFF E609>
Flip-Flop Output Data Register for TOU1 Short-Circuit Prevention Function (TO1SHFFDR)
                                                                                             <P4 address: location H'FFFF E709>
Flip-Flop Output Data Register for TOU2 Short-Circuit Prevention Function (TO2SHFFDR)
                                                                                             <P4 address: location H'FFFF E809>
Flip-Flop Output Data Register for TOU3 Short-Circuit Prevention Function (TO3SHFFDR)
                                                                                             <P4 address: location H'FFFF E909>
Flip-Flop Output Data Register for TOU4 Short-Circuit Prevention Function (TO4SHFFDR)
                                                                                             <P4 address: location H'FFFF EA09>
        Bit:
                                                                                                       Tn3
After Reset:
                                                                            0
                                                                                   0
                                                                                          0
                                                                                                 0
                                                                                                         0
                                                                                                                0
                                                                                                                       0
                                                                                                                              0
```

<After Reset: H'00>

Bit	Abbreviation	After Reset	R	w	Description
7, 6	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
5	SHFDTn5	0	R	W	TOUn_0 to TOUn_5 F/F Output Protect Bits for Short-Circuit Prevention
4	SHFDTn4	0	R	W	Function F/5
3	SHFDTn3	0	R	W	- 0: Short-circuit prevention function F/F output data = 0
2	SHFDTn2	0	R	W	- 1: short-circuit prevention function F/F output data = 1
1	SHFDTn1	0	R	W	_
0	SHFDTn0	0	R	W	_

21.20.9 TOUn Flip-Flop Output Protect Register (TOnFFPR)

The TOnFFPR register is used to enable or disable writing to the output bits of the timer TOU flip-flops (F/F) and output control bits in the TOnOUCR register. Writing to the TOnFFDR or TOnOUCR register has no effect when writes are disabled.



<After Reset: H'00>

Bit	Abbreviation	After Reset	R	w	Description
7	FFPTn7	0	R	W	TOUn_0 to TOUn_7 F/F Output Protect Bits
6	FFPTn6	0	R	W	0: Writing to F/F output bits and output control bits enabled
5	FFPTn5	0	R	W	1: Writing to F/F output bits and output control bits disabled
4	FFPTn4	0	R	W	_
3	FFPTn3	0	R	W	-
2	FFPTn2	0	R	W	_
1	FFPTn1	0	R	W	-
0	FFPTn0	0	R	W	-
					·



21.20.10 TOUn Flip-Flop Output Data Register (TOnFFDR)

The TOnFFDR register is used to set the output of the timer TOU flip-flops (F/F). Writing to the TOnOUCR register causes the same value to be written simultaneously to the TOnFFDR register. The TOnFFDR register is writable only when writing is enabled by the setting of the TOnFFPR register described above. Normally the F/F output changes at counter start and underflow, based on the value of the TOnOUCR register, but it is possible to change the F/F output as desired by manipulating the TOnFFDR register (see figure 21.43).

```
TOU0 Flip-Flop Output Data Register (TO0FFDR)

TOU1 Flip-Flop Output Data Register (TO1FFDR)

TOU2 Flip-Flop Output Data Register (TO2FFDR)

TOU3 Flip-Flop Output Data Register (TO2FFDR)

TOU3 Flip-Flop Output Data Register (TO3FFDR)

TOU4 Flip-Flop Output Data Register (TO4FFDR)

Bit: 7 6 5 4 3 2 1 0

FFD FFD FFD FFD FFD FFD FFD FFD

Tn7 Tn6 Tn5 Tn4 Tn3 Tn2 Tn1 Tn0

After Reset: 0 0 0 0 0 0 0 0 0 0
```

<After Reset: H'00>


Bits

21.20.11 TOUn Noise Canceler Control Register (TOnNCCR)

The TOnNCCR register is used to enable or disable the noise canceler function for external input (PWMOFFn) and to select the noise canceler clock.

TOU0 Noise Canceler Control Register (TO0NCCR)
TOU1 Noise Canceler Control Register (TO1NCCR)
TOU2 Noise Canceler Control Register (TO2NCCR)
TOU3 Noise Canceler Control Register (TO3NCCR)
TOU4 Noise Canceler Control Register (TO4NCCR)

<P4 address: location H'FFFF E60C> <P4 address: location H'FFFF E70C> <P4 address: location H'FFFF E80C> <P4 address: location H'FFFF E90C> <P4 address: location H'FFFF EA0C>



A 44 - ..

Legend: n = 0 to 4

<After Reset: H'00>

		After			
Bit	Abbreviation	Reset	R	W	Description
7 to 5	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
4	NOKTn	0	R	W	TOUn Noise Canceler Clock Select Bit
					This bit selects the count source clock of the TOUn noise canceler counter (TOnNCNT). Either the noise canceler count clock or clock bus 5 may be selected as the count source clock. As the noise canceler count clock, either the Pck clock divided by 128 or the Pck clock can be selected by setting the NCCSEL bit in the ATNCMR register of the common controller.
					Noise canceler count clock selected as count source clock of TOnNCNT counter
					1: Clock bus 5 selected as count source clock of TOnNCNT counter
3 to 1	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".

Bit	Abbreviation	After Reset	R	w	Description
0	NCETn	0	R	W	TOUn Noise Canceler Enable Bit
					This bit enables or disables the noise canceler function for the corresponding external input (among PWMOFF0 to PWMOFF4).
					When this bit is set to "1", at edge detection on the corresponding external input among PWMOFF0 to PWMOFF4, processing starts in either premature-transition cancellation mode or minimum time-at-level cancellation mode, according to the setting of the noise cancellation mode register (NCMR) of the common controller.
					In premature-transition cancellation mode, when a level change of the external input signal is detected, the change is output as the noise-canceled signal. At the same time, the corresponding TOUn noise canceler counter (TOnNCNT) begins counting up. Level changes in the external input signal are masked from this point until a compare match occurs between the noise canceler counter and TOUn noise canceler register (TOnNCR) values. When a compare match occurs, the external input signal level at that point is output as the noise-canceled signal.
					If an NCETn bit is cleared to "0" while the corresponding TOnNCNT counter is operating, counter operation does not stop until a compare match occurs and level changes in the corresponding external input among PWMOFF0 to PWMOFF4 continue to be masked.
					In minimum time-at-level cancellation mode, the corresponding TOUn noise canceler counter (TOnNCNT) begins counting up when a level change of the external input signal is detected. If the level of the external input signal does not change from this point until a compare match occurs with the TOUn noise canceler register (TOnNCR) value, a level change is first output as the noise-canceled signal at the timing of the compare match. If the level of the external input signal changes before a compare match occurs, it is treated as noise, the noise canceler considers no change to have occurred in the external input signal, and the level of the noise-canceled signal does not change.
					If an NCETn bit is cleared to "0" while the corresponding TOnNCNT counter is operating, counter operation does not stop and noise canceler processing continues until a compare match occurs or the level of the input signal changes. For examples of operation in the two cancellation modes, see figures 21.3 and 21.4.
					0: Noise canceler function for PWMOFFn input disabled
				_	1: Noise canceler function for PWMOFFn input enabled

21.20.12 TOUn Noise Canceler Counter (TOnNCNT)

When the noise canceler function is enabled by a noise canceler enable bit (among NCET4 to NCET0) in the TOUn noise canceler control register (TOnNCCR), the counter is incremented when triggered by a signal on the corresponding external input pin (among PWMOFF0 to PWMOFF4). Either the noise canceler count clock or clock bus 5 may be selected as the count source clock by means of the corresponding noise canceler clock select bit (among NCKT4 to NCKT0).

Operation proceeds in premature-transition cancellation mode or minimum time-at-level cancellation mode, according to the setting of the NCMT bit in the NCMR register of the common controller.

• Premature-Transition Cancellation Mode

When the input level of a signal among PWMOFF0 to PWMOFF4 changes while the corresponding bit among NCET4 to NCET0 is set to "1" and the TOnNCNT counter is stopped, the TOnNCNT counter starts to count up. When the counter value matches that of the TOUn noise canceler register (TOnNCR), the counter value is cleared to "H'00" in synchronization with the next Pck clock cycle.

The TOnNCNT counter operates regardless of the setting of the TTE bit in the ATUENR register. If a level change occurs at counter start, it is output unchanged as the noise-canceled signal and is subject to edge detection. From that point until the counter value matches that of the TOnNCR register the noise-canceled signal does not change, because all input level changes are masked. When the counter value matches that of the TOnNCR register, the input signal level at that point is output as the noise-canceled signal.

Even if the NCET bit is cleared to "0" while the counter is operating, counter operation continues until the counter value matches that of the TOnNCR register. The input signal is masked during this period.

• Minimum Time-at-Level Cancellation Mode

When the input level of a signal among PWMOFF0 to PWMOFF4 changes while the corresponding bit among NCET4 to NCET0 is set to "1" and the TOnNCNT counter is stopped, the TOnNCNT counter starts to count up. If the input signal level changes during counter operation or the counter value matches that of the TOUn noise canceler register (TOnNCR), the counter value is cleared to "H'00" in synchronization with the next Pck clock cycle. The TOnNCNT counter operates regardless of the setting of the TTE bit in the ATUENR register. The noise-canceled signal changes only when the counter value matches that of the TOnNCR register and the level changes at

counter start. The noise-canceled signal does not change if counter operation stops before a match occurs with the value of the TOnNCR register, because level changes at the start and end of counter operation are masked.


Even if the NCET bit is cleared to "0" while the counter is operating, counter operation does not stop and noise.

Even if the NCET bit is cleared to "0" while the counter is operating, counter operation does not stop and noise canceler processing continues until a compare match occurs or the level of the input signal changes.



TOU0 Noise Canceler Counter (TO0NCNT)
TOU1 Noise Canceler Counter (TO1NCNT)
TOU2 Noise Canceler Counter (TO2NCNT)
TOU3 Noise Canceler Counter (TO3NCNT)
TOU4 Noise Canceler Counter (TO4NCNT)

<P4 address: location H'FFFF E60E> <P4 address: location H'FFFF E70E> <P4 address: location H'FFFF E80E> <P4 address: location H'FFFF E90E> <P4 address: location H'FFFF EA0E>



<After Reset: H'00>

Bit	Abbreviation	After Reset	R	w	Description
7 to 0	TOnNCNT	All 0	R	W	TOUn Noise Canceler Counter Bits
					These bits store the 8-bit counter value.

Legend: n = 0 to 4

21.20.13 TOUn Noise Canceler Register (TOnNCR)

The TOnNCR register is used to set the upper limit value of the TOUn noise canceler counter (TOnNCNT). Noise with a duration of up to 0.82 ms (when Pck = 40 MHz) can be canceled by setting this register to H'FF when Pck clock divided by 128 is selected as the noise canceler clock.

Operation takes place in either premature-transition cancellation mode or minimum time-at-level cancellation mode, according to the setting of the NCMT bit in the NCMR register of the common controller.

- Premature-Transition Cancellation Mode
 - In this mode, further changes in the input signal level are masked while the TOnNCNT counter is operating. The values of the TOnNCNT counter and the TOnNCR register are compared constantly. When a compare match occurs, the count value of the TOnNCNT counter is cleared in synchronization with the next Pck clock cycle, counter operation stops, and masking of the input signal cancels.
- Minimum Time-at-Level Cancellation Mode

The noise canceler is in standby status when the TOnNCNT counter is operating. The values of the TOnNCNT counter and the TOnNCR register are compared constantly. When a compare match occurs, the count value of the TOnNCNT counter is cleared in synchronization with the next Pck clock cycle, counter operation stops, and simultaneously the noise canceler outputs the input signal with the noise removed.

```
TOU0 Noise Canceler Register (TO0NCR)

TOU1 Noise Canceler Register (TO1NCR)

TOU2 Noise Canceler Register (TO2NCR)

TOU3 Noise Canceler Register (TO3NCR)

TOU4 Noise Canceler Register (TO3NCR)

TOU4 Noise Canceler Register (TO4NCR)

Bit: 7 6 5 4 3 2 1 0

TOnNCR

After Reset: 0 0 0 0 0 0 0 0 0 0 0
```


<After Reset: H'00>

Bit	Abbreviation	After Reset	R	w	Description
7 to 0	TOnNCR	All 0	R	W	TOUn Noise Cancellation Time
					PWMOFFn noise cancellation duration (8-bit compare value)

Legend: n = 0 to 4

21.20.14 TOUnPWMOFF Input Processing Register (TOnPOCR)

The TOnPOCR register is used to make settings for PWM output-prohibit control using external pins. For details on the PWM output-prohibit function, see section 21.21.7, PWM Output-Prohibit Function.



<After Reset: H'0000>

		After			
Bit	Abbreviation	Reset	R	W	Description
15 to 8	ATUKEY	All 0	0	W	TOnPOCR Register Write Key Code Bits
					These bits enable or disable POSTn bit modification. The data written to these bits are not retained. These bits are always read as "0".
					H'C9: Enable POSTn bit modification.
					Other than H'C9: Disable POSTn bit modification.
7 to 3	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
2 to 0	POSTn	000	R	W	TOUn PWMOFF Input Processing Control Bits
					000: Input disabled
					001: Rising edge
					010: Falling edge
					011: Both edges
					10x: "L" level
					11x: "H" level


21.20.15 TOUnPWMOFF Function Enable Register (TOnPOER)

The TOnPOER register is used to enable or disable the PWM output-prohibit function using the PWMOFF input pins. The PWM output-prohibit function can be used in all the output modes of timer TOU. It cannot be used when an I/O port is used in a mode other than timer output. For details, see section 21.21.7, PWM Output-Prohibit Function.

TOU0PWMOFF Function Enable Register (TO0POER) TOU1PWMOFF Function Enable Register (TO1POER) TOU4PWMOFF Function Enable Register (TO4POER) <P4 address: location H'FFFF E613> <P4 address: location H'FFFF E713> <P4 address: location H'FFFF EA13>

TOU2PWMOFF Function Enable Register (TO2POER) TOU3PWMOFF Function Enable Register (TO3POER)

<P4 address: location H'FFFF E813> <P4 address: location H'FFFF E913>




<After Reset: H'0000>

Bit	Abbreviation	After Reset	R	w	Description
7 to 5	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
4	POEN2Tp	0	R	W	TOUp PWMOFF Function Select Bit for Pin Group B
					Controls whether to enable or disable the PWMOFF function of the pins assigned to pin group B (PH0 to PH15). For details, see table 18.5. Since TOU0, TOU1, and TOU4 are not assigned to pin group B, this bit is reserved in registers TO0POER, TO1POER, and TO4TOER. This bit is always read as "0". The write value should always be "0".
					0: PWMOFF function disabled
					1: PWMOFF function enabled
3 to 1	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
0	POENTn	0	R	W	TOUn PWMOFF Function Select Bit
					Controls whether to enable or disable the PWMOFF function of the pins other than pins assigned to pin group B (PH0 to PH15).
					0: PWMOFF function disabled
					1: PWMOFF function enabled

Legend: n = 0 to 4, p = 2, 3

21.20.16 TOUnPWM Output-Prohibit Control Register (TOnPODISCR)

The TOnPODISCR register is used to enable or disable PWM output from pins TOn0 to TOn5. These pins are used to control three-phase PWM output by timer TOU. Three-phase PWM output can be forcibly disabled (high-impedance state) by controlling the TOnPODISCR register. This functionality is available in all the output modes of timer TOU. It cannot be used when an I/O port is used in a mode other than timer output. For details, see section 21.21.7, PWM Output-Prohibit Function. The PODISTn bit can also be read as a status bit indicating the output-prohibit state.



<After Reset: H'0000>


		After			
Bit	Abbreviation	Reset	R	W	Description
15 to 8	ATUKEY	All 0	0	W	TOnPODISCR Register Write Key Code Bits
					These bits enable or disable lower bit modification. The data written to these bits are not retained. These bits are always read as "0".
					H'C9: Enable lower bit modification.
					Other than H'C9: Disable lower bit modification.
7 to 5	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
4	PODIS2Tp	0	R	W	TOp0 to TOp5 Output-Prohibit Select Bit for Pin Group B
					Controls whether to enable or disable the output of the pins assigned to pin group B (PH0 to PH15). For details, see table 18.5. Since TOU0, TOU1, and TOU4 are not assigned to pin group B, this bit is reserved in registers TO0PODISCR, TO1PODISCR, and TO4PODISCR. This bit is always read as "0". The write value should always be "0".
					0: Output enabled
					1: Output disabled
3 to 1	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
0	PODISTn	0	R	W	TOn0 to TOn5 Output-Prohibit Select Bit
					Controls whether to enable or disable the output of the pins other than pins assigned to pin group B (PH0 to PH15).
					0: Output enabled
					1: Output disabled
Lananalı	- Ot- 1 -	0 0			

Legend: n = 0 to 4, p = 2, 3

21.20.17 TOUnPWM Output-Prohibit Level Control Register (TOnPOLVCR)

The output-prohibit level select function is used to forcibly disable (high-impedance state) timer output based on the output state of the timer.

The output-prohibit level select function can be used, for example, to determine when the three-phase PWM signals are simultaneously in the ON state. This functionality is available in all the output modes of timer TOU. It cannot be used when an I/O port is used in a mode other than timer output. For details, see section 21.21.7, PWM Output-Prohibit Function.



<After Reset: H'00>

Bit	Abbreviation	After Reset	R	w	Description
7, 6	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
5	POLVSEL2Tp	0	R	W	TOp0 to TOp5 Output-Prohibit Level Select Bit for Pin Group B
					Selects the output-prohibit level of the pins assigned to pin group B (PH0 to PH15). For details, see table 18.5. Since TOU0, TOU1, and TOU4 are not assigned to pin group B, this bit is reserved in registers TO0POLVCR, TO1POLVCR, and TO4POLVCR. This bit is always read as "0". The write value should always be "0".
					0: Output-prohibit level "L" selected
					1: Output-prohibit level "H" selected
4	POLVEN2Tp	0	R	W	TOUp Output-Prohibit Level Enable/Disable Select Bit for Pin Group B
					Controls whether to disable or enable the output-prohibit level selection of the pins assigned to pin group B (PH0 to PH15). For details, see table 18.5. Since TOU0, TOU1, and TOU4 are not assigned to pin group B, this bit is reserved in registers TO0POLVCR, TO1POLVCR, and TO4POLVCR. This bit is always read as "0". The write value should always be "0".
					0: Output-prohibit level select disabled
					1: Output-prohibit level select enabled
3, 2	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".

Bit	Abbreviation	After Reset	R	w	Description
1	7				<u>'</u>
1	POLVSELTn	0	R	W	TOn0 to TOn5 Output-Prohibit Level Select Bit
					Selects the output-prohibit level of the pins other than pins assigned to pin group B (PH0 to PH15).
					0: Output-prohibit level "L" selected
					1: Output-prohibit level "H" selected
0	POLVENTn	0	R	W	TOUn Output-Prohibit Level Enable/Disable Select Bit
					Controls whether to enable or disable the output-prohibit level selection of the pins other than pins assigned to pin group B (PH0 to PH15).
					0: Output-prohibit level select disabled
					1: Output-prohibit level select enabled

Legend: n = 0 to 4, p = 2, 3

(1) POLVSELTn (Output-Prohibit Level Select) Bit (Bit 1) and POLVSEL2Tp (Output-Prohibit Level Select for Pin Group B) Bit (Bit 5)

This bit specifies at what output level ("L" or "H" level) output is disabled.

"L" level output is disabled when this bit is cleared to "0", and "H" level output is disabled when it is set to "1".

The conditions under which timer output is turned off according to the timer output state are described below.

• POLVSELTn = "0"

Output from TOn0 to TOn5 (output pins TOUn_0 to TOUn_5) is disabled when any one of the following conditions is satisfied:

Output from TOn0 (output pin TOUn_0) and TOn1 (output pin TOUn_1) are both "L" level.

Output from TOn2 (output pin TOUn_2) and TOn3 (output pin TOUn_3) are both "L" level.

Output from TOn4 (output pin TOUn_4) and TOn5 (output pin TOUn_5) are both "L" level.

POLVSELTn = "1"

Output from TOn0 to TOn5 (output pins TOUn_0 to TOUn_5) is disabled when any one of the following conditions is satisfied:

Output from TOn0 (output pin TOUn_0) and TOn1 (output pin TOUn_1) are both "H" level.

Output from TOn2 (output pin TOUn_2) and TOn3 (output pin TOUn_3) are both "H" level.

Output from TOn4 (output pin TOUn 4) and TOn5 (output pin TOUn 5) are both "H" level.

(2) POLVENTn (Output-Prohibit Level Enable/Disable Select) Bit (Bit 0) and POLVEN2Tp (Output-Prohibit Level Enable/Disable Select for Pin Group B) Bit (Bit 4)

This bit enables or disables the output-prohibit function using the level selected by the POLVSELTn bit. The output-prohibit level selected by the POLVSELTn bit is enabled when this bit is set to "1", the output-prohibit level selected by the POLVSELTn bit is cleared to "0".

Legend: n = 0 to 4



21.20.18 TOUnm Mode Control Register (TOnmMCR)

The TOnmMCR register is used to select the operation mode and enable source for each TOU channel, and to enable or disable generation of an interrupt or DMA transfer request at the first underflow in one-shot PWM mode.

Note: • Only set or update the TOnmMCR register while the TTE bit in the ATUENR register and the TCENTnm bit in the TOnCENR register are both cleared to "0".

• Timer TOU0

TOU00 Mode Control Register (TO00MCR) <P4 address: location H'FFFF E620> TOU01 Mode Control Register (TO01MCR) <P4 address: location H'FFFF E630> TOU02 Mode Control Register (TO02MCR) <P4 address: location H'FFFF E640> TOU03 Mode Control Register (TO03MCR) <P4 address: location H'FFFF E650> TOU04 Mode Control Register (TO04MCR) <P4 address: location H'FFFF E660> TOU05 Mode Control Register (TO05MCR) <P4 address: location H'FFFF E670> TOU06 Mode Control Register (TO06MCR) <P4 address: location H'FFFF E680> TOU07 Mode Control Register (TO07MCR) <P4 address: location H'FFFF E690>

Legend: m = 0 to 7

• Timer TOU1

TOU10 Mode Control Register (TO10MCR)
TOU11 Mode Control Register (TO11MCR)
TOU12 Mode Control Register (TO12MCR)
TOU13 Mode Control Register (TO13MCR)
TOU14 Mode Control Register (TO14MCR)
TOU15 Mode Control Register (TO15MCR)
TOU16 Mode Control Register (TO16MCR)
TOU17 Mode Control Register (TO17MCR)

Legend: m = 0 to 7

• Timer TOU2


TOU20 Mode Control Register (TO20MCR)
TOU21 Mode Control Register (TO21MCR)
TOU22 Mode Control Register (TO22MCR)
TOU23 Mode Control Register (TO23MCR)
TOU24 Mode Control Register (TO24MCR)
TOU25 Mode Control Register (TO25MCR)
TOU26 Mode Control Register (TO26MCR)
TOU27 Mode Control Register (TO27MCR)

Legend: m = 0 to 7

<P4 address: location H'FFFF E720>
<P4 address: location H'FFFF E730>
<P4 address: location H'FFFF E740>
<P4 address: location H'FFFF E750>
<P4 address: location H'FFFF E760>
<P4 address: location H'FFFF E770>
<P4 address: location H'FFFF E780>
<P4 address: location H'FFFF E780>
<P4 address: location H'FFFF E780>
<P4 address: location H'FFFF E790>

<P4 address: location H'FFFF E820>
<P4 address: location H'FFFF E830>
<P4 address: location H'FFFF E840>
<P4 address: location H'FFFF E850>
<P4 address: location H'FFFF E860>
<P4 address: location H'FFFF E870>
<P4 address: location H'FFFF E880>
<P4 address: location H'FFFF E890>
<P4 address: location H'FFFF E890>

TOU30 Mode Control Register (TO30MCR) <P4 address: location H'FFFF E920> TOU31 Mode Control Register (TO31MCR) <P4 address: location H'FFFF E930> TOU32 Mode Control Register (TO32MCR) <P4 address: location H'FFFF E940> TOU33 Mode Control Register (TO33MCR) <P4 address: location H'FFFF E950> TOU34 Mode Control Register (TO34MCR) <P4 address: location H'FFFF E960> TOU35 Mode Control Register (TO35MCR) <P4 address: location H'FFFF E970> TOU36 Mode Control Register (TO36MCR) <P4 address: location H'FFFF E980> TOU37 Mode Control Register (TO37MCR) <P4 address: location H'FFFF E990>



Legend: m = 0 to 7

• Timer TOU4

<P4 address: location H'FFFF EA20> TOU40 Mode Control Register (TO40MCR) TOU41 Mode Control Register (TO41MCR) <P4 address: location H'FFFF EA30> TOU42 Mode Control Register (TO42MCR) <P4 address: location H'FFFF EA40> TOU43 Mode Control Register (TO43MCR) <P4 address: location H'FFFF EA50> <P4 address: location H'FFFF EA60> TOU44 Mode Control Register (TO44MCR) TOU45 Mode Control Register (TO45MCR) <P4 address: location H'FFFF EA70> TOU46 Mode Control Register (TO46MCR) <P4 address: location H'FFFF EA80> <P4 address: location H'FFFF EA90> TOU47 Mode Control Register (TO47MCR)

Bit:	7	6	5	4	3	2	1	0
	_	UD1E T4m	MDS	ELT4m				
After Reset:	0	0	0	0	0	0	0	0

Legend: m = 0 to 7

<After Reset: H'00>

		After			
Bit	Abbreviation	Reset	R	W	Description
7	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
6	UD1ETnm	0	R	W	TOUn_m One-Shot PWM Mode Interrupt/DMA Transfer Request Generation Enable/Disable Bit
					This bit enables or disables generation of an interrupt or DMA transfer request at the first underflow when one-shot PWM mode is selected by the setting of the MDSELTnm register.
					Generation of interrupt/DMA transfer request at first underflow disabled
					1: Generation of interrupt/DMA transfer request at first underflow enabled
5, 4	MDSELTnm	00	R	W	TOUn_m Operating Mode Select Bits
					00: One-shot output mode
					01: One-shot PWM output mode
					10: Continuous output mode
					11: PWM output mode

Bit	Abbreviation	After Reset	R	w	Description
3 to 0	ENSELTnm	0000	R	W	TOUn_m Enable Source Select Bits
					These bits are used to select the enable source for each timer TOU channel. Note that counter operation will not occur, even if an enable source setting other than event enable disabled is selected for a timer TOU channel, unless the TTE bit in the ATU-IIIS master enable register (ATUENR) is set to enable.
					0000: Event enable disabled
					0001: TOU0_7 underflow
					0010: TOU1_7 underflow
					0011: TOU2_7 underflow
					0100: TOU3_7 underflow
					0101: TOU4_7 underflow
					0110: Timer A channel 2 input capture
					0111: Timer A channel 3 input capture
					1000: Timer A channel 4 input capture
					1001: Timer A channel 5 input capture
					1010: Timer G channel 5 compare match
					1011: Previous TOU channel (TOUn_0: setting prohibited, other than TOUn_0 = TOUn_m-1)
					1100: PDAC event output signal A
					1101: PDAC event output signal B
					1110: PDAC event output signal C
					1111: PDAC event output signal D

Note: • Only set or update the TOnmMCR register while the TTE bit in the ATUENR register and the TCENTnm bit in the TOnCENR register are both cleared to "0".

21.20.19 TOUnm Counter (TOnmCNT)

Each TOnmCNT counter implements one of timers TOU00 to TOU47. The function of this register differs depending on the timer's operation mode.

(1) TOU00 to TOU47 Timer Counter in One-Shot Output/Continuous Output Mode

In one-shot output or continuous output mode, TOnmCNT operates as a 24-bit down counter. After the timer is enabled (by writing to the counter enable bit by software or by the occurrence of the event matching the setting of the enable source select bits), the counter starts operating in synchronization with the count clock. Bits 31 to 24 are ignored.

In PWM output or one-shot PWM output mode, TOnmCNT operates as a 16-bit down counter; only 16 of its bits (bits 15 to 0) are valid. For details, see section 21.20.19 (2), TOU00 to TOU47 Timer Counter in PWM Output/One-Shot PWM Output Mode.



TOU00 Counter (TO00CNT)	<p4 address:="" e624="" h'ffff="" location=""></p4>
TOU01 Counter (TO01CNT)	<p4 address:="" e634="" h'ffff="" location=""></p4>
TOU02 Counter (TO02CNT)	<p4 address:="" e644="" h'ffff="" location=""></p4>
TOU03 Counter (TO03CNT)	<p4 address:="" e654="" h'ffff="" location=""></p4>
TOU04 Counter (TO04CNT)	<p4 address:="" e664="" h'ffff="" location=""></p4>
TOU05 Counter (TO05CNT)	<p4 address:="" e674="" h'ffff="" location=""></p4>
TOU06 Counter (TO06CNT)	<p4 address:="" e684="" h'ffff="" location=""></p4>
TOU07 Counter (TO07CNT)	<p4 address:="" e694="" h'ffff="" location=""></p4>

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_	_	_		I						TC	00mCN	Т			
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							1	O0mC	NT							
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Legend: m = 0 to 7

• Timer TOU1

TOU10 Counter (TO10CNT)	<p4 address:="" e724="" h'ffff="" location=""></p4>
TOU11 Counter (TO11CNT)	<p4 address:="" e734="" h'ffff="" location=""></p4>
TOU12 Counter (TO12CNT)	<p4 address:="" e744="" h'ffff="" location=""></p4>
TOU13 Counter (TO13CNT)	<p4 address:="" e754="" h'ffff="" location=""></p4>
TOU14 Counter (TO14CNT)	<p4 address:="" e764="" h'ffff="" location=""></p4>
TOU15 Counter (TO15CNT)	<p4 address:="" e774="" h'ffff="" location=""></p4>
TOU16 Counter (TO16CNT)	<p4 address:="" e784="" h'ffff="" location=""></p4>
TOU17 Counter (TO17CNT)	<p4 address:="" e794="" h'ffff="" location=""></p4>

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_	_	_	_	_	_	_	_			TO	D1mCN	IT			
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							-	ΓO1mC	NT							
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Legend: m = 0 to 7

• Timer TOU2

Time: 1002	
TOU20 Counter (TO20CNT)	<p4 address:="" e824="" h'ffff="" location=""></p4>
TOU21 Counter (TO21CNT)	<p4 address:="" e834="" h'ffff="" location=""></p4>
TOU22 Counter (TO22CNT)	<p4 address:="" e844="" h'ffff="" location=""></p4>
TOU23 Counter (TO23CNT)	<p4 address:="" e854="" h'ffff="" location=""></p4>
TOU24 Counter (TO24CNT)	<p4 address:="" e864="" h'ffff="" location=""></p4>
TOU25 Counter (TO25CNT)	<p4 address:="" e874="" h'ffff="" location=""></p4>
TOU26 Counter (TO26CNT)	<p4 address:="" e884="" h'ffff="" location=""></p4>
TOU27 Counter (TO27CNT)	<p4 address:="" e894="" h'ffff="" location=""></p4>

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_	_	_	_	_	_	_	_			TO	D2mCN	IT			
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							-	ΓO2mC	NT							
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


Legend: m = 0 to 7

Timer TOU3

TOU30 Counter (TO30CNT) TOU31 Counter (TO31CNT) TOU31 Counter (TO31CNT) TOU32 Counter (TO32CNT) TOU32 Counter (TO33CNT) TOU33 Counter (TO33CNT) TOU34 Counter (TO34CNT) TOU35 Counter (TO35CNT) TOU36 Counter (TO36CNT) TOU37 Counter (TO37CNT) CP4 address: location H'FFFF E984> CP4 address: location H'FFFF E994>												4> 4> 4> 4> 4> 4> 4>					
Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	_	_	_	_	_	_	_	_			T	O3mCN	IT				
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
							-	ГОЗтС	NT								
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Legend: m = 0 to 7

• Timer TOU4



Legend: m = 0 to 7

<After Reset: H'0000 0000>

		After	_		
Bit	Abbreviation	Reset	К	W	Description
31 to 24	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
23 to 0	TOnmCNT	All 0	R	W	24-bit counter value


Note: • Always access this register in longword (32-bit units).

Legend: n = 0 to 4, m = 0 to 7

(2) TOU00 to TOU47 Timer Counter in PWM Output/One-Shot PWM Output Mode


In PWM output or one-shot PWM output mode, TOnmCNT operates as a 16-bit down counter. After the timer is enabled (by writing to the counter enable bit by software or by the occurrence of the event matching the setting of the enable source select bits), the counter starts operating in synchronization with the count clock. Bits 31 to 16 are ignored.

In one-shot output or continuous output mode, TOnmCNT operates as a 24-bit down counter by using eight additional bits (bits 23 to 0). For details, see section 21.20.19 (1), TOU00 to TOU47 Timer Counter in One-Shot Output/Continuous Output Mode.






TOU00 Counter (TO00CNT) <P4 address: location H'FFFF E624> TOU01 Counter (TO01CNT) <P4 address: location H'FFFF E634> TOU02 Counter (TO02CNT) <P4 address: location H'FFFF E644> TOU03 Counter (TO03CNT) <P4 address: location H'FFFF E654> <P4 address: location H'FFFF F664> TOU04 Counter (TO04CNT) TOU05 Counter (TO05CNT) <P4 address: location H'FFFF E674> TOU06 Counter (TO06CNT) <P4 address: location H'FFFF E684> TOU07 Counter (TO07CNT) <P4 address: location H'FFFF E694>



Legend: m = 0 to 7

• Timer TOU1


TOU10 Counter (TO10CNT) <P4 address: location H'FFFF E724> TOU11 Counter (TO11CNT) <P4 address: location H'FFFF E734> TOU12 Counter (TO12CNT) <P4 address: location H'FFFF E744> TOU13 Counter (TO13CNT) <P4 address: location H'FFFF E754> TOU14 Counter (TO14CNT) <P4 address: location H'FFFF E764> TOU15 Counter (TO15CNT) <P4 address: location H'FFFF E774> TOU16 Counter (TO16CNT) <P4 address: location H'FFFF E784> TOU17 Counter (TO17CNT) <P4 address: location H'FFFF E794> Bit: 29 28 27 26 25 24 23 22 21 20 19 18



Legend: m = 0 to 7

• Timer TOU2

TOU20 Counter (TO20CNT) <P4 address: location H'FFFF E824> <P4 address: location H'FFFF E834> TOU21 Counter (TO21CNT) <P4 address: location H'FFFF E844> TOU22 Counter (TO22CNT) TOU23 Counter (TO23CNT) <P4 address: location H'FFFF E854> <P4 address: location H'FFFF E864> TOU24 Counter (TO24CNT) TOU25 Counter (TO25CNT) <P4 address: location H'FFFF E874> <P4 address: location H'FFFF E884> TOU26 Counter (TO26CNT) TOU27 Counter (TO27CNT) <P4 address: location H'FFFF E894>




Legend: m = 0 to 7

TOU30 Cour TOU31 Cour TOU32 Cour TOU33 Cour TOU34 Cour TOU35 Cour TOU36 Cour TOU37 Cour	nter (TO nter (TO nter (TO nter (TO nter (TO nter (TO	031CN 032CN 033CN 034CN 035CN 036CN	T) T) T) T) T) T)									<p4 a<br=""><p4 a<br=""><p4 a<br=""><p4 a<br=""><p4 a<br=""><p4 a<="" td=""><td>ddress ddress ddress ddress ddress ddress</td><td>: location: loca</td><td>on H'FF on H'FF on H'FF on H'FF on H'FF</td><td>FF E92 FF E93 FF E94 FF E95 FF E96 FF E97 FF E98</td><td>4> 4> 4> 4> 4> 4></td></p4></p4></p4></p4></p4></p4>	ddress ddress ddress ddress ddress ddress	: location: loca	on H'FF on H'FF on H'FF on H'FF on H'FF	FF E92 FF E93 FF E94 FF E95 FF E96 FF E97 FF E98	4> 4> 4> 4> 4> 4>
Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
							•	TO3mC	NT								
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Timer TOU4

Legend: m = 0 to 7



Legend: m = 0 to 7

<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	w	Description
31 to 16	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
15 to 0	TOnmCNT	All 0	R	W	16-bit counter value

Note: • Always access this register in longword (32-bit units).

Legend: n = 0 to 4, m = 0 to 7

21.20.20 TOUnm Reload Register (TOnmRLD)

The TOnmRLD register is used to reload data in the TOnmCNT register. The function of this register differs depending on the timer's operation mode.



(1) TOU00 to TOU47 Reload Register in One-Shot Output/Continuous Output Mode

In one-shot output or continuous output mode, TOnmRLD operates as a 24-bit reload register. The value set in the 24 bits (bits 23 to 0) of this register is reloaded in the counter. Bits 31 to 24 are ignored.


The contents of the reload register are loaded in the counter at the following times, in synchronization with the count clock:

- In one-shot output mode, at the next cycle after the counter is enabled
- In continuous output mode, at the cycle when the counter underflows

Data is not loaded in the counter at the point in time when data is written to the reload register.

In PWM output or one-shot PWM output mode, TOnmRLD operates as a 16-bit reload 0 register and 16-bit reload 1 register. For details, see section 21.20.20 (2), TOU00 to TOU47 Reload Register in PWM Output/One-Shot PWM Output Mode.

• Timer TOU0




• Timer TOU1

Timer 1001																	
TOU10 Relo TOU11 Relo TOU12 Relo TOU13 Relo TOU14 Relo TOU15 Relo TOU16 Relo TOU17 Relo	ad Reg ad Reg ad Reg ad Reg ad Reg ad Reg	ister (T ister (T ister (T ister (T ister (T ister (T	011RL 012RL 013RL 014RL 015RL 016RL	D) D) D) D) D) D)								<p4 a<br=""><p4 a<br=""><p4 a<br=""><p4 a<br=""><p4 a<br=""><p4 a<="" td=""><td>ddress: ddress: ddress: ddress: ddress: ddress:</td><td>location location loc</td><td>on H'FF on H'FF on H'FF on H'FF on H'FF</td><td>FF E728 FF E738 FF E748 FF E758 FF E778 FF E788 FF E798</td><td>3> 3> 3> 3> 3> 3></td></p4></p4></p4></p4></p4></p4>	ddress: ddress: ddress: ddress: ddress: ddress:	location loc	on H'FF on H'FF on H'FF on H'FF on H'FF	FF E728 FF E738 FF E748 FF E758 FF E778 FF E788 FF E798	3> 3> 3> 3> 3> 3>
Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	_	_	_	_	_	_	_	_			T	O1mRL	D				
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
								TO1mF	LD								
After Reset:																	

Legend: m = 0 to 7

Timer TOU2


TOU20 Reload Register (TO20RLD) <P4 address: location H'FFFF E828> TOU21 Reload Register (TO21RLD) <P4 address: location H'FFFF E838> TOU22 Reload Register (TO22RLD) <P4 address: location H'FFFF E848> TOU23 Reload Register (TO23RLD) <P4 address: location H'FFFF E858> TOU24 Reload Register (TO24RLD) <P4 address: location H'FFFF E868> TOU25 Reload Register (TO25RLD) <P4 address: location H'FFFF E878> TOU26 Reload Register (TO26RLD) <P4 address: location H'FFFF E888> TOU27 Reload Register (TO27RLD) <P4 address: location H'FFFF E898>



Legend: m = 0 to 7

Timer TOU3


TOU30 Reload Register (TO30RLD) <P4 address: location H'FFFF E928> TOU31 Reload Register (TO31RLD) <P4 address: location H'FFFF E938> TOU32 Reload Register (TO32RLD) <P4 address: location H'FFFF E948> TOU33 Reload Register (TO33RLD) <P4 address: location H'FFFF E958> TOU34 Reload Register (TO34RLD) <P4 address: location H'FFFF E968> TOU35 Reload Register (TO35RLD) <P4 address: location H'FFFF E978> TOU36 Reload Register (TO36RLD) <P4 address: location H'FFFF E988> TOU37 Reload Register (TO37RLD) <P4 address: location H'FFFF E998>



Legend: m = 0 to 7

Timer TOU4

TOU40 Reload Register (TO40RLD) <P4 address: location H'FFFF EA28> TOU41 Reload Register (TO41RLD) <P4 address: location H'FFFF EA38> TOU42 Reload Register (TO42RLD) <P4 address: location H'FFFF EA48> TOU43 Reload Register (TO43RLD) <P4 address: location H'FFFF EA58> TOU44 Reload Register (TO44RLD) <P4 address: location H'FFFF EA68> TOU45 Reload Register (TO45RLD) <P4 address: location H'FFFF EA78> TOU46 Reload Register (TO46RLD) <P4 address: location H'FFFF EA88> TOU47 Reload Register (TO47RLD) <P4 address: location H'FFFF EA98>



Legend: m = 0 to 7



<After Reset: H'0000 0000>

		After			
Bit	Abbreviation	Reset	R	W	Description
31 to 24	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
23 to 0	TOnmRLD	All 0	R	W	24-bit reload register value

Note: • Always access this register in longword (32-bit units).

Legend: n = 0 to 4, m = 0 to 7

(2) TOU00 to TOU47 Reload Register in PWM Output/One-Shot PWM Output Mode

In PWM output or one-shot PWM output mode, TOnmRLD operates as a 16-bit reload 0 register and 16-bit reload 1 register. The values set in the 16 bits of the reload 0 register and reload 1 register are loaded when the counter is enabled.

The contents of the reload registers are loaded in the counter at the following times, in synchronization with the count clock:


- At the next cycle after the counter is enabled
- In PWM output mode, at the cycle when the counter underflows from the value set in the reload register

Data is not loaded in the counter at the point in time when data is written to the reload registers.

Counting of non-inverted PWM output (0% or 100% duty cycle) can be performed by setting a reload register to H'FFFF. For details, see section 21.21.5, 0% or 100% Duty Cycle in PWM Output/One-Shot PWM Output Mode.

In one-shot output or continuous output mode, the reload 0 register and reload 1 register together operate as a 24-bit (bits 23 to 0) reload register. For details, see section 21.20.20 (1), TOU00 to TOU47 Reload Register in One-Shot Output/Continuous Output Mode.

Timer TOU0



RENESAS

TOU10 Reload Register (TO10RLD)	<p4 address:="" e728="" h'ffff="" location=""></p4>
TOU11 Reload Register (TO11RLD)	<p4 address:="" e738="" h'ffff="" location=""></p4>
TOU12 Reload Register (TO12RLD)	<p4 address:="" e748="" h'ffff="" location=""></p4>
TOU13 Reload Register (TO13RLD)	<p4 address:="" e758="" h'ffff="" location=""></p4>
TOU14 Reload Register (TO14RLD)	<p4 address:="" e768="" h'ffff="" location=""></p4>
TOU15 Reload Register (TO15RLD)	<p4 address:="" e778="" h'ffff="" location=""></p4>
TOU16 Reload Register (TO16RLD)	<p4 address:="" e788="" h'ffff="" location=""></p4>
TOU17 Reload Register (TO17RLD)	<p4 address:="" e798="" h'ffff="" location=""></p4>
- , ,	

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Т	O1mR	LD1							
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Т	O1mR	LD0							
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Legend: m = 0 to 7

• Timer TOU2

TOU20 Reload Register (TO20RLD)	<p4 address:="" e828="" h'ffff="" location=""></p4>
TOU21 Reload Register (TO21RLD)	<p4 address:="" e838="" h'ffff="" location=""></p4>
TOU22 Reload Register (TO22RLD)	<p4 address:="" e848="" h'ffff="" location=""></p4>
TOU23 Reload Register (TO23RLD)	<p4 address:="" e858="" h'ffff="" location=""></p4>
TOU24 Reload Register (TO24RLD)	<p4 address:="" e868="" h'ffff="" location=""></p4>
TOU25 Reload Register (TO25RLD)	<p4 address:="" e878="" h'ffff="" location=""></p4>
TOU26 Reload Register (TO26RLD)	<p4 address:="" e888="" h'ffff="" location=""></p4>
TOU27 Reload Register (TO27RLD)	<p4 address:="" e898="" h'ffff="" location=""></p4>

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Т	O2mR	LD1							
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Т	O2mR	LD0							
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


Legend: m = 0 to 7

• T

Timer TOU3	3															
TOU30 Relo	ad Reg	ister (T	O30RL	D)								<p4 a<="" td=""><td>ddress</td><td>locatio</td><td>n H'FF</td><td>FF E928></td></p4>	ddress	locatio	n H'FF	FF E928>
TOU31 Rela	ad Reg	ister (T	O31RL	D)								<p4 a<="" td=""><td>ddress</td><td>locatio</td><td>n H'FF</td><td>FF E938></td></p4>	ddress	locatio	n H'FF	FF E938>
TOU32 Rela	ad Reg	ister (T	O32RL	D)								<p4 a<="" td=""><td>ddress</td><td>locatio</td><td>n H'FF</td><td>FF E948></td></p4>	ddress	locatio	n H'FF	FF E948>
TOU33 Relo	ad Reg	ister (T	O33RL	D)								<p4 a<="" td=""><td>ddress</td><td>locatio</td><td>n H'FF</td><td>FF E958></td></p4>	ddress	locatio	n H'FF	FF E958>
TOU34 Relo	ad Reg	ister (T	O34RL	D)								<p4 a<="" td=""><td>ddress</td><td>locatio</td><td>n H'FF</td><td>FF E968></td></p4>	ddress	locatio	n H'FF	FF E968>
TOU35 Rela	ad Reg	ister (T	O35RL	D)								<p4 a<="" td=""><td>ddress</td><td>locatio</td><td>n H'FF</td><td>FF E978></td></p4>	ddress	locatio	n H'FF	FF E978>
TOU36 Rela	ad Reg	ister (T	O36RL	D)								<p4 a<="" td=""><td>ddress</td><td>locatio</td><td>n H'FF</td><td>FF E988></td></p4>	ddress	locatio	n H'FF	FF E988>
TOU37 Relo	ad Reg	ister (T	O37RL	D)								<p4 a<="" td=""><td>ddress</td><td>locatio</td><td>n H'FF</td><td>FF E998></td></p4>	ddress	locatio	n H'FF	FF E998>
Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								ΓO3mR	LD1							

Bit: _	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							7	O3mR	LD1							
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							1	O3mR	LD0							
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Legend: m = 0 to 7



Legend: m = 0 to 7

<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	w	Description
31 to 16	TOnmRLD1	All 0	R	W	16-bit reload 1 register value
15 to 0	TOnmRLD0	All 0	R	W	16-bit reload 0 register value

Note: • Always access this register in longword (32-bit units).

Legend: n = 0 to 4, m = 0 to 7

21.21 Operation of Timer TOU

21.21.1 Operation in PWM Output Mode

(1) Overview of PWM Output Mode

In PWM output mode, two reload registers are used to generate a waveform with a user-defined duty cycle. Timer TOU functions as a 16-bit timer in PWM output mode.

When the timer counter is enabled after setting the reload 0 register and reload 1 register to their initial values, the value of the reload 0 register is loaded in the counter in synchronization with the count clock and down counting starts. At the first counter underflow cycle, the contents of the reload 1 register are loaded in the counter, and at each subsequent underflow the counter is reloaded with the value of the reload 0 register or reload 1 register, alternately. The setting of the reload 0 register plus 1 or the setting of the reload 1 register plus 1 are each valid as count values.

The timer stops operating when the value specifying counter disabled is written to the counter enable bit. (The halt of timer operation is not synchronized with the PWM output period.)

In PWM output mode, the F/F output waveform consists of the inverted value of the TOUn output control register, output at counter start and at each even-numbered underflow, and the value of the TOUn output control register, output at each odd-numbered underflow.

It is also possible to generate an interrupt request or DMA transfer request at each even-numbered underflow after the counter starts.

It is possible to output a PWM waveform consisting of the non-inverted F/F output with a 0% or 100% duty cycle by setting the reload 0 register or reload 1 register to H'FFFF, though interrupt requests are still generated. For details, see section 21.21.5, 0% or 100% Duty Cycle in PWM Output/One-Shot PWM Output Mode.

Note that timer TOU does not support a correction function in PWM output mode.






Figure 21.28 Operation Example of PWM Output Mode

(2) Reload Register Updating in PWM Output Mode

In PWM output mode, updating of the reload 0 and reload 1 registers takes place simultaneously with data writes to the registers. Also, reading the reload 0 and reload 1 registers always returns the data that was written to them.

During counter operation, when the reload 0 register is reloaded in the counter following updating of the reload 0 and reload 1 registers, data is transferred from the reload 1 register to the reload 1 buffer.




Figure 21.29 PWM Circuit Diagram

Normally this operation is performed all at once, with a 32-bit access starting at the reload 1 register address. Note that when the PWM period ends by the time of the write to the reload 0 and reload 1 registers during a PWM period rewrite, updating of the PWM period does not occur immediately and takes effect in the next period.




Figure 21.30 Reload 0 and Reload 1 Register Updating in PWM Output Mode




Figure 21.31 Reload 0 and Reload 1 Register Updating in PWM Output Mode (0% Duty Cycle)

(3) Notes on PWM Output Mode

Keep the following points in mind when using PWM output mode:

- If counter enable by external input and a write of the value for counter disabled to the counter enable bit occur in the same clock cycle, the write of the value for counter disabled to the counter enable bit takes precedence.
- When the counter is read in a cycle where an underflow occurs, the value of the reload register is returned. Reading the counter in the clock cycle immediately following returns a value equivalent to the reload register value minus 1.
- Timer operation is synchronized with the count clock, so there is a delay of up to one count clock period between counter enable and F/F output inversion.

21.21.2 Operation in One-Shot PWM Output Mode

(1) Overview of One-Shot PWM Output Mode

In one-shot PWM output mode, two reload registers are used to generate one instance only of a waveform with a user-defined duty cycle. In one-shot PWM output mode, timer TOU operates as a 16-bit timer.

When the timer counter is enabled after setting the reload 0 register and reload 1 register to their initial values, the value of the reload 0 register is loaded in the counter in synchronization with the count clock and down counting starts. At the first counter underflow cycle, the contents of the reload 1 register are loaded in the counter, and at the second underflow the counter stops. The setting of the reload 0 register plus 1 or the setting of the reload 1 register plus 1 are each valid as count values.

Stopping the timer by software is accomplished by writing the value specifying counter disabled to the counter enable bit. (The halt of timer operation is not synchronized with the PWM output period.)

In one-shot PWM output mode, the F/F output waveform consists of the value of the TOUn output control register, output at counter start and at the second underflow, and the inverted value of the TOUn output control register, output at the first underflow. (In contrast to PWM output mode, the F/F output is not inverted at counter start.)

It is also possible to generate an interrupt request or DMA transfer request at the first and second counter underflows. Generation of the first interrupt request or DMA transfer request can be enabled or disabled by software.

It is possible to output a PWM waveform consisting of the non-inverted F/F output with a 0% or 100% duty cycle by setting the reload 0 register or reload 1 register to H'FFFF, though interrupt requests are still generated. For details, see section 21.21.5, 0% or 100% Duty Cycle in PWM Output/One-Shot PWM Output Mode.

Note that timer TOU does not support a correction function in one-shot PWM output mode.






Figure 21.32 Operation Example of One-Shot PWM Output Mode

(2) Notes on One-Shot PWM Output Mode

Keep the following points in mind when using one-shot PWM output mode:

- If counter enable by external input and a write of the value for counter disabled to the counter enable bit occur in the same clock cycle, the write of the value for counter disabled to the counter enable bit takes precedence.
- When the counter is read in a cycle where an underflow occurs, the value of the reload register is returned. Reading the counter in the clock cycle immediately following returns a value equivalent to the reload register value minus 1.
- An update of the reload 0 and reload 1 registers during counter operation does not affect the PWM waveform that is currently being output. The update takes effect from the PWM period at the next counter start.



21.21.3 Operation in One-Shot Output Mode

(1) Overview of One-Shot Output Mode

In one-shot output mode, a single pulse with a width equal to the reload register setting value plus 1 is generated, then counter operation stops.

When the timer counter is enabled after setting the reload register, the contents of the reload register are loaded in the counter in synchronization with the count clock and counter operation starts. The counter counts down until an underflow occurs, then stops.

In one-shot output mode, the F/F output waveform consists of the inverted value of the TOUn output control register, output at counter start, and the value of the TOUn output control register, output when an underflow occurs. The result is a single one-shot pulse waveform equivalent to the setting of the reload register plus 1.

It is also possible to generate an interrupt request or DMA transfer request at the counter underflow.

The count value is the setting of the reload register plus 1.

For example, if the initial value of the reload register is 7, the count value is 8.




Figure 21.33 Example of Counter Operation in One-Shot Output Mode




Figure 21.34 Operation Example of One-Shot Output Mode

(2) Notes on One-Shot Output Mode

Keep the following points in mind when using one-shot output mode:

- If counter stop at underflow and counter enable by external input occur in the same clock cycle, counter stop at underflow takes precedence.
- If counter stop at underflow and a write of the value for counter enabled to the counter enable bit occur in the same clock cycle, the write of the value for counter enabled to the counter enable bit takes precedence.
- If counter enable by external input and a write of the value for counter disabled to the counter enable bit occur in the same clock cycle, the write of the value for counter disabled to the counter enable bit takes precedence.
- Timer operation is synchronized with the count clock, so there is a delay of up to one count clock period between counter enable and F/F output inversion.



21.21.4 Operation in Continuous Output Mode

(1) Overview of Continuous Output Mode

In continuous output mode, the counter counts down from its setting value, and the value of the reload register is loaded when an underflow occurs. This operation is repeated at each subsequent counter underflow, generating successive pulses equivalent to the inverted value of the reload register plus 1.

When the timer counter is enabled after setting the timer and reload register, down counting starts, in synchronization with the count clock, from the setting value of the timer and continues until an underflow occurs.

At the underflow cycle, the contents of the reload register are loaded in the counter and down counting begins again. This operation is repeated at each subsequent underflow. The timer stops operating when the value specifying counter disabled is written to the counter enable bit.

In continuous output mode, the F/F output waveform consists of the inverted value of the TOUn output control register, output at counter start and at each even-numbered underflow, and the value of the TOUn output control register, output at each odd-numbered underflow. This pulse waveform is output continuously until the counter stops.

It is also possible to generate an interrupt request or DMA transfer request at each counter underflow.

The setting of the counter plus 1 and the setting of the of the reload register plus 1 are valid as count values.

For example, operation is as shown below when the initial value of the counter is 4 and the initial value of the reload register is 5.




Figure 21.35 Example of Counter Operation in Continuous Output Mode




Figure 21.36 Operation Example of Continuous Output Mode

(2) Notes on Continuous Output Mode

Keep the following points in mind when using continuous output mode:

- If counter enable by external input and a write of the value for counter disabled to the counter enable bit occur in the same clock cycle, the write of the value for counter disabled to the counter enable bit takes precedence.
- When the counter is read in a cycle where an underflow occurs, the value of the reload register is returned. Reading the counter in the clock cycle immediately following returns a value equivalent to the reload register value minus 1.
- Timer operation is synchronized with the count clock, so there is a delay of up to one count clock period between counter enable and F/F output inversion.



21.21.5 0% or 100% Duty Cycle in PWM Output/One-Shot PWM Output Mode

In PWM output or one-shot PWM output mode, it is possible to output a PWM waveform consisting of the non-inverted F/F output with a 0% or 100% duty cycle by setting the reload 0 register or reload 1 register to H'FFFF.

Keep the following in mind to determine whether or not the reload value is H'FFFF in PWM output or one-shot PWM output mode.

(Example) Desired output period is 10 count cycles

Period ratio	50% : 50%	80% : 20%	90% : 10%	100% : 0%
Count ratio	5 : 5	8:2	9 : 1	10 : 0
Register settings	0004 : 0004	0007:0001	0008:0000	0009 : FFFF

Since the number of cycles counted is n + 1, the actual setting value must be the desired value minus 1.

- Setting a reload register to H'FFFF results in 0% or 100% duty, so it is not possible simply to count a value of H'FFFF.
- Setting both the reload 0 register and reload 1 register to H'FFFF is prohibited.
- Writing H'FFFF when the counter is operating is prohibited.
- Interrupt requests and activation requests to other timers continue to be generated when the duty cycle is 0% or 100%.




Figure 21.37 Operation Example of PWM Output Mode (Reload 0 Register: H'FFFF)




Figure 21.38 Operation Example of PWM Output Mode (Reload 1 Register: H'FFFF)




Figure 21.39 Operation Example of One-Shot PWM Output Mode (Reload 0 Register: H'FFFF)




Figure 21.40 Operation Example of One-Shot PWM Output Mode (Reload 1 Register: H'FFFF)

In PWM output mode and one-shot PWM output mode, the F/F output is as shown below when the duty cycle is 0% or 100%.

(1) PWM Output Mode

0%: Value of TOnOUCR register is output.

100%: Inverted value of TOnOUCR register is output.




Figure 21.41 Example of F/F Output with 0% or 100% Duty Cycle in PWM Output Mode

(2) One-Shot PWM Output Mode

0%: Inverted value of TOnOUCR register is output.

100%: Value of TOnOUCR register is output.




Figure 21.42 Example of F/F Output with 0% or 100% Duty Cycle in One-Shot PWM Output Mode


21.21.6 F/F Output in Each Operating Mode

F/F output in each operating mode is controlled by the settings of the TOUn flip-flop output data register (TOnFFDR) and TOUn output control register (TOnOUCR). The correspondence between the settings of the TOnFFDR and TOnOUCR registers, and the F/F output, is described below.

(1) Common to All Operating Modes

- When data is written to the TOnOUCR register, the TOnOUCR and TOnFFDR registers are both updated with the new TOnOUCR register contents.
- When data is written to the TOnFFDR register, only the TOnFFDR register is updated with the new TOnFFDR register contents. (The updated TOnFFDR register contents are reflected immediately in the F/F output.)
- The TOnOUCR and TOnFFDR registers can be rewritten regardless of the counter enable status.

(2) F/F Output in PWM Output Mode




- [1] At counter start, the F/F output is the inverted value of the TOnOUCR register.
- [2] At underflow, the F/F output is the value of the TOnOUCR register.
- [3] At underflow, the F/F output is the value of the TOnOUCR register if the reload 0 register value is H'FFFF and the reload 1 register value is H'xxxx (any value other than H'FFFF). The output period is determined by the value of the reload 1 register.
- [4] At underflow, the F/F output is the inverted value of the TOnOUCR register if the reload 0 register value is H'xxxx (any value other than H'FFFF) and the reload 1 register value is H'FFFF. The output period is determined by the value of the reload 0 register.
- [5] At underflow, the F/F output is the inverted value of the TOnOUCR register.
- [6] At underflow, the F/F output is the value of the TOnOUCR register.
- [7] At underflow, the F/F output is the inverted value of the TOnOUCR register.
- [8] When the counter enable bit is set to disabled (operation stop), F/F output maintains the value of the TOnFFDR register.

Note: • Setting both the reload 0 register and reload 1 register to H'FFFF is prohibited.




F/F Output in One-Shot PWM Output Mode



- [1] At counter start, the F/F output is the value of the TOnOUCR register.
- [2] At underflow, the F/F output is the inverted value of the TOnOUCR register.
- [3] At counter stop at underflow, the F/F output is the value of the TOnOUCR register.
- [4] At counter start, the F/F output is the inverted value of the TOnOUCR register if the reload 0 register value is H'FFFF and the reload 1 register value is H'xxxx (any value other than H'FFFF). The output period is determined by the value of the reload 1 register.
- [5] At counter stop at underflow, the F/F output is the value of the TOnOUCR register.
- [6] At counter start, the F/F output is the inverted value of the TOnOUCR register if the reload 0 register value is H'xxxx (any value other than H'FFFF) and the reload 1 register value is H'FFFF. The output period is determined by the value of the reload 0 register.
- [7] At counter stop at underflow, the F/F output is the value of the TOnOUCR register.
- [8] At counter start, the F/F output is the value of the TOnOUCR register.
- [9] At underflow, the F/F output is the inverted value of the TOnOUCR register.
- [10] When the counter enable bit is set to disabled (operation stop), F/F output maintains the value of the TOnFFDR register.

Note: • Setting both the reload 0 register and reload 1 register to H'FFFF is prohibited.


(4) F/F Output in One-Shot Output Mode



- [1] At counter start, the F/F output is the inverted value of the TOnOUCR register.
- [2] At counter stop at underflow, the F/F output is the value of the TOnOUCR register.
- [3] At counter start, the F/F output is the inverted value of the TOnOUCR register.
- [4] At counter stop at underflow, the F/F output is the value of the TOnOUCR register.
- [5] At counter start, the F/F output is the inverted value of the TOnOUCR register.
- [6] When the counter enable bit is set to disabled (operation stop), F/F output maintains the value of the TOnFFDR register.



(5) F/F Output in Continuous Output Mode



- [1] At counter start, the F/F output is the inverted value of the TOnOUCR register.
- [2] At underflow, the F/F output is the value of the TOnOUCR register.
- [3] At underflow, the F/F output is the inverted value of the TOnOUCR register.
- [4] At underflow, the F/F output is the value of the TOnOUCR register.
- [5] At underflow, the F/F output is the inverted value of the TOnOUCR register.
- [6] When the counter enable bit is set to disabled (operation stop), F/F output maintains the value of the TOnFFDR register.

21.21.7 PWM Output-Prohibit Function

The ATU-IIIS provides a function for forcibly disabling output from TOn0 to TOn5, the output pins of timers TOUn_0 to TOUn_5. This function can be used for protection when an abnormal state is detected, such as a short circuit during three-phase PWM control, but it is available for use in all timer TOU output modes. The PWM output-prohibit function cannot be used for I/O ports set to modes other than timer output. Figure 21.43 shows the circuit configuration of the PWM output-prohibit function.




Figure 21.43 Circuit Configuration of PWM Output-Prohibit Function

PWM output can be disabled using any of the following three methods:

(1) Disabling PWM Output by Using a Signal on an External Pin (PWMOFFn)

Output on ports TOn0 to TOn5, the PWM outputs for timers TOUn_0 to TOUn_5, respectively, can be disabled by inputting a signal on external pin PWMOFFn.

- When the rising edge, falling edge, or both edges setting is selected by the POSTn bits in the TOUnPWMOFF input processing register (TOnPOCR)
 - PWM output is disabled when edge detection occurs on the signal input an external pin (PWMOFFn). When edge detection occurs the PODISTn bit in the TOUnPWM output-prohibit control register (TOnPODISCR) is set to "1". Returning to the PWM output-enabled state is accomplished by clearing the PODISTn bit in the TOUnPWM output-
- prohibit control register (TOnPODISCR) to "0".

 When the "L" level or "H" level setting is selected by the POSTn bits in the TOUnPWMOFF input processing
 - PWM output is disabled during input on an external pin (PWMOFFn) of the PWM output-prohibit level. When this occurs, the PODISTn bit in the TOUnPWM output-prohibit control register is set to "1".
 - Returning to the PWM output-enabled state is accomplished by halting input of the PWM output-prohibit level on the external pin (PWMOFFn). At this point, reading the PODISTn bit in the TOUnPWM output-prohibit control register returns the setting value last written to it.

Note: • When the PODISTn bit in the TOUnPWM output-prohibit control register is written to while the PWM output-prohibit level is being input on the external pin (PWMOFFn), the value written in stored in the register. However, reading the PODISTn bit returns a value of "1". The setting value of the PODISTn bit can be read once input of the PWM output-prohibit level on the external pin stops, and PWM output is then controlled according to that setting value.

To disable PWM output when a signal is input on the external pin (PWMOFFn), make the following settings in the TOUnPWMOFF input processing control register (TOnPOCR) and TOUnPWMOFF function enable register (TOnPOER):

Disabling PWM output when a signal is input on PWMOFFn

register (TOnPOCR)

- A. Write an appropriate setting value ("001", "010", "011", "10X" or "11X") to the POSTn bits in the TOnPOCR register.
- B. Write "1" to the POENTn bit in the TOnPOER register to enable the PWMOFF function.

(2) Disabling PWM Output by Using the PWM Output-Prohibit Control Register

Output on ports TOn0 to TOn5, the PWM outputs for timers TOUn_0 to TOUn_5, respectively, can be disabled by setting the TOUnPWM output-prohibit control register (TOnPODISCR).

To disable PWM output by using the TOUnPWM output-prohibit control register (TOnPODISCR), make the following settings:

- Disabling PWM output by using the TOUnPWM output-prohibit control register (TOnPODISCR)
 - A. Set the PODISTn bit in the TOnPODISCR register to "1" (output disabled).



(3) Disabling PWM Output by Using the Pin Level of Ports TOn0 to TOn5

Output on ports TOn0 to TOn5, the PWM outputs for timers TOUn_0 to TOUn_5, respectively, can be disabled based on the pin level ("L" or "H" level) of ports TOn0 to TOn5.

PWM output is disabled after the PWM output-prohibit level is detected on a port among TOUn0 to TOUn5. The PODISTn bit in the TOUnPWM output-prohibit control register (TOnPODISCR) is set to "1" when PWM output is disabled. Returning to the PWM output-enabled state is accomplished by first halting input of the PWM output-prohibit level on the port among TOUn0 to TOUn5 and then clearing the PODISTn bit in the TOUnPWM output-prohibit control register to "0".

Note: • When the PODISTn bit in the TOUnPWM output-prohibit control register is written to while the PWM output-prohibit level is being output on a port among TOUn0 to TOUn5, the value written is ignored.

To disable PWM output by using the port pin level, make the following settings in the TOUnPWM output-prohibit control register (TOnPODISCR) and TOUnPWMOFF function enable register (TOnPOER):

- Disabling PWM output by using the level of ports TOn0 to TOn5
 - A. Set the level ("L" or "H" level) at which PWM output is to be disabled by setting the POLVSELTn bit in the TOnPOLVCR register.
 - B. Set the POLVENTn bit in the TOnPOLVCR register to "1" (output-prohibit enabled).
 - C. Write "1" to the POENTn bit in the TOnPOER register to enable the PWMOFF function.



21.21.8 Short-Circuit Prevention Function

(1) Overview of Short-Circuit Prevention Function

Set the short-circuit prevention function enable/disable bit when counters TOUn_0 to TOUn_5 are stopped. (The setting of this bit in counter enabled status is prohibited.)

When the short-circuit prevention function is enabled, the operating modes of the timers should be as follows (the function cannot be used with the timers set to other modes):

TOUn_0 (TOUn_2, TOUn_4): One-shot PWM output mode

TOUn_1 (TOUn_3, TOUn_5): One-shot output mode

Note: • TOUn_0 (2, 4) includes TOUn_0, TOUn_2, and TOUn_4.

• TOUn_1 (3, 5) includes TOUn_1, TOUn_3, and TOUn_5.

When the short-circuit prevention function is enabled, the TOUn enable source select bits for TOUn_1 (TOUn_3, TOUn_5) have no effect, and underflow of TOUn_0 (TOUn_2, TOUn_4) is the activation source for TOUn_1 (TOUn_3, TOUn_5).

The short-circuit prevention duration is specified by the setting of the TOUn_1 (TOUn_3, TOUn_5) reload register. The short-circuit prevention duration is the setting value of the reload register plus 2. Note that the setting value of the reload register must meet the following conditions:

TOUn_1 (TOUn_3, TOUn_5) reload register setting value ≤ TOUn_0 (TOUn_2, TOUn_4) reload register setting value – 2

When enabling the short-circuit prevention function, values must be set in the TOUn output control register and flip-flop output data register for the TOUn short-circuit prevention function.

- To output "H" level initially

 Set the TOUn output control register to "1" and the flip-flop output data register for the TOUn short-circuit prevention function to "0".
- To output "L" level initially

 Set the TOUn output control register to "0" and the flip-flop output data register for the TOUn short-circuit prevention function to "1".

Writing the same value to the TOUn output control register and to the flip-flop output data register for the TOUn short-circuit prevention function results in fixed output.

When the short-circuit prevention function is enabled, writing "H'FFFF" to the TOUn_0 (TOUn_2, TOUn_4) reload 0 register and TOUn_0 (TOUn_2, TOUn_4) reload 1 register is prohibited.






Figure 21.44 Overview of Short-Circuit Prevention Function Operation

To disable the short-circuit prevention function when fixing output forcibly by software, perform the following procedure:

- Write "0" to the count enable bits for TOUn_0 (TOUn_2, TOUn_4).
- Write to the TOUn output control register for TOUn_1 (TOUn3, TOUn5) with a value to enable short-circuit prevention.
- Write "1" to the count enable bits for TOUn_1 (TOUn_3, TOUn_5).

At this time, short-circuit prevention duration is as follows:

Duration between writing to the TOUn output control register for TOUn_1 (TOUn_3, TOUn_5) and TOUn_1 (TOUn_3, TOUn_5) count enable + TOUn_1 (TOUn_3, TOUn_5) reload register setting value + 1

When stopping the counters by software, make the settings so that both TOUn_0 (TOUn_2, TOUn_4) and TOUn_1 (TOUn_3, TOUn_5) are stopped.

When writing to "1" to the count enable bits for TOUn_1 (TOUn_3, TOUn_5), both TOUn_0 (TOUn_2, TOUn_4) and TOUn_1 (TOUn_3, TOUn_5) must be stopped.






Figure 21.45 Overview of Operation when Forcibly Fixing Output by Software

(2) F/F Output and Register Settings when Using the Short-Circuit Prevention Function

Figure 21.46 shows the correspondence between F/F output and register setting values when the short-circuit prevention function is enabled.




Figure 21.46 F/F Output and Register Setting Values with Short-Circuit Prevention Function Enabled




Figure 21.47 F/F Output and Register Settings with Output Forcibly Fixed by Software

(3) Timer TOU Application (Three-Phase Motor Control)

To maximize the PWM resolution, Pck (40 MHz) with a prescaler division ratio of 1 is used as the count source.

TOU0_7 is set to continuous output mode to generate a 20 kHz carrier period. TOU0_0, TOU0_2, and TOU0_4 are set to one-shot PWM output mode, and TOU0_6 to one-shot output mode. TOU0_0, TOU0_2, TOU0_4, and TOU0_6 are activated at TOU0_7 underflow.

TOU0_1, TOU0_3, and TOU0_5 are set to one-shot output mode for use as a short-circuit prevention function.

The PWM output waveforms generated by TOU0_0 to TOU0_5 are output on external pins TO00 to TO05. The initial values of TO00 to TO05 are set in the TOUn output control register.

The value set in the reload register causes TOU0_6 to underflow three-quarters of the way into the carrier period.

In addition, the PWM output-prohibit function is used with external pin input and a port level setting.

Figure 21.48 shows a timing chart of timer operation. Figure 21.49 shows a diagram of timer configuration.




Figure 21.48 Timer Operation Timing Chart






Figure 21.49 Timer Configuration Diagram

Section 22 Timer Unit (TMU)

This MCU includes a timer unit (TMU) that consists of three 32-bit timers, TM0 to TM2. In this section, the n in the "TMn" notations specifies the values 0 to 2.

22.1 Overview

- Auto-reload type 32-bit down-counter provided for each channel
- 32-bit timer constant register for auto-reload use, readable/writable at any time, and 32-bit down-counter provided for each channel
- Selection of five counter input clocks: Channel TM0 to TM2 Five peripheral clocks (Pck/4, Pck/16, Pck/64, Pck/256, and Pck/1024) (Pck is the peripheral clock).
- One interrupt source
 One underflow source (each channel)

Figure 22.1 shows a block diagram of the TMU.




Figure 22.1 Block Diagram of TMU

22.2 Register Descriptions

Table 22.1 shows the TMU register configuration.

Table 22.1 Register Configuration

Channel	Register Name	Abbreviation	After Reset	P4 Address	Size	Page
Common	TM start register	TMSTR	H'00	H'FFFF D004	8	22-2
0	TM0 constant register	TM0COR	H'FFFF FFFF	H'FFFF D008	32	22-3
	TM0 counter	TM0CNT	H'FFFF FFFF	H'FFFF D00C	32	22-3
	TM0 control register	TM0CR	H'0000	H'FFFF D010	16	22-4
1	TM1 constant register	TM1COR	H'FFFF FFFF	H'FFFF D014	32	22-3
	TM1 counter	TM1CNT	H'FFFF FFFF	H'FFFF D018	32	22-3
	TM1 control register	TM1CR	H'0000	H'FFFF D01C	16	22-4
2	TM2 constant register	TM2COR	H'FFFF FFFF	H'FFFF D020	32	22-3
	TM2 counter	TM2CNT	H'FFFF FFFF	H'FFFF D024	32	22-3
	TM2 control register	TM2CR	H'0000	H'FFFF D028	16	22-4


Note: • The P4 address applies when the P4 area of the virtual address space is used. When the upper three bits of the 32-bit P4 area address are cleared to "0", the result is an area 7 address. This address is used when accessing area 7 of the physical address space using the TLB.

22.2.1 TM Start Register (TMSTR)

The TMSTR register selects whether the TMnCNT counters operate or are stopped.

TM Start Register (TMSTR)

<P4 address: location H'FFFF D004>




<After Reset: H'00>

Bit	Abbreviation	After Reset	R	W	Description
7 to 3	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
2	STR2	0	R	W	TM2 Counter Start 2 Bit
					Specifies whether the TM2CNT counter is operated.
					0: The TM2CNT counter is stopped
					1: The TM2CNT counter is operated
1	STR1	0	R	W	TM1 Counter Start 1 Bit
					Specifies whether the TM1CNT counter is operated.
					0: The TM1CNT counter is stopped
					1: The TM1CNT counter is operated
0	STR0	0	R	W	TM0 Counter Start 0 Bit
					Specifies whether the TM0CNT counter is operated.
					0: The TM0CNT counter is stopped
					1: The TM0CNT counter is operated



22.2.2 TMn Constant Register (TMnCOR)

The value of the TMnCOR register is loaded into the TMnCNT counter when an underflow occurs as the result of decrementing the TMnCNT counter. The decrementing of the TMnCNT counter then continues starting from the loaded value.




<After Reset: H'FFFF FFFF>

Bit	Abbreviation	After Reset	R	W	Description
31 to 0	TMnCOR	All 1	R	W	Holds a 32-bit value that will be loaded into the TMnCNT counter
					when the TMnCNT counter underflows.

22.2.3 TMn Counter (TMnCNT)

The TMnCNT counter is a down counter that is decremented by the input clock signal selected by the TMnCR register TPSC bits.

When an underflow occurs as the result of decrementing the TMnCNT counter, the corresponding channel TMnCR register UNF bit is set to "1". Also, at the same time, the value of the TMnCOR register is loaded into the TMnCNT counter and the decrementing operation continues starting from the loaded value.




<After Reset: H'FFFF FFFF>

Bit	Abbreviation	After Reset	R	W	Description
31 to 0	TMnCNT	All 1	R	W	The value of the 32-bit counter



22.2.4 TMn Control Register (TMnCR)

The TMnCR register selects the counter clock and control the generations of interrupts when the TMnCNT counter underflows.



<After Reset: H'0000>

Bit	Abbreviation	After Reset	R	W	Description
15 to 9	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
8	UNF	0	R	*1	Underflow Flag
					Status flag that indicates the occurrence of a TMnCNT counter underflow.
					0: Indicates that a TMnCNT counter underflow has not occurred.
					1: Indicates that a TMnCNT counter underflow has occurred.
					[Condition for clearing to "0"]
					When "0" is written to the UNF bit
					[Condition for setting to "1"]
					When the TMnCNT counter underflows
7, 6	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
5	UNIE	0	R	W	Underflow Interrupt Control Bit
					Controls whether or not the underflow interrupt is enabled when the status flag UNF bit that indicates a TMnCNT counter underflow is set to "1".
					0: The underflow interrupt (TUNI) is disabled.
					1: The underflow interrupt (TUNI) is enabled.
4, 3	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".

Bit	Abbreviation	After Reset	R	W	Description
2 to 0	TPSC	000	R	W	Timer Prescaler
					These bits select the count clock for the TMnCNT counter.
					000: Counted by Pck/4
					001: Counted by Pck/16
					010: Counted by Pck/64
					011: Counted by Pck/256
					100: Counted by Pck/1024
					101: Setting prohibited
					110: Setting prohibited
					111: Setting prohibited

Note: *1 The original value is retained when "1" is written to this bit.

22.3 Operation

Each channel has a 32-bit timer/counter (TMnCNT) and a 32-bit TMn constant register (TMnCOR). The TMnCNT is a down counter which is decremented. This module supports a periodic counting operation based on an auto-reload function.

22.3.1 Counter Operation

When one of the TMSTR register STR2 to STR0 bits is set to "1", the TMnCNT counter for the corresponding channel starts to decrement. When the TMnCNT counter underflows, the corresponding TMnCR register UNF flag is set to "1". At this time, if the TMnCR register UNIE bit is "1", an interrupt request will be issued to the CPU. Also at this time, the value of the TMnCOR register will be loaded to the TMnCNT counter and the decrementing operation will continue (auto-reload function).

(1) Example of Count Operation Setting Procedure

Figure 22.2 shows an example of the count operation setting procedure.




Figure 22.2 Example of Count Operation Setting Procedure

(2) Auto-Reload Count Operation

Figure 22.3 shows the TMnCNT counter auto-reload operation.




Figure 22.3 TMnCNT Counter Auto-Reload Operation

(3) TMnCNT Counter Count Timing

Any of five count clocks (Pck/4, Pck/16, Pck/64, Pck/256, or Pck/1024) scaled from the peripheral clock can be selected as the count clock by the TMnCR register TPSC bits.

Figure 22.4 shows the timing in this case.




Figure 22.4 Count Timing when Operating on Internal Clock

22.4 Interrupts

The TMU interrupt is an underflow interrupt. Each channel can generate this underflow interrupt.

An underflow interrupt request is generated (for each channel) when both the UNF bit and the interrupt enable bit (UNIE) for that channel are set to "1".

The TMU interrupt sources are summarized in table 22.2.

Table 22.2 TMU Interrupt Sources

Channel	Interrupt Source	Description
0	TUNI0	Underflow interrupt 0
1	TUNI1	Underflow interrupt 1
2	TUNI2	Underflow interrupt 2



22.5 **Usage Notes**

22.5.1 **Register Writes**

When writing to a TMU register, timer count operation must be stopped by clearing the TMSTR register start bit (STR2 to STR0) for the corresponding channel.

Note, however, that the TMSTR register may be written and the TMnCR register UNF bit may be cleared while a count operation is in progress. When clearing a flag (UNF) during a count operation, be sure not to change the values of any other bits.

22.5.2 **Reading from TMnCNT Counter**

Reading from the TMnCNT counter is performed synchronously with the timer count operation. Note that when the timer count operation is performed simultaneously with reading from a register, the synchronous processing causes the TMnCNT counter value before the count-down operation to be read as the TMnCNT counter value.



Section 23 Serial Communication Interface with FIFO (SCIF)

This MCU has a four-channel (SCIF0 to SCIF3) serial communication interface with FIFO (SCIF) that supports both asynchronous and clock synchronous serial communication. It also has 16-stage FIFO registers for both transmission and reception independently for each channel that enable this MCU to perform efficient high-speed continuous communication. Note that the "i" used in the "SCi" register, pin, and signal names in this chapter indicates the numbers 0 to 3, corresponding to the four SCI channels.

23.1 Overview

- Asynchronous serial communication:
 - Serial data communication is performed by start-stop in character units. The SCIF can communicate with a universal asynchronous receiver/transmitter (UART), an asynchronous communication interface adapter (ACIA), or any other communications chip that employs a standard asynchronous serial system. There are eight selectable serial data communication formats.
 - Data length: 7 or 8 bits
 - Stop bit length: 1 or 2 bits
 - Parity: Even, odd, or none
 - Receive error detection: Parity, framing, and overrun errors
 - Break detection: Break is detected when a framing error is followed by at least one frame at the space 0 level ("L" level). It is also detected by reading the RxDi level directly from the SCi serial port register when a framing error occurs.
- Clock synchronous serial communication:
 - Serial data communication is synchronized with a clock signal. The SCIF can communicate with other chips having a clock synchronous communication function. There is one serial data communication format.
 - Data length: 8 bits
 - Receive error detection: Overrun errors
- Full duplex communication: The transmitting and receiving sections are independent, so the SCIF can transmit and receive simultaneously. Both sections use 16-stage FIFO buffering, so high-speed continuous data transfer is possible in both the transmit and receive directions.
- On-chip baud rate generator with selectable bit rates
- Internal or external transmit/receive clock source: From either baud rate generator (internal) or SCKi pin (external)
- Four types of interrupts: Transmit-FIFO-data-empty interrupt, break interrupt, receive-FIFO-data-full interrupt, and receive-error interrupts are requested independently.
- In asynchronous mode, on-chip modem control functions (using the RTSi# and CTSi# pins).
- The quantity of data in the transmit and SCi receive FIFO data registers and the number of receive errors of the SCi receive data in the receive FIFO data register can be ascertained.
- A time-out error (DR) can be detected when receiving in asynchronous mode.
- In asynchronous mode, the base clock frequency can be either 16 or 8 times the bit rate.
- When an internal clock is selected as a clock source and the SCKi pin is used as an input pin in asynchronous mode, either normal mode or double-speed mode can be selected for the baud rate generator.
- Maximum transfer rate in clock synchronous mode: 3.3 Mbps.
- Maximum transfer rate in asynchronous mode: 5 Mbps.






Figure 23.1 shows a block diagram of the SCIFi.

Figure 23.1 Block Diagram of SCIF

23.2 Input/Output Pins

Table 23.1 shows the pin configuration of the SCIFi.

Pin switching is required for pins which are multiplexed with other functions. For details, see section 18, I/O Ports and Pin Function Unit.

Table 23.1 Pin Configuration

Channel	Symbol	I/O	Function	
0 to 3	SCK0 to SCK3	I/O	Clock I/O	
	RXD0 to RXD3	Input	Receive data input	
	TXD0 to TXD3	Output	Transmit data output	
	RTS0# to RTS3#	I/O	Request to send	
	CTS0# to CTS3#	I/O	Clear to send	

23.3 Register Descriptions

Table 23.2 shows the SCIFi register configuration.

Table 23.2 Register Configuration

Register Name	Abbreviation	After Reset	P4 Address	Size	Page
SC0 Serial mode register	SC0SMR	H'0000	H'FFFF C000	16	23-7
SC0 Bit rate register	SC0BRR	H'FF	H'FFFF C004	8	23-18
SC0 Serial control register	SC0SCR	H'0000	H'FFFF C008	16	23-9
SC0 Transmit FIFO data register	SC0FTDR	Undefined	H'FFFF C00C	8	23-6
SC0 Serial status register	SC0FSR	H'0060	H'FFFF C010	16	23-12
SC0 Receive FIFO data register	SC0FRDR	Undefined	H'FFFF C014	8	23-5
SC0 FIFO control register	SC0FCR	H'0000	H'FFFF C018	16	23-23
SC0 FIFO data count set register	SC0FDR	H'0000	H'FFFF C01C	16	23-25
SC0 Serial port register	SC0SPTR	H'0050	H'FFFF C020	16	23-26
SC0 Line status register	SC0LSR	H'0000	H'FFFF C024	16	23-28
SC0 Serial extension mode register	SC0EMR	H'0000	H'FFFF C028	16	23-29
SC1 Serial mode register	SC1SMR	H'0000	H'FFFF C100	16	23-7
SC1 Bit rate register	SC1BRR	H'FF	H'FFFF C104	8	23-18
SC1 Serial control register	SC1SCR	H'0000	H'FFFF C108	16	23-9
SC1 Transmit FIFO data register	SC1FTDR	Undefined	H'FFFF C10C	8	23-6
SC1 Serial status register	SC1FSR	H'0060	H'FFFF C110	16	23-12
SC1 Receive FIFO data register	SC1FRDR	Undefined	H'FFFF C114	8	23-5
SC1 FIFO control register	SC1FCR	H'0000	H'FFFF C118	16	23-23
SC1 FIFO data count set register	SC1FDR	H'0000	H'FFFF C11C	16	23-25
SC1 Serial port register	SC1SPTR	H'0050	H'FFFF C120	16	23-26
SC1 Line status register	SC1LSR	H'0000	H'FFFF C124	16	23-28
SC1 Serial extension mode register	SC1EMR	H'0000	H'FFFF C128	16	23-29
SC2 Serial mode register	SC2SMR	H'0000	H'FFFF C200	16	23-7
SC2 Bit rate register	SC2BRR	H'FF	H'FFFF C204	8	23-18
SC2 Serial control register	SC2SCR	H'0000	H'FFFF C208	16	23-9
SC2 Transmit FIFO data register	SC2FTDR	Undefined	H'FFFF C20C	8	23-6
SC2 Serial status register	SC2FSR	H'0060	H'FFFF C210	16	23-12
SC2 Receive FIFO data register	SC2FRDR	Undefined	H'FFFF C214	8	23-5
SC2 FIFO control register	SC2FCR	H'0000	H'FFFF C218	16	23-23
SC2 FIFO data count set register	SC2FDR	H'0000	H'FFFF C21C	16	23-25
SC2 Serial port register	SC2SPTR	H'0050	H'FFFF C220	16	23-26
SC2 Line status register	SC2LSR	H'0000	H'FFFF C224	16	23-28
SC2 Serial extension mode register	SC2EMR	H'0000	H'FFFF C228	16	23-29
SC3 Serial mode register	SC3SMR	H'0000	H'FFFF C300	16	23-7
SC3 Bit rate register	SC3BRR	H'FF	H'FFFF C304	8	23-18
SC3 Serial control register	SC3SCR	H'0000	H'FFFF C308	16	23-9
SC3 Transmit FIFO data register	SC3FTDR	Undefined	H'FFFF C30C	8	23-6
SC3 Serial status register	SC3FSR	H'0060	H'FFFF C310	16	23-12

Register Name	Abbreviation	After Reset	P4 Address	Size	Page
SC3 Receive FIFO data register	SC3FRDR	Undefined	H'FFFF C314	8	23-5
SC3 FIFO control register	SC3FCR	H'0000	H'FFFF C318	16	23-23
SC3 FIFO data count set register	SC3FDR	H'0000	H'FFFF C31C	16	23-25
SC3 Serial port register	SC3SPTR	H'0050	H'FFFF C320	16	23-26
SC3 Line status register	SC3LSR	H'0000	H'FFFF C324	16	23-28
SC3 Serial extension mode register	SC3EMR	H'0000	H'FFFF C328	16	23-29

Note: • The P4 address applies when the P4 area of the virtual address space is used. When the upper three bits of the 32-bit P4 area address are cleared to "0", the result is an area 7 address. This address is used when accessing area 7 of the physical address space using the TLB.

23.3.1 SCi Receive Shift Register (SCiRSR)

The SCiRSR register is an internal register used to receive serial data. Data input at the RXDi pin is loaded into the SCiRSR register in the order received, LSB (bit 0) first, converting the data to parallel form. When one byte has been received, it is automatically transferred to the SCi receive FIFO data register (SCiFRDR).

The CPU cannot read or write to the SCiRSR register directly.

```
SC0 Receive Shift Register (SC0RSR)
SC1 Receive Shift Register (SC1RSR)
SC2 Receive Shift Register (SC2RSR)
SC3 Receive Shift Register (SC3RSR)

Bit: 7 6 5 4 3 2 1 0
```

After Reset: Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined

SCi Receive FIFO Data Register (SCiFRDR)

23.3.2

The SCiFRDR register is a 16-byte FIFO register that stores serial receive data. The SCIFi completes the reception of one byte of serial data by moving the received data from the SCi receive shift register (SCiRSR) into SCiFRDR for storage. Continuous reception is possible until 16 bytes are stored.

SCiFRDR is a read-only register; it cannot be written. If data is read when there is no receive data in the SCFRDR, the value is undefined.

When the SCiFRDR register has been filled with received data, subsequently received serial data will be lost.

```
SC0 Receive FIFO Data Register (SC0FRDR)
SC1 Receive FIFO Data Register (SC1FRDR)
SC2 Receive FIFO Data Register (SC2FRDR)
SC3 Receive FIFO Data Register (SC3FRDR)

Bit: 7 6 5 4 3 2 1 0

SCiFRDR

SC3FRDR
```

After Reset: Undefined Und

<After Reset: Undefined>

Bit	Abbreviation	After Reset	R	W	Description
7 to 0	SCiFRDR	Undefined	R	N	This is a 16-stage FIFO register that hold received serial data.



R01UH0286EJ0110

23.3.3 SCi Transmit Shift Register (SCiTSR)

The SCiTSR register is an internal register used to transmit serial data. The SCIFi loads transmit data from the SCi transmit FIFO data register (SCiFTDR) into the SCiTSR register, then transmits the data serially from the TXDi pin, LSB (bit 0) first. After transmitting one data byte, the SCIF automatically loads the next transmit data from the SCiFTDR register into SCiTSR and starts transmitting again.

The CPU cannot read from or write to the SCiTSR register directly.

```
SC0 Transmit Shift Register (SC0TSR)
SC1 Transmit Shift Register (SC1TSR)
SC2 Transmit Shift Register (SC2TSR)
SC3 Transmit Shift Register (SC3TSR)

Bit: 7 6 5 4 3 2 1 0
```

After Reset: Undefined Und

23.3.4 SCi Transmit FIFO Data Register (SCiFTDR)

The SCiFTDR register is a 16-byte FIFO register that stores data for serial transmission. When the SCiF detects that the SCi transmit shift register (SCiTSR) is empty, it moves transmit data written in the SCiFTDR register into the SCiTSR register and starts serial transmission. Continuous serial transmission is performed until there is no transmit data left in the SCiFTDR register. The SCiFTDR register is write-only register. Do not write to the SCiFTDR register when the value of the TE bit in SCiSCR is "0" (transmit operation disabled).

When the SCiFTDR register is full of transmit data (16 bytes), no more data can be written. If writing of new data is attempted, the data is ignored.

```
SC0 Transmit FIFO Data Register (SC0FTDR)

SC1 Transmit FIFO Data Register (SC1FTDR)

SC2 Transmit FIFO Data Register (SC2FTDR)

SC3 Transmit FIFO Data Register (SC3FTDR)

SC3 Transmit FIFO Data Register (SC3FTDR)

Bit: 7 6 5 4 3 2 1 0

SCiFTDR


After Reset: Undefined Undefin
```

<After Reset: Undefined>

Bit	Abbreviation	After Reset	R	W	Description
7 to 0	SCiFTDR	Undefined	R	W	This is a 16-stage FIFO register that hold serial transmit data.

23.3.5 SCi Serial Mode Register (SCiSMR)

The SCiSMR register specifies the SCIFi serial communication format and selects the clock source for the baud rate generator.




<After Reset: H'0000>

Bit	Abbreviation	After Reset	R	W	Description
15 to 8	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
7	CA	0	R	W	Communication Mode Bit
					Selects whether the SCIFi operates in asynchronous or clock synchronous mode.
					0: Asynchronous mode
					1: Clock synchronous mode
6	CHR	0	R	W	Character Length Bit
					Selects 7-bit or 8-bit data length in asynchronous mode. In the clock synchronous mode, the data length is always 8 bits, regardless of the CHR bit setting.
					0: 8-bit data
					1: 7-bit data*1
					Note: *1 When 7-bit data is selected, the MSB (bit 7) of the SCi transmit FIFO data register is not transmitted.
5	PE	0	R	W	Parity Enable Bit
					Selects whether to add a parity bit to transmit data and to check the parity of receive data, in asynchronous mode. In clock synchronous mode, a parity bit is neither added nor checked, regardless of the PE setting.
					0: Parity bit is not added or checked
					1: Parity bit is added or checked*1
					Note: *1 When PE is set to "1", an even or odd parity bit is added to transmit data, depending on the parity mode (OE) setting. Receive data parity is checked according to the even/odd (OE) mode setting.

Bit	Abbreviation	After Reset	R	w	Description
4	OE	0	R	W	Parity Mode Bit
					Selects even or odd parity when parity bits are added and checked. The OE setting is used only in asynchronous mode and only when the parity enable bit (PE) is set to "1" to enable parity addition and checking. The OE setting is ignored in clock synchronous mode, or in asynchronous mode when parity addition and checking is disabled. 0: Even parity* 1: Odd parity* Notes: *1 If even parity is selected, the parity bit is added to transmit data to make an even number of "1s" in the transmitted character and parity bit combined. Receive data is checked to see if it has an even number of "1s" in the received character and parity bit combined. *2 If odd parity is selected, the parity bit is added to transmit data to make an odd number of "1s" in the transmitted
					character and parity bit combined. Receive data is checked to see if it has an odd number of "1s" in the received
					character and parity bit combined.
3	STOP	0	R	W	Stop Bit Length Bit
					Selects one or two bits as the stop bit length in asynchronous mode. This setting is used only in asynchronous mode. It is ignored in clock synchronous mode because no stop bits are added.
					When receiving, only the first stop bit is checked, regardless of the STOP bit setting. If the second stop bit is "1", it is treated as a stop bit, but if the second stop bit is "0", it is treated as the start bit of the next incoming character.
					0: One stop bit When transmitting, a single "1" bit is added at the end of each transmitted character.
					1: Two stop bits When transmitting, two "1" bits are added at the end of each transmitted character.
2	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
1, 0	CKS	00	R	W	Clock Select Bits
					Select the internal clock source of the on-chip baud rate generator. For further information on the clock source, SCi bit rate register settings, and baud rate, see section 23.3.8, SCi Bit Rate Register (SCiBRR).
					00: Pck clock
					01: Pck/4 clock
					10: Pck/16 clock
					11: Pck/64 clock

23.3.6 SCi Serial Control Register (SCiSCR)

The SCiSCR register operates the SCIF transmitter/receiver, enables/disables interrupt requests, and selects the transmit/receive clock source.



<After Reset: H'0000>

Bit	Abbreviation	After Reset	R	W	Description
15 to 8	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
7	TIE	0	R	W	Transmit Interrupt Enable Bit
					Enables or disables the transmit-FIFO-data-empty interrupt (TXI) requested when the serial transmit data is transferred from the SCi transmit FIFO data register (SCiFTDR) to the SCi transmit shift register (SCiTSR), when the quantity of data in the SCi transmit FIFO register becomes less than the specified number of transmission triggers, and when the TDFE flag in the serial status register (SCiFSR) is set to "1". The TIE bit only enables or disables the TXI request. As long as TXI is not cancelled, the TXI interrupt is generated whenever the request is enabled.
					0: Transmit-FIFO-data-empty interrupt request (TXI) is disabled
					1: Transmit-FIFO-data-empty interrupt request (TXI) is enabled*1
					Note: *1 The TXI interrupt request can be cleared by writing a greater quantity of transmit data than the specified transmission trigger number to the SCiFTDR register and by clearing TDFE to "0" after reading "1" from TDFE, or can be cleared by clearing TIE to "0". For the relationship with the DMAC, see section 23.5, SCIFi Interrupt Sources and DMAC.

Bit	Abbreviation	After Reset	R	W	Description
6	RIE	0	R	W	Receive Interrupt Enable Bit
					Enables or disables the receive FIFO data full (RXI) interrupts requested when the RDF flag or DR flag in SCi serial status register (SCiFSR) is set to "1", receive-error (ERI) interrupts requested when the ER flag in the SCiFSR register is set to "1", and break (BRI) interrupts requested when the BRK flag in the SCiFSR register or the ORER flag in SCi line status register (SCiLSR) is set to "1". The RIE bit only enables or disables RXI, ERI, and BRI requests. As long as RXI, ERI, and BRI are not cleared, RXI, ERI, and BRI interrupts are generated when the requests are enabled.
					0: Receive FIFO data full interrupt (RXI), receive-error interrupt (ERI), and break interrupt (BRI) requests are disabled
					1: Receive FIFO data full interrupt (RXI), receive-error interrupt (ERI), and break interrupt (BRI) requests are enabled*1
					Note: *1 RXI interrupt requests can be cleared by reading the DR or RDF flag after it has been set to "1", then clearing the flag to "0", or by clearing RIE to "0". ERI or BRI interrupt requests can be cleared by reading the ER, BR or ORER flag after it has been set to "1", then clearing the flag to "0", or by clearing RIE and REIE to "0". For the relationship with the DMAC, see section 23.5, SCIFi Interrupt Sources and DMAC.
5	TE	0	R	W	Transmit Enable Bit
					Enables or disables the serial transmitter. Do not clear the TE bit during transmission.
					0: Transmitter disabled
					1: Transmitter enabled*1
					Note: *1 Serial transmission starts after writing of transmit data into the SCiFTDR register. Select the transmit format in the SCiSMR and SCiFCR registers and reset the transmit FIFO before setting TE to "1".
4	RE	0	R	W	Receive Enable Bit
					Enables or disables the serial receiver. Do not clear the RE bit during reception.
					0: Receiver disabled*1
					1: Receiver enabled* ²
					Notes:*1 Clearing RE to "0" does not affect the receive flags (DR, ER, BRK, RDF, FER, PER, and ORER). These flags retain their previous values.
					*2 Serial reception starts when a start bit is detected in asynchronous mode, or synchronous clock is detected in clock synchronous mode. Note that the following must be performed before setting the RE bit to "1": set the SCi serial mode register (SCiSMR) and the SCiFIFO control register (SCiFCR) as required, determine the reception format, and reset the receive FIFO.

Bit	Abbreviation	After Reset	R	W	Description
3	REIE	0	R	W	Receive Error Interrupt Enable Bit
					Enables or disables the receive-error (ERI) interrupts and break (BRI) interrupts. The setting of REIE bit is valid only when RIE bit is set to "0".
					Receive-error interrupt (ERI) and break interrupt (BRI) requests are disabled
					1: Receive-error interrupt (ERI) and break interrupt (BRI) requests are enabled*1
					Note: *1 ERI or BRI interrupt requests can be cleared by reading the ER, BR or ORER flag after it has been set to "1", then clearing the flag to "0", or by clearing RIE and REIE bits to "0". Even if RIE bit is set to "0", when REIE bit is set to "1", ERI or BRI interrupt requests are enabled. Set this bit to report ERI and BRI interrupt requests to the interrupt controller during DMA transfers. For the relationship with the DMAC, see section 23.5, SCIFi Interrupt Sources and DMAC.
2	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
1, 0	CKE	00	R	W	Clock Enable Bits
					Select the SCIFi clock source and enable or disable clock output from the SCKi pin. Depending on CKE bit, the SCKi pin can be used for serial clock output or serial clock input. If serial clock output is set in clock synchronous mode, set the CA bit in the SCiSMR register to "1", and then set CKE bit.
					Asynchronous mode
					00: Internal clock, SCKi pin used for input pin (input signal is ignored)
					01: Internal clock, SCKi pin used for clock output (The output clock frequency is either 16 or 8 times the bit rate.)
					 External clock, SCKi pin used for clock input (The input clock frequency is either 16 or 8 times the bit rate.)
					11: Setting prohibited
					Clock synchronous mode
					0x: Internal clock, SCKi pin used for serial clock output
					10: External clock, SCKi pin used for serial clock input
					11: Setting prohibited


Legend:

x: Don't care

23.3.7 SCi Serial Status Register (SCiFSR)

The upper 8 bits indicate the number of receive errors in the SCi receive FIFO data register, and the lower 8 bits indicate the status flag indicating SCIF operating state.

The value "1" cannot be written to the ER, TEND, TDFE, BRK, RDF, and DR status flags. Also note that these flags cannot be cleared unless the value "1" has been read out first. The PER bits, the PERNUM bits, the FER bit, and the FERNUM bits are read only and cannot be written.



<After Reset: H'0060>

Bit	Abbreviation	After Reset	R	W	Description
15 to 12	PERNUM	0000	R	0	Number of Parity Errors Bits
					Indicate the quantity of data including a parity error in the receive data stored in the SCi receive FIFO data register (SCiFRDR). The value indicated by bits 15 to 12 after the ER bit in the SCiFSR register is set, represents the number of parity errors in the SCiFRDR register. When parity errors have occurred in all 16-byte receive data in SCFRDR, the PERNUM bit shows "0000".
11 to 8	FERNUM	0000	R	0	Number of Framing Errors Bits
					Indicate the quantity of data including a framing error in the receive data stored in the SCi receive FIFO data register (SCiFRDR). The value indicated by bits 11 to 8 after the ER bit in the SCiFSR register is set, represents the number of framing errors in the SCiFRDR register. When framing errors have occurred in all 16-byte receive data in the SCFRDR register, the FERNUM bit shows "0000".

Bit	Abbreviation	After Reset	R	W	Description
7	ER	0	R	*1	Receive Error Flag
					Indicates the occurrence of a framing error, or of a parity error when receiving data that includes parity.*2
					0: Receiving is in progress or has ended normally
					Indicates that either a framing error or a parity error occurred during reception
					[Conditions for clearing to "0"]
					• ER is cleared to "0" when "0" is written after "1" is read from ER [Conditions for setting to "1"]
					 ER is set to "1" when the stop bit is "0" after checking whether or not the last stop bit of the received data is "1" at the end of one data receive operation*³
					 ER is set to "1" when the total number of "1s" in the receive data plus parity bit does not match the even/odd parity specified by the OE bit in the SCiSMR register
					Notes: *2 Clearing the RE bit to "0" in the SCiSCR register does not affect the ER bit, which retains its previous value. Even if a receive error occurs, the receive data is transferred to the SCiFRDR register and the receive operation is continued. Whether or not the data read from the SCiFRDR register includes a receive error can be detected by the FER and PER bits in the SCiFSR register.
					*3 In two stop bits mode, only the first stop bit is checked; the second stop bit is not checked.
6	TEND	1	R	*1	Transmit End Flag
					Indicates that when the last bit of a serial character was transmitted, the SCiFTDR register did not contain valid data, so transmission has ended.
					0: Transmission is in progress
					1: Transmission has completed
					[Condition for clearing to "0"]
					TEND is cleared to "0" when "0" is written after "1" is read from
					TEND after transmit data is written in the SCiFTDR register
					1: End of transmission
					[Conditions for setting to "1"]
					When the SCiSCR register TE bit is "0"
					 When there is no transmit data in the SCiFTDR register when the last bit in a one-byte serially transmitted character is transmitted

Bit	Abbreviation	After Reset	R	W	Description
5	TDFE	1	R	*1	Transmit FIFO Data Empty Flag
					Indicates that data has been transferred from the transmit FIFO data register (SCiFTDR) to the transmit shift register (SCiTSR), the quantity of data in the SCiFTDR register has become less than the transmission trigger number specified by the TTRG bit in the FIFO control register (SCiFCR), and writing of transmit data to the SCiFTDR register is enabled.
					The quantity of transmit data written to the SCiFTDR register is greater than the specified transmission trigger number
					1: Indicates that the number of transmit data items written to the SCiFTDR register is less than or equal to the specified transmit trigger count* ² .
					[Conditions for clearing to "0"]
					 TDFE is cleared to "0" when data exceeding the specified transmission trigger number is written to the SCiFTDR register after "1" is read from the TDFE flag and then "0" is written
					TDFE is cleared to "0" when DMAC is activated by transmit FIFO data empty interrupt (TXI) and write data exceeding the specified transmission trigger number to the SCiFTDR register [Conditions for setting to "1"]
					TDFE is set to "1" when the quantity of transmit data in the
					SCiFTDR register becomes less than or equal to the specified transmission trigger number as a result of transmission
					Note: *2 Since the SCiFTDR register is a 16-byte FIFO register, the maximum quantity of data that can be written when TDFE is "1" is "16 minus the specified transmission trigger number". If an attempt is made to write additional data, the data is ignored. The quantity of data in the SCiFTDR register is indicated by the upper 8 bits of the SCiFDR register.
4	BRK	0	R	*1	Break Detection Bit
					Indicates that a break signal has been detected in receive data.
					0: No break signal received
					1: A break signal was received*2
					[Conditions for clearing to "0"]
					BRK is cleared to "0" when "0" is written after "1" is read from BRK
					1: Break signal received
					[Condition for setting to "1"]
					BRK is set to "1" when data including a framing error is received,
					and then a framing error is followed by at least one frame at the space "0" level ("L" level)
					Note: *2 When a break is detected, transfer of the receive data (H'00) to the SCiFRDR register stops after detection. When the break ends and the receive signal becomes mark "1", the transfer of receive data resumes.

Bit	Abbreviation	After Reset	R	w	Description
3	FER	0	R	0	Framing Error Indication Flag
					Indicates a framing error in the data read from the next SCi receive FIFO data register (SCiFRDR) in asynchronous mode.
					0: No receive framing error occurred in the next data read from the SCiFRDR register
					Indicates that a framing error occurred for the next receive data that will be read from the SCiFRDR register
					[Conditions for clearing to "0"]
					• FER is cleared to "0" when no framing error is present in the next data read from the SCiFRDR register
					[Conditions for setting to "1"]
					• FER is set to "1" when a framing error is present in the next data
					read from the SCFRDR register
2	PER	0	R	0	Parity Error Indication Flag
					Indicates a parity error in the data read from the next SCi receive FIFO data register (SCiFRDR) in asynchronous mode.
					No receive parity error occurred in the next data read from the SCiFRDR register
					1: Indicates that a parity error occurred for the next receive data that will be read from the SCiFRDR register
					[Conditions for clearing to "0"]
					PER is cleared to "0" when no parity error is present in the next data read from the SCiFRDR register
					[Condition for setting to "1"]
					PER is set to "1" when a parity error is present in the next data read from the SCFRDR register

Bit	Abbreviation	After Reset	R	W	Description
1	RDF	0	R	*1	Receive FIFO Data Full Flag
					Indicates that receive data has been transferred to the SCi receive FIFO data register (SCiFRDR), and the quantity of data in the SCiFRDR register has become more than the receive trigger number specified by the RTRG bit in the SCi FIFO control register (SCiFCR).
					The quantity of transmit data written to the SCiFRDR register is less than the specified receive trigger number
					Indicates that the number of SCiFRDR register receive data items is greater than or equal to the specified receive trigger count [Conditions for clearing to "0"]
					 RDF is cleared to "0" when the SCiFRDR register is read until the quantity of receive data in the SCiFRDR register becomes less than the specified receive trigger number after "1" is read from RDF, and then "0" is written
					RDF is cleared to "0" when DMAC is activated by receive FIFO data full interrupt (RXI) and read the SCiFRDR register until the quantity of receive data in the SCiFRDR register becomes less than the specified receive trigger number [Condition for setting to "1"]
					RDF is set to "1" when a quantity of receive data more than or
					equal to the specified receive trigger number is stored in the SCiFRDR register* ²
					Note: *2 As the SCiFRDR register is a 16-byte FIFO register, the maximum quantity of data that can be read when RDF is "1" becomes the specified receive trigger number. If an attempt is made to read after all the data in the SCiFRDR register has been read, the data is undefined. The quantity of receive data in the SCiFRDR register is indicated by the lower 8 bits of the SCiFDR register.


Bit	Abbreviation	After Reset	R	w	Description
0	DR	0	R	*1	Receive Data Ready Flag
					Indicates that the quantity of data in the SCi receive FIFO data register (SCiFRDR) is less than the specified receive trigger number, and that the next data has not yet been received after the elapse of 15 ETU from the last stop bit in asynchronous mode. In clock synchronous mode, this bit is not set to 1.
					Receiving is in progress, or no receive data remains in the SCiFRDR register after receiving ended normally
					1: Indicates that the next receive data has not been received
					[Conditions for clearing to "0"]
					• After DR has been read out in the state where it is "1", read out all the receive data in the SCiFRDR register and write "0" to DR.
				When the DMAC is has been started by the receive FIFO data full interrupt (RXI) and all the receive data has been read out from the SCiFRDR register.	
					[Condition for setting to "1"]
					 DR is set to "1" when the SCiFRDR register contains less data than the specified receive trigger number, and the next data has not yet been received after the elapse of 15 ETU from the last stop bit.*2
					Note: *2 This is equivalent to 1.5 frames with the 8-bit, 1-stop-bit format. (ETU: elementary time unit = 1-bit transfer period)

Note: *1 Only "0" can be written to clear the flag after "1" is read.

23.3.8 SCi Bit Rate Register (SCiBRR)

The SCiBRR register is an 8-bit register that sets the serial transmission and reception bit rate in conjunction with the SCi serial mode register (SCiSMR) CKS bit and the SCi serial extended mode register (SCiEMR) BGDM and ABCS bits.

Each channel has independent baud rate generator control, so different values can be set in four channels.



<After Reset: H'FF>

Bit	Abbreviation	After Reset	R	W	Description
7 to 0	SCiBRR	All 1	R	W	Baud rate generator setting $(0 \le N \le 255)$

The SCiBRR register setting is calculated as follows:

• Asynchronous mode:

When baud rate generator operates in normal mode (when the BGDM bit of the SCiEMR regiater is "0"):

$$N = \frac{Pck}{64 \times 2^{2n-1} \times B} \times 10^6 - 1 \text{ (Operation on a base clock with a frequency of 16 times the bit rate)}$$

$$N = \frac{Pck}{32 \times 2^{2n-1} \times B} \times 10^6 - 1$$
 (Operation on a base clock with a frequency of 8 times the bit rate)

When baud rate generator operates in double speed mode (when the BGDM bit of the SCiEMR regiater is "1"):

$$N = \frac{Pck}{32 \times 2^{2n-1} \times B} \times 10^6 - 1 \text{ (Operation on a base clock with a frequency of 16 times the bit rate)}$$

$$N = \frac{Pck}{16 \times 2^{2n-1} \times B} \times 10^6 - 1 \text{ (Operation on a base clock with a frequency of 8 times the bit rate)}$$

• Clock synchronous mode:

$$N = \frac{Pck}{8 \times 2^{2n-1} \times B} \times 10^6 - 1$$

B: Bit rate (bits/s)

N: SCiBRR register setting for band rate generator $(0 \le N \le 255)$

(The setting must satisfy the electrical characteristics.)

Pck: Peripheral clock operating frequency (MHz)

n: Baud rate generator clock source (n = 0 to 3) (for the clock sources and values of n, see table 23.3.)

Table 23.3 SCiSMR Register Settings

n	Clock Source	SCiSMR register CKS field settings
0	Pck	00
1	Pck/4	01
2	Pck/16	10
3	Pck/64	11

The bit rate error in asynchronous mode is given by the following formula:

When baud rate generator operates in normal mode (the BGDM bit of the SCiEMR register is "0"):

Error (%) =
$$\left\{ \frac{Pck \times 10^6}{(N+1) \times B \times 64 \times \ 2^{2n-1}} - 1 \right\} \times 100$$
 (Operation on a base clock with a frequency of 16 times the bit rate)

When baud rate generator operates in double speed mode (the BGDM bit of the SCiEMR register is "1"):

Error (%) =
$$\left\{ \frac{\text{Pck} \times 10^6}{(\text{N} + 1) \times \text{B} \times 32 \times \ 2^{2\text{n-1}}} - 1 \right\} \times 100$$
 (Operation on a base clock with a frequency of 16 times the bit rate)

Error (%) =
$$\left\{ \frac{\text{Pck} \times 10^6}{(\text{N} + 1) \times \text{B} \times 16 \times \ 2^{2\text{n} - 1}} - 1 \right\} \times 100$$
 (Operation on a base clock with a frequency of 8 times the bit rate)

Table 23.4 shows the example of bit rate settings in asynchronous mode. Table 23.5 shows the example of bit rate settings in clock-synchronous mode.

Table 23.4 Example Bit Rate Settings in Asynchronous Mode

BGDM = "0" and ABCS = "1" in SCiEMR, or BGDM = "1"

	DM and	ABCS in S	SCIEMR = "0"		and	I ABCS = "	0" in SCiEMR	ВС	iDM and	ABCS in	SCIEMR = "1"	
Bit Rate (bps)	n	N	Error (%)	Actual Bit Rate	n	N	Error (%)	Actual Bit Rate	n	N	Error (%)	Actual Bit Rate
110	3	177	-0.25	109.73	_	_		_	_	_		
150	3	129	0.16	150.24	3	255	1.73	152.59	_	_	_	_
300	3	64	0.16	300.48	3	129	0.16	300.48	3	255	1.73	305.18
600	2	129	0.16	600.96	3	64	0.16	600.96	3	129	0.16	600.96
1200	2	64	0.16	1201.92	2	129	0.16	1201.92	3	64	0.16	1201.92
2400	1	129	0.16	2403.85	2	64	0.16	2403.85	2	129	0.16	2403.85
4800	1	64	0.16	4807.69	1	129	0.16	4807.69	2	64	0.16	4807.69
9600	0	129	0.16	9615.38	1	64	0.16	9615.38	1	129	0.16	9615.38
19200	0	64	0.16	19230.77	0	129	0.16	19230.77	1	64	0.16	19230.77
31250	0	39	0.00	31250.00	0	79	0.00	31250.00	0	159	0.00	31250.00
38400	0	32	-1.36	37878.79	0	64	0.16	38461.54	0	129	0.16	38461.54
57600	0	21	-1.36	56818.18	0	42	0.94	58139.53	0	86	-0.22	57471.26
62500	0	19	0.00	62500.00	0	39	0.00	62500.00	0	79	0.00	62500.00
115200	0	10	-1.36	113636.36	0	21	-1.36	113636.36	0	42	0.94	116279.07
125000	0	9	0.00	125000.00	0	19	0.00	125000.00	0	39	0.00	125000.00
250000	0	4	0.00	250000.00	0	9	0.00	250000.00	0	19	0.00	250000.00
500000	_	_	_	_	0	4	0.00	500000.00	0	9	0.00	500000.00
625000	0	1	0.00	625000.00	0	3	0.00	625000.00	0	7	0.00	625000.00
1000000	_	_	_	_	_	_	_	_	0	4	0.00	1000000.00
1250000	0	0	0.00	1250000.00	0	1	0.00	1250000.00	0	3	0.00	1250000.00
2500000	_	_	_	_	0	0	0.00	2500000.00	0	1	0.00	2500000.00

Notes: • Communication at the bit rates listed above is not guaranteed when the indicated settings are used. Make settings so as to satisfy the electrical characteristics of the MCU and the device being communicated with. In addition, make sure to evaluate and verify the environment of the system under development.

- n indicates the setting value of the clock select bits (CKS) in the SCiSMR register.
- N indicates the setting value of baud rate generator in the SCiBRR register.

Table 23.5 Example Bit Rate Settings in Clock-Synchronous Mode

Bit Rate (bps) n	N	Actual Bit Rate				
1000	3	155	1001.60			
2500	3	62	2480.16			
5000	2	124	5000.00			
10000	2	62	9920.63			
25000	1	99	25000.00			
50000	1	49	50000.00			
100000	0	99	100000.00			
250000	0	39	250000.00			
500000	0	19	500000.00			
1000000	0	9	1000000.00			
2000000	0	4	2000000.00			
2500000	0	3	2500000.00			
3333333	0	2	3333333.33			

Notes •

- Communication at the bit rates listed above is not guaranteed when the indicated settings are used. Make settings so as to satisfy the electrical characteristics of the MCU and the device being communicated with. In addition, make sure to evaluate and verify the environment of the system under development.
- n indicates the setting value of the clock select bits (CKS) in the SCiSMR register.
- N indicates the setting value of baud rate generator in the SCiBRR register.

Table 23.6 indicates the maximum bit rates in asynchronous mode when the baud rate generator is used. Table 23.7 lists the maximum bit rates in asynchronous mode when the external clock input is used. Table 23.8 lists the maximum bit rates in clock synchronous mode when the external clock input is used (when $t_{sevc} = 12tc (Pck)^{*1}$).

Note: *1 Make sure that the electrical characteristics of this MCU and that of a connected LSI are satisfied.

Table 23.6 Maximum Bit Rates for Various Frequencies with Baud Rate Generator (Asynchronous Mode)

			Settings		
Pck (MHz)	BGDM Bit	ABCS Bit	n	N	Maximum Bit Rate (bits/s)
40	0	0	0	0	1250000
		1	0	0	2500000
	1	0	0	0	2500000
		1	0	0	5000000

 Table 23.7
 Maximum Bit Rates with External Clock Input (Asynchronous Mode)

Pck (MHz)	External Input Clock (MHz)	ABCS Bit Settings	Maximum Bit Rate (bits/s)
40	10	0	625000
		1	1250000


Table 23.8 Maximum Bit Rates with External Clock Input (Clock Synchronous Mode, $t_{Scyc} = 12tc$ (Pck))

Pck (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bits/s)
40	3.3333333	3333333.3



23.3.9 SCi FIFO Control Register (SCiFCR)

The SCiFCR register resets the quantity of data in the SCi transmit and receive FIFO data registers, sets the trigger data quantity, and contains an enable bit for loop-back testing.



<After Reset: H'0000>


Bit	Abbreviation	After Reset	R	W	Description	
15 to 11	_	All 0	0	0	Reserved Bits	
					These bits are always read as "0". T	he write value should always be "0".
10 to 8	RSTRG	000	R	W	RTS# Output Active Trigger Bits	
					When the quantity of receive data in (SCiFRDR) becomes more than or eRTSi# signal is set to "H" level.	
					000: 15	
					001: 1	
					010: 4	
					011: 6	
					100: 8	
					101: 10	
					110: 12	
					111: 14	
7, 6	RTRG	00	R	W	Receive FIFO Data Trigger Bits	
					Set the quantity of receive data which flag in the SCi serial status register (when the quantity of receive data status (SCiFRDR) is increased more than a shown below.	(SCiFSR). The RDF flag is set to "1" pred in the SCi receive FIFO register
					Asynchronous mode	Clock synchronous mode
					00: 1	00: 1
					01: 4	01: 2
					10: 8	10: 8
					11: 14	11: 14
					"1", CPU must read the rec	, to transfer the receive data using per number to "1". If set to other than eive data left in the SCiFRDR terrupt is not generated when the less than the received trigger

Bit	Abbreviation	After Reset	R	w	Description
5, 4	TTRG	00	R	W	Transmit FIFO Data Trigger Bits
					Set the quantity of remaining transmit data which sets the transmit FIFO data register empty (TDFE) flag in the SCi serial status register (SCiFSR). The TDFE flag is set to "1" when the quantity of transmit data in the SCi transmit FIFO data register (SCiFTDR) becomes less than or equal to the set trigger number shown below.
					00: 8 (8)
					01: 4 (12)
					10: 2 (14)
					11: 0 (16)
					Note: • Values in parentheses mean the number of empty bytes in the SCiFTDR register when the TDFE flag is set to "1".
3	MCE	0	R	W	Modem Control Enable Bit
					Enables modem control signals CTSi# and RTSi#.
					For channels 0 to 2 in clock synchronous mode, MCE bit should always be "0".
					0: Modem signal disabled*1
					1: Modem signal enabled
					Note: *1 CTSi# is fixed at active "L" regardless of the input value, and RTSi# is also fixed at "L" level.
2	TFRST	0	R	W	SCi Transmit FIFO Data Register Reset Bit
					Disables the transmit data in the SCi transmit FIFO data register and resets the data to the empty state.
					0: Reset operation disabled*1
					1: Reset operation enabled
					Note: *1 Reset operation is executed by a hardware reset.
1	RFRST	0	R	W	SCi Receive FIFO Data Register Reset Bit
					Disables the receive data in the SCi receive FIFO data register and resets the data to the empty state.
					0: Reset operation disabled*1
					1: Reset operation enabled
					Note: *1 Reset operation is executed by a hardware reset.
0	LOOP	0	R	W	Loop-Back Test Bit
					Internally connects the transmit output pin (TXDi) and receive input pin (RXDi) and internally connects the RTSi# pin and CTSi# pin and enables loop-back testing.
					0: Loop back test disabled
					1: Loop back test enabled

23.3.10 SCi FIFO Data Count Set Register (SCiFDR)

The SCiFDR register indicates the number of data items stored in the SCi transmit FIFO data register (SCiFTDR) and the SCi receive FIFO data register (SCiFRDR).

It indicates the quantity of transmit data in the SCiFTDR register with the upper 8 bits, and the quantity of receive data in the SCiFRDR register with the lower 8 bits. The SCiFDR register is a read-only register.




<After Reset: H'0000>

Bit	Abbreviation	After Reset	R	W	Description
15 to 13	_	All 0	0	Ν	Reserved Bits
					These bits are always read as "0".
12 to 8	Т	00000	R	N	T4 to T0 bits indicate the quantity of non-transmitted data stored in the SCiFTDR register. "H'00" means no transmit data, and "H'10" means that the SCiFTDR register is full of transmit data.
7 to 5	_	All 0	0	Ν	Reserved Bits
					These bits are always read as "0".
4 to 0	R	00000	R	N	R4 to R0 bits indicate the quantity of receive data stored in the SCiFRDR register. "H'00" means no receive data, and "H'10" means that the SCiFRDR register full of receive data.

23.3.11 SCi Serial Port Register (SCiSPTR)

The SCiSPTR register controls input/output and data of pins multiplexed to SCIFi function. Bits 7 and 6 can control input/output data of RTSi# pin. Bits 5 and 4 can control input/output data of CTSi# pin. Bits 3 and 2 can control input/output data of SCKi pin. Bits 1 and 0 can input data from RXDi pin and output data to TXDi pin, so they control break of serial transmitting/receiving.




<After Reset: H'0050>

Bit	Abbreviation	After Reset	R	W	Description
15 to 8	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
7	RTSIO	0	R	W	RTS# Port Input/Output Bit
					Indicates input or output of the serial port RTSi# pin. When the RTSi# pin is actually used as a port outputting the RTSDT bit value, the MCE bit in the SCiFCR register should be cleared to "0".
					0: RTSDT bit value not output to RTSi# pin
					1: RTSDT bit value output to RTSi# pin
6	RTSDT	1	R	W	RTS# Port Data Bit
					Indicates the input/output data of the serial port RTSi# pin. Input/output is specified by the RTSIO bit. For output, the RTSDT bit value is output to the RTSi# pin. The RTSi# pin status is read from the RTSDT bit regardless of the RTSIO bit setting. However, RTSi# input/output must be set in the pin function unit.
					0: Input/output data is "L" level
					1: Input/output data is "H" level
5	CTSIO	0	R	W	CTS# Port Input/Output Bit
					Indicates input or output of the serial port CTSi# pin. When the CTSi# pin is actually used as a port outputting the CTSDT bit value, the MCE bit in the SCiFCR register should be cleared to "0".
					0: CTSDT bit value not output to CTSi# pin
					1: CTSDT bit value output to CTSi# pin
4	CTSDT	1	R	W	CTS# Port Data Bit
					Indicates the input/output data of the serial port CTSi# pin. Input/output is specified by the CTSIO bit. For output, the CTSDT bit value is output to the CTSi# pin. The CTSi# pin status is read from the CTSDT bit regardless of the CTSIO bit setting. However, CTSi# input/output must be set in the pin function unit.
					0: Input/output data is "L" level
					1: Input/output data is "H" level

Bit	Abbreviation	After Reset	R	w	Description
3	SCKIO	0	R	W	SCK Port Input/Output Bit
					Indicates input or output of the serial port SCKi pin. When the SCKi pin is actually used as a port outputting the SCKDT bit value, the CKE bit in the SCiSCR register should be cleared to "00".
					0: SCKDT bit value not output to SCKi pin
					1: SCKDT bit value output to SCKi pin
2	SCKDT	0	R	W	SCK Port Data Bit
					Indicates the input/output data of the serial port SCKi pin. Input/output is specified by the SCKIO bit. For output, the SCKDT bit value is output to the SCK pin. The SCKi pin status is read from the SCKDT bit regardless of the SCKIO bit setting. However, SCKi input/output must be set in the pin function unit.
					0: Input/output data is "L" level
					1: Input/output data is "H" level
1	SPB2IO	0	R	W	Serial Port Break Input/Output Bit
					Indicates output condition of the serial port TXDi pin. When the TXDi pin is actually used as a port outputting the SPB2DT bit value, the TE bit in the SCiSCR register should be cleared to "0".
					0: SPB2DT bit value not output to TXDi pin
					1: SPB2DT bit value output to TXDi pin
0	SPB2DT	0	R	W	Serial Port Break Data Bit Indicates the input data of the RXDi pin and the output data of the TXDi pin used as serial ports. Input/output is specified by the SPB2IO bit. When the TXDi pin is set to output, the SPB2DT bit value is output to the TXDi pin. The RXDi pin status is read from the SPB2DT bit regardless of the SPB2IO bit setting. However, RXDi input and TXDi output must be set in the pin function unit. 0: Input/output data is "L" level 1: Input/output data is "H" level

23.3.12 SCi Line Status Register (SCiLSR)

The SCiLSR register indicates an abnormal termination due to the occurrence of an overrun error during reception. The value "1" cannot be written to the ORER bit status flag. To clear this bit to "0", a "1" must be read out in advance.




<After Reset: H'0000>

Bit	Abbreviation	After Reset	R	W	Description
15 to 1	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
0	ORER	0	R	*1	Overrun Error Flag
					Indicates the occurrence of an overrun error.
					0: Receiving is in progress or has ended normally*2
					1: Indicates that an overrun error occurred during reception*3
					[Conditions for clearing to "0"]
					 ORER is cleared to "0" when "0" is written after "1" is read from ORER.
					[Condition for setting to "1"]
					ORER is set to "1" when the next serial reception is completed while the receive FIFO contains 16-byte receive data.
					Notes: *2 Clearing the RE bit to "0" in the SCiSCR register does not affect the ORER bit, which retains its previous value.
					*3 The SCi receive FIFO data register (SCiFRDR) retains the data before an overrun error has occurred, and the next received data is discarded. When the ORER bit is set to "1", the SCIF cannot continue the next serial reception.

Note: *1 This flag can only be cleared by first reading the value "1" and only then writing a "0".

23.3.13 SCi Serial Extension Mode Register (SCiEMR)

Setting the BGDM bit in this register to "1" allows the baud rate generator in the SCIFi operates in double-speed mode when asynchronous mode is selected (by setting the CA bit in the SCiSMR register to "0") and an internal clock is selected as a clock source and the SCKi pin is set as an input pin (by setting the CKE bit in the SCiSCR register to "00"). Also, the basic clock for the 1-bit period in asynchronous mode by changing the ABCS bit setting.



<After Reset: H'0000>

Bit	Abbreviation	After Reset	R	W	Description
15 to 8	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
7	BGDM	0	R	W	Baud Rate Generator Double-Speed Mode Bit
					When the BGDM bit is set to "1", the baud rate generator in the SCIFi operates in double-speed mode. This bit is valid only when asynchronous mode is selected by setting the CA bit in the SCiSMR register to "0" and an internal clock is selected as a clock source and the SCKi pin is set as an input pin by setting the CKE bit in the SCiSCR register to "00". In other settings, use normal mode.
					0: Normal mode
					1: Double-speed mode
6 to 1	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
0	ABCS	0	R	W	Base Clock Select in Asynchronous Mode Bit
					This bit selects the base clock frequency within a bit period in asynchronous mode. This bit is valid only in asynchronous mode (when the CA bit in the SCiSMR register is "0").
					0: Base clock frequency is 16 times the bit rate
					1: Base clock frequency is 8 times the bit rate

23.4 Operation

23.4.1 Overview

For serial communication, the SCIFi has an asynchronous mode in which characters are synchronized individually, and a clock synchronous mode in which communication is synchronized with clock pulses.

The SCIF has a 16-stage FIFO buffer for both transmission and reception respectively, reducing the overhead of the CPU, and enabling continuous high-speed communication. Furthermore, each channel has RTSi# and CTSi# signals to be used as modem control signals.

The transmission format is selected in the SCi serial mode register (SCiSMR), as shown in table 23.9. The SCIFi clock source is selected by the combination of the CKE bit in the SCi serial control register (SCiSCR), as shown in table 23.10.

(1) Asynchronous Mode

- Data length is selectable: 7 or 8 bits
- Parity bit and stop bit length (1 or 2 bits) are selectable respectively. The combination of the preceding selections constitutes the communication format and character length.
- In receiving, it is possible to detect framing errors, parity errors, receive FIFO data full, overrun errors, receive data ready, and breaks.
- The number of stored data bytes is indicated for both the transmit and receive FIFO registers.
- An internal or external clock can be selected as the SCIFi clock source.
 - When an internal clock is selected, the SCIFi operates using the clock of on-chip baud rate generator.
 - When an external clock is selected, the external clock input must have a frequency 16 or 8 times the bit rate. (The on-chip baud rate generator is not used.)

(2) Clock Synchronous Mode

- The transmission/reception format has a fixed 8-bit data length.
- In receiving, it is possible to detect overrun errors (ORER).
- An internal or external clock can be selected as the SCIFi clock source.
 - When an internal clock is selected, the SCIFi operates using the clock of the on-chip baud rate generator, and outputs this clock to external devices as the synchronous clock.
 - When an external clock is selected, the SCIF operates on the input external synchronous clock not using the onchip baud rate generator.



R01UH0286EJ0110

1

Х

Х

Table 23.9 SCiSMR Register Settings and SCIFi Communication Formats

SCIFi Communication Format SCiSMR Register Settings Bit 7 Bit 6 Bit 5 Bit 3 **CHR** PΕ **STOP** Mode **Data Length Parity Bit** Stop Bit Length 0 0 0 0 Asynchronous 8 bits Not set 1 bit 1 2 bits 1 0 Set 1 bit 1 2 bits 1 0 0 7 bits Not set 1 bit 1 2 bits 1 0 Set 1 bit

8 bits

2 bits

None

Not set

Legend:

x: Don't care

Table 23.10 SCiSMR and SCiSCR Register Settings and SCIFi Clock Source Selection

Clock synchronous

SCiSMR Register	SCiSCR Register			
Bit 7 CA	Bit 1, 0 CKE	Mode	Clock Source	SCKi Pin Function
0	00	Asynchronous	Internal	SCIFi does not use the SCKi pin
	01	_		Outputs a clock with a frequency 16 or 8 times the bit rate
	10	_	External	Inputs a clock with frequency 16 or 8 times the bit rate
	11		Setting prohibited	
1	0x	Clock	Internal	Outputs the serial clock
	10	synchronous	External	Inputs the serial clock
	11		Setting prohibited	1

Note: • When using the baud rate generator in double-speed mode (BGMD = "1"), select asynchronous mode by setting the CA bit to "0", and select an internal clock as a clock source and the SCKi pin is not used (CKE = "00").

Legend:

x: Don't care



23.4.2 Operation in Asynchronous Mode

In asynchronous mode, each transmitted or received character begins with a start bit and ends with a stop bit. Serial communication is synchronized one character at a time.

The transmitting and receiving sections of the SCIFi are independent, so full duplex communication is possible. The transmitter and receiver are 16-byte FIFO buffered, so data can be written and read while transmitting and receiving are in progress, enabling continuous transmitting and receiving.

Figure 23.2 shows the general format of asynchronous serial communication.

In asynchronous serial communication, the communication line is normally held in the mark ("H" level) state. The SCIF monitors the line and starts serial communication when the line goes to the space ("L" level) state, indicating a start bit. One serial character consists of a start bit ("L" level), data (LSB first), parity bit ("H" level or "L" level), and stop bit ("H" level), in that order.

When receiving in asynchronous mode, the SCIFi synchronizes at the falling edge of the start bit. The SCIFi samples each data bit on the eighth or fourth pulse of a clock with a frequency 16 or 8 times the bit rate. Receive data is latched at the center of each bit.




Figure 23.2 Example of Data Format in Asynchronous Communication (8-Bit Data with Parity and Two Stop Bits)



R01UH0286EJ0110

(1) Transmit/Receive Formats

Table 23.11 lists the eight communication formats that can be selected in asynchronous mode. The format is selected by settings in the serial mode register (SCiSMR).

Serial Transmit/Receive Format and Frame Length

Table 23.11 Serial Communication Formats (Asynchronous Mode)

SCiSMR Register Settings

		9-												
CHR	PE	STOP	1	2	3	4	5	6	7	8	9	10	11	12
0	0	0	START				8-bi	t data				STOP]	
0	0	1	START				8-bi	t data				STOP	STOP	
0	1	0	START				8-bi	t data				Р	STOP	
0	1	1	START				8-bi	t data				Р	STOP	STOP
1	0	0	START				7-bit dat	a			STOP			
1	0	1	START				7-bit dat	a			STOP	STOP		
1	1	0	START				7-bit dat	a			Р	STOP		
1	1	1	START				7-bit dat	a			Р	STOP	STOP	

Legend:

START: Start bit STOP: Stop bit P: Parity bit

(2) Clock

Either an internal clock generated by the on-chip baud rate generator or an external clock input to the SCKi pin can be selected as the SCIFi transmit/receive clock by the SCiSMR register CA bit and the SCi serial control register (SCiSCR) CKE bit. For clock source selection, refer to table 23.10.

When an external clock is input at the SCKi pin, it must have a frequency equal to 16 or 8 times the desired bit rate.

When the SCIFi operates on an internal clock, it can output a clock signal on the SCKi pin. The frequency of this output clock is 16 or 8 times the desired bit rate.



(3) Transmitting and Receiving Data

• SCIFi Initialization (Asynchronous Mode)

Before transmitting or receiving, clear the TE and RE bits to "0" in the SCi serial control register (SCiSCR), then initialize the SCIFi as follows.

When changing the operation mode or the communication format, always clear the TE and RE bits to "0" before following the procedure given below. Clearing TE bit to "0" initializes the SCi transmit shift register (SCiTSR). Clearing TE and RE bits to "0", however, does not initialize the SCi serial status register (SCiFSR), SCi transmit FIFO data register (SCiFTDR), or receive SCiFIFO data register (SCiFRDR), which retain their previous contents. Clear TE bit to "0" after all transmit data has been transmitted and the TEND flag in the SCiFSR register is set. The TE bit can be cleared to "0" during transmission, but the transmit data goes to the mark state after the bit is cleared to "0". Set the TFRST bit in the SCiFCR register to "1" and reset the SCiFTDR register before TE bit is set again to start transmission.

When an external clock is used, the clock should not be stopped during initialization or subsequent operation. SCIFi operation becomes unreliable if the clock is stopped.

Figure 23.3 shows a sample flowchart for initializing the SCIFi.




Figure 23.3 Sample Flowchart for SCIF Initialization

Transmitting Serial Data (Asynchronous Mode)
 Figure 23.4 shows a sample flowchart for serial transmission.
 Use the following procedure for serial data transmission after enabling the SCIFi for transmission.




Figure 23.4 Sample Flowchart for Transmitting Serial Data

In serial transmission, the SCIFi operates as described below.

- 1. When data is written into the SCi transmit FIFO data register (SCiFTDR), the SCIFi transfers the data from the SCiFTDR register to the SCi transmit shift register (SCiTSR). Confirm that the TDFE flag in the SCi serial status register (SCiFSR) is set to "1" before writing transmit data to the SCiFTDR register. The number of data bytes that can be written is (16 transmit trigger setting).
- 2. When data is transferred from the SCiFTDR register to the SCiTSR register and transmission is started, consecutive transmit operations are performed until there is no transmit data left in the SCiFTDR register. When the number of transmit data bytes in the SCiFTDR register falls below the transmit trigger number set in the SCiFIFO control register (SCiFCR), the TDFE flag is set. If the TIE bit in the SCi serial control register (SCiSCR) is set to "1" at this time, a transmit-FIFO-data-empty interrupt (TXI) request is generated.

The serial transmit data is sent from the TXDi pin in the following order.

- A. Start bit: One-bit "0" is output.
- B. Transmit data: 8-bit or 7-bit data is output in LSB-first order.
- C. Parity bit: One parity bit (even or odd parity) is output. (A format in which a parity bit is not output can also be selected.)
- D. Stop bit(s): One or two "1" bits (stop bits) are output.
- E. Mark state: "1" is output continuously until the start bit that starts the next transmission is sent.
- 3. The SCIFi checks the SCiFTDR register transmit data at the timing for sending the stop bit. If data is present, the data is transferred from the SCiFTDR register to the SCiTSR register, the stop bit is sent, and then serial transmission of the next frame is started.

Figure 23.5 shows an example of the operation for transmission.




Figure 23.5 Example of Transmit Operation (8-Bit Data, Parity, 1 Stop Bit)

4. When modem control is enabled, transmission can be stopped and restarted in accordance with the CTSi# input value. When CTSi# is set to "H" level, if transmission is in progress, the line goes to the mark state after transmission of one frame. When CTSi# is set to "L" level, the next transmit data is output starting from the start bit.



Figure 23.6 shows an example of the operation when modem control is used.




Figure 23.6 Example of Operation Using Modem Control (CTSi#)

Receiving Serial Data (Asynchronous Mode)
 Figures 23.7 and 23.8 show sample flowcharts for serial reception.
 Use the following procedure for serial data reception after enabling the SCIFi for reception.




Figure 23.7 Sample Flowchart for Receiving Serial Data (1)




Figure 23.8 Sample Flowchart for Receiving Serial Data (2)

In serial reception, the SCIFi operates as described below.

- 1. The SCIFi monitors the transmission line, and if a "0" start bit is detected, performs internal synchronization and starts reception.
- 2. The received data is stored in the SCiRSR register in LSB-to-MSB order.
- 3. The parity bit and stop bit are received.

After receiving these bits, the SCIFi carries out the following checks.

- A. Stop bit check: The SCIF checks whether the stop bit is "1". If there are two stop bits, only the first is checked.
- B. The SCIF checks whether receive data can be transferred from the SCi receive shift register (SCiRSR) to the SCiFRDR register.
- C. Overrun check: The SCIF checks that the ORER flag is "0", indicating that the overrun error has not occurred.
- D. Break check: The SCIF checks that the BRK flag is "0", indicating that the break state is not set.

If all the above checks are passed, the receive data is stored in the SCiFRDR register.

Note: • When a parity error or a framing error occurs, reception is not suspended.

4. If the RIE bit in the SCiSCR register is set to "1" when the RDF or DR flag changes to "1", a receive-FIFO-data-full interrupt (RXI) request is generated. If the RIE bit or the REIE bit in the SCiSCR register is set to "1" when the ER flag changes to "1", a receive-error interrupt (ERI) request is generated. If the RIE bit or the REIE bit in the SCiSCR register is set to "1" when the BRK or ORER flag changes to "1", a break reception interrupt (BRI) request is generated.

Figure 23.9 shows an example of the operation for reception.




Figure 23.9 Example of SCIFi Receive Operation (8-Bit Data, Parity, 1 Stop Bit)

5. When modem control is enabled, the RTSi# signal is output when the SCiFRDR register is empty. When RTSi# is "L" level, reception is possible. When RTSi# is "H" level, this indicates that the SCiFRDR register exceeds the number set for the RTSi# output active trigger.

Figure 23.10 shows an example of the operation when modem control is used.




Figure 23.10 Example of Operation Using Modem Control (RTSi#)

23.4.3 Operation in Clock Synchronous Mode

In clock synchronous mode, the SCIFi transmits and receives data in synchronization with clock pulses. This mode is suitable for high-speed serial communication.

The SCIFi transmitter and receiver are independent, so full-duplex communication is possible while sharing the same clock. The transmitter and receiver are also 16-byte FIFO buffered, so continuous transmitting or receiving is possible by reading or writing data while transmitting or receiving is in progress.

Figure 23.11 shows the general format in clock synchronous serial communication.




Figure 23.11 Data Format in Clock Synchronous Communication

In clock synchronous serial communication, each data bit is output on the communication line from one falling edge of the serial clock to the next. Data is guaranteed valid at the rising edge of the serial clock.

In each character, the serial data bits are transmitted in order from the LSB (first) to the MSB (last). After output of the MSB, the communication line remains in the state of the MSB.

In clock synchronous mode, the SCIFi receives data by synchronizing with the rising edge of the serial clock.

(1) Transmit/Receive Formats

The data length is fixed at eight bits. No parity bit can be added.

(2) Clock

An internal clock generated by the on-chip baud rate generator by the setting of the CA bit in the SCiSMR register and CKE bit in the SCiSCR register, or an external clock input from the SCKi pin can be selected as the SCIF transmit/receive clock.

When the SCIF operates on an internal clock, it outputs the clock signal at the SCKi pin. Eight clock pulses are output per transmitted or received character. When the SCIF is not transmitting or receiving, the clock signal remains in the "H" state. When only receiving, the clock signal outputs while the RE bit in the SCiSCR register is "1" and the number of data in receive FIFO is more than the receive FIFO data trigger number.

(3) Transmitting and Receiving Data

• SCIFi Initialization (Clock Synchronous Mode)

Before transmitting, receiving, or changing the mode or communication format, the software must clear the TE and RE bits to "0" in the SCi serial control register (SCiSCR), then initialize the SCIF. Clearing TE to "0" initializes the SCi transmit shift register (SCiTSR). Clearing RE to "0", however, does not initialize the RDF, PER, FER, and ORER flags and SCi receive data register (SCiRDR), which retain their previous contents.



Figure 23.12 shows a sample flowchart for initializing the SCIFi.




Figure 23.12 Sample Flowchart for SCIFi Initialization

Transmitting Serial Data (Clock Synchronous Mode)
 Figure 23.13 shows a sample flowchart for transmitting serial data.
 Use the following procedure for serial data transmission after enabling the SCIFi for transmission.





Figure 23.13 Sample Flowchart for Transmitting Serial Data

In serial transmission, the SCIFi operates as described below.

- 1. When data is written into the SCi transmit FIFO data register (SCiFTDR), the SCIFi transfers the data from the SCiFTDR register to the SCi transmit shift register (SCiTSR). Confirm that the TDFE flag in the SCi serial status register (SCiFSR) is set to "1" before writing transmit data to the SCiFTDR register. The number of data bytes that can be written is (16 transmit trigger setting).
- 2. When data is transferred from the SCiFTDR register to the SCiTSR register and transmission is started, consecutive transmit operations are performed until there is no transmit data left in the SCiFTDR register. When the number of transmit data bytes in the SCiFTDR register falls below the transmit trigger number set in the SCiFIFO control register (SCiFCR), the TDFE flag is set. If the TIE bit in the SCi serial control register (SCiSCR) is set to "1" at this time, a transmit-FIFO-data-empty interrupt (TXI) request is generated.
 - If clock output mode is selected, the SCIFi outputs eight synchronous clock pulses. If an external clock source is selected, the SCIFi outputs data in synchronization with the input clock. Data is output from the TXDi pin in order from the LSB (bit 0) to the MSB (bit 7).
- 3. The SCIF checks the SCiFTDR register transmit data at the timing for sending the MSB (bit 7). If data is present, the data is transferred from the SCiFTDR register to the SCiTSR register, and then serial transmission of the next frame is started. If there is no data, the TXDi pin holds the state after the TEND flag in the SCiFSR register is set to "1" and the MSB (bit 7) is sent.
- 4. After the end of serial transmission, the SCKi pin is held in the "H" state.








Figure 23.14 Example of SCIFi Transmit Operation

• Receiving Serial Data (Clock Synchronous Mode)

Figures 23.15 and 23.16 show sample flowcharts for receiving serial data. Use the following procedure for serial data reception after enabling the SCIFi for reception.

When switching from asynchronous mode to clock synchronous mode without SCIFi initialization, make sure that ORER, PER, and FER flags are cleared to "0".




Figure 23.15 Sample Flowchart for Receiving Serial Data (1)




Figure 23.16 Sample Flowchart for Receiving Serial Data (2)

In serial reception, the SCIFi operates as described below.

- 1. The SCIFi synchronizes with serial clock input or output and starts the reception.
- 2. Receive data is shifted into the SCi receive shift register (SCiRSR) in order from the LSB to the MSB. After receiving the data, the SCiFi checks the receive data can be loaded from the SCiRSR register into the SCiFRDR register or not. If this check is passed, the RDF flag is set to "1" and the SCiF stores the received data in the SCiFRDR register. If the check is not passed (overrun error is detected), further reception is prevented.
- 3. After setting RDF to "1", if the receive FIFO data full interrupt enable bit (RIE) is set to "1" in the SCi serial control register (SCiSCR), the SCIF requests a receive-data-full interrupt (RXI). If the ORER bit is set to "1" and the receive-data-full interrupt enable bit (RIE) or the receive error interrupt enable bit (REIE) in the SCiSCR register is also set to "1", the SCIF requests a break interrupt (BRI).

Figure 23.17 shows an example of SCIFi receive operation.




Figure 23.17 Example of SCIFi Receive Operation

Transmitting and Receiving Serial Data Simultaneously (Clock Synchronous Mode)
 Figure 23.18 shows a sample flowchart for transmitting and receiving serial data simultaneously.
 Use the following procedure for the simultaneous transmission/reception of serial data, after enabling the SCIFi for transmission/reception.




Figure 23.18 Sample Flowchart for Transmitting/Receiving Serial Data

23.5 SCIFi Interrupt Sources and DMAC

The SCIFi has four interrupt sources: transmit-FIFO-data-empty (TXI), receive-error (ERI), receive FIFO data full (RXI), and break (BRI).

Table 23.12 shows the interrupt sources and their order of priority. The interrupt sources are enabled or disabled by means of the TIE, RIE, and REIE bits in the SCiSCR register. A separate interrupt request is sent to the interrupt controller for each of these interrupt sources.

When TXI is enabled with the TIE bit, a TXI interrupt request and a transmit FIFO data empty DMA transfer request will be issued if the SCi serial status register (SCiFSR) TDFE flag is set to "1". When TXI is disabled with the TIE bit, only the transmit FIFO data empty DMA transfer request will be issued if the TDFE flag is set to "1". The DMAC can be activated and a data transfer performed by the transmit FIFO data empty DMA transfer request.

When RXI is enabled with the RIE bit, an RXI interrupt and a receive FIFO data full DMA transfer request will be issued if the SCiFSR register RDF flag or DR flag is set to "1". When RXI is disabled with the RIE bit, only the receive FIFO data full DMA transfer request will be issued if the SCiFSR register RDF flag or DR flag is set to "1". The DMAC can be activated and a data transfer performed by the receive FIFO data full DMA transfer request. Note that the RXI interrupt or receive FIFO data full DMA transfer request specified by setting the DR flag to "1" will only be issued in asynchronous mode.

A BRI interrupt request is issued if either the SCiFSR register BRK flag or the SCiLSR register ORER flag is set to "1".

If the DMAC is used for transmission or reception, first set up the DMAC, set it to the enabled state, and then set up SCIFi. Also, set up the module so that RXI and TXI interrupt requests are not sent to the interrupt controller. If settings that issue interrupt requests are used, interrupt requests to the interrupt controller will be cleared by the DMAC regardless of the interrupt handler.

Just an ERI interrupt request can be issued without issuing an RXI interrupt request by setting the SCiSCR register RIE bit to "0" and the REIE bit to "1".

Table 23.12 SCIF Interrupt Sources

Interrupt Source	Description	DMAC Activation	Priority on Reset Release
ERI	Interrupt due to a receive error (ER)	No	High
RXI	Interrupt due to receive FIFO data full (RDF) or data ready (DR)	Yes	_ 🛉
BRI	Interrupt due to break (BRK) or overrun (ORER)	No	_ •
TXI	Interrupt due to transmit FIFO data empty (TDFE)	Yes	Low



23.6 Usage Notes

Note the following when using the SCIFi.

23.6.1 SCiFTDR Register Writing and TDFE Flag

The TDFE flag in the SCi serial status register (SCiFSR) is set when the number of transmit data bytes written in the SCi transmit FIFO data register (SCiFTDR) has fallen below the transmit trigger number set by bits TTRG bit in the SCiFIFO control register (SCiFCR). After the TDFE flag is set, transmit data up to the number of empty bytes in the SCiFTDR register can be written, allowing efficient continuous transmission.

However, if the number of data bytes written in the SCiFTDR register is equal to or less than the transmit trigger number, the TDFE flag will be set to "1" again after being read as "1" and cleared to "0". TDFE flag clearing should therefore be carried out when the SCiFTDR register contains more than the transmit trigger number of transmit data bytes after reading "1".

The number of transmit data bytes in the SCiFTDR register can be found from the upper 8 bits of the SCiFIFO data count register (SCiFDR).

23.6.2 SCiFRDR Reading and RDF Flag

The RDF flag in the SCi serial status register (SCiFSR) is set when the number of receive data bytes in the SCi receive FIFO data register (SCiFRDR) has become equal to or greater than the receive trigger number set by bits RTRG bit in the SCi FIFO control register (SCiFCR). After RDF flag is set, receive data equivalent to the trigger number can be read from the SCiFRDR register, allowing efficient continuous reception.

However, if the number of data bytes in the SCiFRDR register exceeds the trigger number, the RDF flag will be set to "1" again if it is cleared to "0". The RDF flag should therefore be cleared to "0" after being read as "1" after reading the number of the SCi received data in the receive FIFO data register (SCiFRDR) which is less than the trigger number.

The number of receive data bytes in the SCiFRDR register can be found from the lower 8 bits of the SCiFIFO data count register (SCiFDR).

23.6.3 Break Detection and Processing

Break signals can be detected by reading the RXDi pin directly when a framing error (FER) is detected. In the break state the input from the RXDi pin consists of all "0s", so the FER flag is set and the parity error flag (PER) may also be set.

Note that, although transfer of receive data to the SCiFRDR register is halted in the break state, the SCIFi receiver continues to operate.

23.6.4 Sending a Break Signal

The I/O condition and level of the TXDi pin are determined by the SPB2IO and SPB2DT bits in the SCi serial port register (SCiSPTR). This feature can be used to send a break signal.

Until TE bit is set to "1" (enabling transmission) after initializing, the TXDi pin does not work. During the period, mark status is performed by the SPB2DT bit. Therefore, the SPB2IO and SPB2DT bits should be set to "1" ("H" level output).

To send a break signal during serial transmission, clear the SPB2DT bit to "0" (designating "L" level), then clear the TE bit to "0" (halting transmission). When the TE bit is cleared to "0", the transmitter is initialized regardless of the current transmission state, and "0" is output from the TxDi pin.



23.6.5 Receive Data Sampling Timing in Asynchronous Mode

The SCIFi operates on a base clock with a frequency 16 or 8 times the bit rate. In reception, the SCIFi synchronizes internally with the fall of the start bit, which it samples on the base clock. Receive data is latched at the rising edge of the eighth or fourth base clock pulse. Figure 23.19 shows the receive data sampling timing in asynchronous mode.





Figure 23.19 Receive Data Sampling Timing in Asynchronous Mode



Section 24 Renesas Serial Peripheral Interface (RSPI)

This MCU includes three-channel (RSPI0 to RSPI2) Renesas Serial Peripheral Interfaces (RSPI). The RSPI has three channels which are independent of each other and is capable of full-duplex high-speed serial communications with multiple processors and peripheral devices. Note that in pin and signal names appearing in this section, the i in the notation RSPIi represents values from 0 to 2.

24.1 Overview

RSPI transfer function

SPI (four-wire) and clock-synchronous (three-wire) serial communication are supported using the MOSI (master out slave in), MISO (master in slave out), SSL (slave select), and RSPCK (RSPI clock) signals.

Serial communication in master or slave mode is supported.

Mode fault error detection is supported.

Overrun error detection is supported.

The serial transfer clock polarity is selectable.

The serial transfer clock phase is selectable.

Data format

Switchable between MSB first and LSB first.

Transfer bit length selectable among 8, 9, 10, 11, 12, 13, 14, 15, 16, 20, 24, and 32 bits.

128-bit transmit and receive buffers.

Up to four frames (maximum frame size 32 bits) can be transferred in a single transmit or receive operation

• Buffer configuration

Double-buffer transmit and receive buffer configuration.

• SSL control function

Four SSL signals (SSLi0 to SSLi3) for each RSPI channel.

SSLi0 to SSLi3 are used for signal output in single-master mode.

In multi-master mode, SSLi0 is used for signal input, and SSLi1 to SSLi3 are used for signal output or set as Hi-Z.

In slave mode, SSLi0 is used for signal input, and SSLi1 to SSLi3 are set as Hi-Z.

The delay time from SSL output assertion to RSPCK operation (RSPCK delay) is selectable.

Setting range: 1 to 8 RSPCK cycles

Setting unit: 1 RSPCK cycle

The delay time from halt of RSPCK operation to SSL output negation (SSL negation delay) is selectable.

Setting range: 1 to 8 RSPCK cycles

Setting unit: 1 RSPCK cycle

The wait until SSL output assertion for the next access (next-access delay) is selectable.

Setting range: 1 to 8 RSPCK cycles

Setting unit: 1 RSPCK cycle

The SSL polarity is selectable.

Control during master mode transfer

Transfers composed of up to four commands can be executed sequentially as loops.

For each command, the following items can be set:

SSL signal value, bit rate, RSPCK polarity and phase, transfer data length, LSB or MSB first, burst, RSPCK, SSL negation delay, next-access delay

Initiation of transfers when the CPU or the DMAC writes to the transmit buffer is supported.



Initiation of transfers when the CPU clears the SPTEF bit is supported.

The MOSI value at SSL negation is selectable.

Interrupt sources

The following maskable interrupt sources are supported:

RSPI receive interrupt (receive buffer full)

RSPI transmit interrupt (transmit buffer empty)

RSPI error interrupt (mode fault, overrun)

Other

Loopback mode.

CMOS/open drain output switching is supported.

RSPI disable (initialization) function.




Figure 24.1 Block Diagram of RSPIi

24.2 Input/Output Pins

Table 24.1 shows the RSPI pin configuration. RSPIi automatically switches the input/output direction of the SSLi0 pin, which is set to output in single-master mode and to input in multi-master or slave mode. RSPIi automatically switches the input/output directions of the RSPCKi, MOSIi, and MISOi pins according to master/slave mode setting and the input level on the SSLi0 pin. (See section 24.4.2, Controlling RSPIi Pins.)

Pin switching is required for pins which are multiplexed with other functions. For details, see section 18, I/O Ports and Pin Function Unit.

Table 24.1 Pin Configuration

Channel	Abbreviation	I/O	Function	
0	RSPCK0	I/O	RSPI0 clock input/output	
	MOSI0	I/O	RSPI0 master transmit data	
	MISO0	I/O	RSPI0 slave transmit data	
	SSL00	I/O	RSPI0 slave select	
	SSL01	Output	RSPI0 slave select	
	SSL02	Output	RSPI0 slave select	
	SSL03	Output	RSPI0 slave select	
1	RSPCK1	I/O	RSPI1 clock input/output	
	MOSI1	I/O	RSPI1 master transmit data	
	MISO1	I/O	RSPI1 slave transmit data	
	SSL10	I/O	RSPI1 slave select	
	SSL11	Output	RSPI1 slave select	
	SSL12	Output	RSPI1 slave select	
	SSL13	Output	RSPI1 slave select	
2	RSPCK2	I/O	RSPI2 clock input/output	
	MOSI2	I/O	RSPI2 master transmit data	
	MISO2	I/O	RSPI2 slave transmit data	
	SSL20	I/O	RSPI2 slave select	
	SSL21	Output	RSPI2 slave select	
	SSL22	Output	RSPI2 slave select	
	SSL23	Output	RSPI2 slave select	

24.3 Register Descriptions

Table 24.2 shows the RSPI register configuration. These registers enable the RSPI to perform the following controls: specifying master/slave modes, specifying a transfer format, and controlling the transmitter and receiver.

Table 24.2 Register Configuration

Register Name	Abbreviation	After Reset	P4 Address	Size	Page
RSPI0 control register	SP0CR	H'00	H'FFFF B000	8, 16	24-6
RSPI0 slave select polarity register	SP0SSLP	H'00	H'FFFF B001	8, 16	24-8
RSPI0 pin control register	SP0PCR	H'00	H'FFFF B002	8, 16	24-9
RSPI0 status register	SP0SR	H'22	H'FFFF B003	8, 16	24-10
RSPI0 data register	SP0DR	H'0000 0000	H'FFFF B004	16, 32	24-13
RSPI0 sequence control register	SP0SCR	H'00	H'FFFF B008	8, 16	24-14
RSPI0 sequence status register	SP0SSR	H'00	H'FFFF B009	8, 16	24-15
RSPI0 bit rate register	SP0BR	H'FF	H'FFFF B00A	8, 16	24-16
RSPI0 data control register	SP0DCR	H'00	H'FFFF B00B	8, 16	24-17
RSPI0 clock delay register	SP0CKD	H'00	H'FFFF B00C	8, 16	24-20
RSPI0 slave select negation delay	SP0SSLND	H'00	H'FFFF B00D	8, 16	24-21
register	ODONE	1.1100			
RSPI0 next-access delay register	SPOND	H'00	H'FFFF B00E	8	24-22
RSPI0 command register 0	SP0CMD0	H'070D	H'FFFF B010	16	24-23
RSPI0 command register 1	SP0CMD1	H'070D	H'FFFF B012	16	24-23
RSPI0 command register 2	SP0CMD2	H'070D	H'FFFF B014	16	24-23
RSPI0 command register 3	SP0CMD3	H'070D	H'FFFF B016	16	24-23
RSPI1 control register	SP1CR	H'00	H'FFFF B100	8, 16	24-6
RSPI1 slave select polarity register	SP1SSLP	H'00	H'FFFF B101	8, 16	24-8
RSPI1 pin control register	SP1PCR	H'00	H'FFFF B102	8, 16	24-9
RSPI1 status register	SP1SR	H'22	H'FFFF B103	8, 16	24-10
RSPI1 data register	SP1DR	H'0000 0000	H'FFFF B104	16, 32	24-13
RSPI1 sequence control register	SP1SCR	H'00	H'FFFF B108	8, 16	24-14
RSPI1 sequence status register	SP1SSR	H'00	H'FFFF B109	8, 16	24-15
RSPI1 bit rate register	SP1BR	H'FF	H'FFFF B10A	8, 16	24-16
RSPI1 data control register	SP1DCR	H'00	H'FFFF B10B	8, 16	24-17
RSPI1 clock delay register	SP1CKD	H'00	H'FFFF B10C	8, 16	24-20
RSPI1 slave select negation delay register	SP1SSLND	H'00	H'FFFF B10D	8, 16	24-21
RSPI1 next-access delay register	SP1ND	H'00	H'FFFF B10E	8	24-22
RSPI1 command register 0	SP1CMD0	H'070D	H'FFFF B110	16	24-23
RSPI1 command register 1	SP1CMD1	H'070D	H'FFFF B112	16	24-23
RSPI1 command register 2	SP1CMD2	H'070D	H'FFFF B114	16	24-23
RSPI1 command register 3	SP1CMD3	H'070D	H'FFFF B116	16	24-23

Register Name	Abbreviation	After Reset	P4 Address	Size	Page
RSPI2 control register	SP2CR	H'00	H'FFFF B200	8, 16	24-6
RSPI2 slave select polarity register	SP2SSLP	H'00	H'FFFF B201	8, 16	24-8
RSPI2 pin control register	SP2PCR	H'00	H'FFFF B202	8, 16	24-9
RSPI2 status register	SP2SR	H'22	H'FFFF B203	8, 16	24-10
RSPI2 data register	SP2DR	H'0000 0000	H'FFFF B204	16, 32	24-13
RSPI2 sequence control register	SP2SCR	H'00	H'FFFF B208	8, 16	24-14
RSPI2 sequence status register	SP2SSR	H'00	H'FFFF B209	8, 16	24-15
RSPI2 bit rate register	SP2BR	H'FF	H'FFFF B20A	8, 16	24-16
RSPI2 data control register	SP2DCR	H'00	H'FFFF B20B	8, 16	24-17
RSPI2 clock delay register	SP2CKD	H'00	H'FFFF B20C	8, 16	24-20
RSPI2 slave select negation delay register	SP2SSLND	H'00	H'FFFF B20D	8, 16	24-21
RSPI2 next-access delay register	SP2ND	H'00	H'FFFF B20E	8	24-22
RSPI2 command register 0	SP2CMD0	H'070D	H'FFFF B210	16	24-23
RSPI2 command register 1	SP2CMD1	H'070D	H'FFFF B212	16	24-23
RSPI2 command register 2	SP2CMD2	H'070D	H'FFFF B214	16	24-23
RSPI2 command register 3	SP2CMD3	H'070D	H'FFFF B216	16	24-23

Note: • The P4 address applies when the P4 area of the virtual address space is used. When the upper three bits of the 32-bit P4 area address are cleared to "0", the result is an area 7 address. This address is used when accessing area 7 of the physical address space using the TLB.

0

24.3.1 RSPIi Control Register (SPiCR)

After Reset:

The SPiCR rgister sets the operating mode of the RSPIi. If the MSTR and MODFEN bits are changed while the RSPI function is enabled by setting the SPE bit to "1", operation cannot be guaranteed.

RSPI0 Control Register (SP0CR)
RSPI1 Control Register (SP1CR)
RSPI2 Control Register (SP2CR)

Bit: 7 6 5 4 3 2 1 0

SPRIE SPE SPTIE SPEIE MSTR MOD — SPMS

SPMS

SPMS

SPMS

SPMS

SP4 address: location H'FFFF B000>

<P4 address: location H'FFFF B100>

<P4 address: location H'FFFF B200>

SPMS

S

0

<After Reset: H'00>

		After			
Bit	Abbreviation	Reset	R	W	Description
7	SPRIE	0	R	W	RSPI Receive Interrupt Enable Bit
					If the RSPIi has detected a receive buffer write after completion of a serial transfer and the SPRF bit in the RSPIi status register (SPiSR) is set to "1", this bit enables or disables the generation of an RSPIi receive interrupt request.
					0: Disables the generation of RSPIi receive interrupt requests.
					1: Enables the generation of RSPIi receive interrupt requests.
6	SPE	0	R	W	RSPI Function Enable Bit
					Setting this bit to "1" enables the RSPI function. When the MODF bit in the RSPIi status register (SPiSR) is "1", the SPE bit cannot be set to "1" (see section 24.4.7, Error Detection). Setting the SPE bit to "0" disables the RSPI function, and initializes a part of the module function (see section 24.4.8, Initializing RSPI).
					0: Disables the RSPIi function
					1: Enables the RSPIi function
5	SPTIE	0	R	W	RSPI Transmit Interrupt Enable Bit
					Enables or disables the generation of RSPIi transmit interrupt requests when the RSPIi detects transmit buffer empty and sets the SPTEF bit in the RSPIi status register (SPiSR) to "1".
					In the RSPI disabled (with the SPE bit "0") status, the SPTEF bit is "1". Therefore, note that setting the SPTIE bit to "1" when the RSPI is in the disabled status generates an RSPIi transmit interrupt request.
					0: Disables the generation of RSPIi transmit interrupt requests.
					1: Enables the generation of RSPIi transmit interrupt requests.
4	SPEIE	0	R	W	RSPI Error Interrupt Enable Bit
					Enables or disables the generation of RSPIi error interrupt requests when the RSPIi detects a mode fault error and sets the MODF bit in the RSPIi status register (SPiSR) to "1", or when the RSPIi detects and sets the OVRF bit in the SPISR register to "1" (see section 24.4.7, Error Detection).
					0: Disables the generation of RSPIi error interrupt requests.
					1: Enables the generation of RSPIi error interrupt requests.

		After	_		
Bit	Abbreviation	Reset	R	W	Description
3	MSTR	0	R	W	RSPI Master/Slave Mode Select Bit
					Selects master/slave mode of RSPIi. According to the MSTR bit settings, the RSPIi determines the direction of pins RSPCKi, MOSIi, MISOi, and SSLi1 to SSLi3.
					0: Slave mode
					1: Master mode
2	MODFEN	0	R	W	Mode Fault Error Detection Enable Bit
				Enables or disables the detection of mode fault error (see section 24.4.7, Error Detection). In addition, the RSPIi determines the input/output directions of the SSLi0 pin based on combinations of the MODFEN and MSTR bits (see section 24.4.2, Controlling RSPIi Pins).	
					0: Disables the detection of mode fault error
					1: Enables the detection of mode fault error
1	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
0	SPMS	0	R	W	RSPI Mode Select Bit
					Selects SPI (four-wire) or clock-synchronous (three-wire) operation. In clock-synchronous mode, pins SSLi0 to SSLi3 are unused and three pins, RSPCKi, MOSli, and MISOi, are used for communication. To use clock-synchronous mode, set the CPHA bit in RSPIi command registers 0 to 3 (SPiCMD0 to SPiCMD3) to "1". Operation cannot be guaranteed if the CPHA bit is cleared to "0".
					0: SPI (four-wire) operation
					1: Clock-synchronous (three-wire) operation

Note: RSPIi operating mode is selected according to the combination of the MODFEN, MSTR, and SPMS bits. For details, see section 24.4.1, Overview of RSPIi Operations.



24.3.2 RSPIi Slave Select Polarity Register (SPiSSLP)

Δfter


The SPiSSLP register sets the polarity of the SSLi0 to SSLi3 signals of the RSPIi. If the contents of the SPiSSLP register are changed while the RSPI function is enabled by setting the SPE bit in the RSPIi control register (SPiCR) to "1", operation cannot be guaranteed.

Bit	Abbreviation	After Reset	R	w	Description
7 to 4	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
3	SSL3P	0	R	W	SSLi3 Signal Polarity Setting Bit
					This bit sets the polarity of the SSLi3 signal. It also indicates the active polarity of the SSLi3 signal.
					0: SSLi3 signal "L" active
					1: SSLi3 signal "H" active
2	SSL2P	0	R	W	SSLi2 Signal Polarity Setting Bit
					This bit sets the polarity of the SSLi2 signal. It also indicates the active polarity of the SSLi2 signal.
					0: SSLi2 signal "L" active
					1: SSLi2 signal "H" active
1	SSL1P	0	R	W	SSLi1 Signal Polarity Setting Bit
					This bit sets the polarity of the SSLi1 signal. It also indicates the active polarity of the SSLi1 signal.
					0: SSLi1 signal "L" active
					1: SSLi1 signal "H" active
0	SSL0P	0	R	W	SSLi0 Signal Polarity Setting Bit
					This bit sets the polarity of the SSLi0 signal. It also indicates the active polarity of the SSLi0 signal.
					0: SSLi0 signal "L" active
					1: SSLi0 signal "H" active

24.3.3 RSPIi Pin Control Register (SPiPCR)

The SPiPCR register sets the modes of the RSPIi pins. If the contents of this register are changed by the CPU while the RSPI function is enabled by setting the SPE bit in the SPiPCR register to "1", operation cannot be guaranteed.

RSPI0 Pin Control Register (SP0PCR) RSPI1 Pin Control Register (SP1PCR) RSPI2 Pin Control Register (SP2PCR)



<P4 address: location H'FFFF B002> <P4 address: location H'FFFF B102> <P4 address: location H'FFFF B202>

		After			
Bit	Abbreviation	Reset	R	W	Description
7, 6	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
5	MOIFE	0	R	W	MOSI Idle Value Fixing Enable Bit
					Fixes the MOSIi output value when RSPIi is in master mode and in an SSL negation period (including the SSL retention period during a burst transfer). When the MOIFE bit is cleared to "0", RSPIi outputs on the MOSIi pin the last data unit from the previous serial transfer during the SSL negation period. When the MOIFE bit is set to "1", RSPI outputs the fixed value specified by the MOIFV bit on the MOSIi pin.
					0: MOSIi output value equals final data from previous transfer
					1: MOSIi output value equals the value set in the MOIFV bit
4	MOIFV	0	R	W	MOSI Idle Fixed Value Bit
					If the MOIFE bit is "1" in master mode, the RSPIi, according to the MOIFV bit settings, determines the MOSIi signal value during the SSL negation period (including the SSL retention period during a burst transfer).
					0: MOSIi Idle fixed value equals "L" level
					1: MOSIi Idle fixed value equals "H" level
3	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
2	SPOM	0	R	W	RSPI Output Pin Mode Bit
					Sets the RSPIi output pins to CMOS output/open drain output.
					0: CMOS output
					1: Open-drain output
1	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
0	SPLP	0	R	W	RSPI Loopback Bit
					When the SPLP bit is set to "1", the RSPIi shuts off the path between the MISOi pin and the shift register, and between the MOSIi pin and the shift register, and connects (reverses) the input path and the output path for the shift register.
					0: Normal mode
					1: Loopback mode

24.3.4 RSPIi Status Register (SPiSR)

After Reset:

The SPiSR register contains flag bits that indicate the operating status of the RSPI. Writing to the SPiSR register is valid only under specific conditions.

0

0

<After Reset: H'22>

0

0

0

0

		After			
Bit	Abbreviation	Reset	R	W	Description
7	SPRF	0	R	*1	RSPI Receive Buffer Full Flag
					Indicates the status of the receive buffer for the RSPIi data register (SPiDR). Upon completion of a serial transfer with the SPRF bit "0", the RSPIi transfers the receive data from the shift register to the SPiDR register, and sets this bit to "1". Since RSPIi performs full-duplex serial communication, this is also the time at which the last bit of the transmit data is sent. The SPRF bit is cleared to "0" under the following conditions:
					 The CPU reads the SPiSR register when the SPRF bit is "1", and then the CPU writes a "0" to the SPRF bit.
					The CPU or DMAC reads received data from the SPiDR register.
					Hardware reset
					If a serial transfer ends while the SPRF bit is "1", the RSPIi does not transfer the received data from the shift register to the SPiDR register. When the OVRF bit in the SPiSR register is "1", the SPRF bit cannot be changed from "0" to "1" (see section 24.4.7, Error Detection).
					0: No valid data in the SPiDR register
					1: Valid data found in the SPiDR register
6	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".

		After			
Bit	Abbreviation	Reset	R	W	Description
5	SPTEF	1	R	*1	RSPI Transmit Buffer Empty Flag
					Indicates the status of the transmit buffer for the RSPIi data register (SPiDR). After the initialization of RSPIi or after transmit data is transferred from the transmit buffer to the shift register, the RSPIi sets the SPTEF bit to "1". The SPTEF bit is cleared to "0" under the following conditions. If the SPTEF bit is cleared and the shift register is empty, the data is copied from the transmit buffer to the shift register.
					• The CPU reads the SPiSR register when the SPTEF bit is "1", and then the CPU writes "0" to the SPTEF bit.
					• The CPU or DMAC writes the transmit data to the SPiDR register. The CPU or DMAC can write to the SPiDR register only when the SPTEF bit is set to "1". If the CPU or DMAC writes to the transmit buffer of the SPiDR register when the SPTEF bit is cleared to "0", the data in the transmit buffer is not updated.
					0: Data found in the transmit buffer
					1: No data in the transmit buffer
4, 3	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
2	MODF	0	R	*1	Mode Fault Error Flag
					Indicates the occurrence of a mode fault error. When the input level of the SSLi0 pin changes to the active level while the MSTR bit in the RSPli control register (SPiCR) is "1" and the MODFEN bit is "1" with the RSPl being in multi-master mode, the RSPli detects a mode fault error and sets the MODF bit to "1". Similarly, if the MODFEN bit is set to "1" when the MSTR bit is "0" and the RSPli is in slave mode, and the SSLi0 pin is negated before the RSPCK cycle necessary for data transfer ends, the RSPI detects a mode fault error. The active level of the SSLi0 signal is determined by the SSL0P bit in the RSPli slave select polarity register (SPiSSLP). The MODF bit is cleared to "0" under the following conditions. • The CPU reads the SPiSR register when the MODF bit is 1, and then writes "0" to the MODF bit.
					Hardware reset
					0: No mode fault error occurs
					1: A mode fault error occurs

		After			
Bit	Abbreviation	Reset	R	W	Description
1	MIDLE	1	R	0	RSPI Idle Flag
					Indicates the transfer status of RSPIi. The conditions under which the MIDLE bit is set to "1" in master mode (single or multi) are as follows:
					 The SPE bit in the SPiCR register is cleared to "0" (RSPIi initialization).
					or
					• The SPTEF bit in the SPiSR register is set to "1" (next unit of transmit data not set).
					• The SPCP bits in the SPiSSR register are set to "00" (sequence control command pointer positioned at start of loop).
					 The RSPli internal sequence has transitioned to idle status (state in which operation has finished until access delay time elapses).
					The MIDLE bit is set to "1" when all three of the above conditions are satisfied. The MIDLE bit is cleared to "0" when the above conditions are not satisfied.
					The condition for setting the MIDLE bit is set to "1" in slave mode is as follows:
					 The SPE bit in the SPiCR register is cleared to "0" (RSPIi initialization).
					The MIDLE bit is cleared to "0" when SPE is set to "1".
					0: RSPIi in transfer status
					1: RSPli in idle status
0	OVRF	0	R	W	Overrun Error Flag
					Indicates the occurrence of an overrun error. If a serial transfer ends while the SPRF bit is "1", the RSPIi detects an overrun error, and sets the OVRF bit to "1". The OVRF bit is cleared to "0" under the following conditions.
					 The CPU reads the SPiSR register when the OVRF bit is "1", and then writes "0" to the OVRF bit.
					Hardware reset
					0: No overrun error occurs
					1: An overrun error occurs

Note: *1 Only "0" can be written to this bit after reading it as "1" to clear the flag.

24.3.5 RSPIi Data Register (SPiDR)

The SPiDR register is a buffer that stores RSPIi transmit and receive data. The transmit buffer (SPTX) and receive buffer (SPRX) are independent of each other and are mapped to the SPiDR register.

When the SPiDCR.SPLW bit is cleared to "0", bit 31 to bit 16 in the SPiDR register correspond to a buffer, and the range from bit 16 (LSB) to the assigned data length is treated as transfer data. Perform read and write accesses to the SPiDR register in word units.

When the SPiDCR.SPLW bit is set to "1", bit 31 to bit 0 in the SPiDR register correspond to a buffer, and the range from bit 0 (LSB) to the assigned data length is treated as transfer data. Perform read and write accesses to the SPiDR register in longword units.

When the SPLW bit is cleared to "0", the SPiDR register functions as a 64-bit buffer comprising four frames of up to 16 bits each. When the SPLW bit is set to "1", the SPiDR register functions as a 128-bit buffer comprising four frames of up to 32 bits each.


The frame length used by the SPiDR register is determined by the frame count setting bits (SPFC) in the RSPIi data control register (SPiDCR), and the bit length is determined by the RSPI data length setting bits (SPB) in RSPIi command registers 0 to 3 (SPiCMD0 to SPiCMD3).

When the CPU or DMAC requests a write to the SPiDR register, and if the SPTEF bit in the RSPIi status register (SPiSR) is set to "1", RSPIi writes data to the transmit buffer of the SPiDR register. If the SPTEF bit is cleared to "0", RSPIi does not update the transmit buffer of the SPiDR register.

When the CPU or DMAC requests a read to the SPiDR register, the receive buffer is read when the RSPI receive/transmit data select bit (SPRDTD) in the RSPIi data control register (SPiDCR) is cleared to "0", and the transmit buffer is read when the SPRDTD bit is set to "1".

When the transmit buffer is read, the value written immediately previously is returned. The read value is "0" in all positions when the SPTEF bit in the RSPIi status register (SPiSR) is cleared to "0".

The normal operating method is to clear the SPRDTD bit to "0" and for the CPU or DMAC to read the receive buffer when the SPRF bit in the SPiSR register is set to "1" (unread data stored in receive buffer). When the SPRF or OVRF bit in the SPiSR register is set to "1", RSPIi does not update the receive buffer of SPiDR at the termination of a serial transfer.



<After Reset: H'0000 0000>


Bit	Abbreviation	After Reset	R	w	Description
31 to 0	SPD31 to 0	All 0	R	W	Buffer for storing RSPIi transmit and receive data.



R01UH0286EJ0110

24.3.6 RSPIi Sequence Control Register (SPiSCR)

The SPiSCR register sets the sequence controlled method when the RSPI operates in master mode. If the contents of the SPiSCR register are changed by the CPU while the MSTR and SPE bits in the RSPIi control register (SPiCR) are "1" with the RSPI function enabled, the rewrite operation must be performed when the MIDLE bit in the RSPIi status register (SPiSR) is "1".



Bit	Abbreviation	After Reset	R	W	Descrip	tion	
7 to 2	_	All 0	0	0	Reserve	ed Bits	
					These b	its are always re	ead as "0". The write value should always be "0".
1, 0	SPSLN	00	R	W	RSPI Se	equence Length	Setting Bits
					These bits set a sequence length when the RSPIi in master mode performs sequential operations. The RSPIi in master mode changes RSPIi command registers 0 to 3 (SPiCMD0 to SPiCMD3) to be referent and the order in which they are referenced according to the sequence length that is set in the SPSLN bits. The relationship among the setting value of these bits sequence length, and referenced SPiCMD0 to SPiCMD3 register number is shown below. When the RSPIi is in slave mode, the SPiCMD0 register is always referenced.		rations. The RSPIi in master mode changes rs 0 to 3 (SPiCMD0 to SPiCMD3) to be referenced ney are referenced according to the sequence SPSLN bits. The relationship among the setting ence length, and referenced SPiCMD0 to per is shown below. When the RSPIi is in slave
					Se	quence Length	Referenced SPiCMD register (No)
					00:	1	$0 \to 0 \to$
					01:	2	$0 \to 1 \to 0 \to$
					10:	3	$0 \rightarrow 1 \rightarrow 2 \rightarrow 0 \rightarrow$
					11:	4	$0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 0 \rightarrow$


24.3.7 RSPIi Sequence Status Register (SPiSSR)

The SPiSSR register indicates the sequence control status when the RSPI operates in master mode. SPiSSR is a readonly register.

RSPI0 Sequence Status Register (SP0SSR) RSPI1 Sequence Status Register (SP1SSR) RSPI2 Sequence Status Register (SP2SSR) <P4 address: location H'FFFF B009> <P4 address: location H'FFFF B109> <P4 address: location H'FFFF B209>

Bit:

After Reset:



Bit	Abbreviation	After Reset	R	w	Description
7, 6	_	All 0	0	N	Reserved Bits
					These bits are always read as "0".
5, 4	SPECM	00	R	N	RSPI Error Command Bits
					These bits indicate RSPIi command registers 0 to 3 (SPiCMD0 to SPiCMD3) that are pointed to by the command pointer (SPCP) when an error is detected during sequence control by the RSPIi. The RSPIi updates the SPECM bit only when an error is detected. If both the OVRF and MODF bits in the RSPIi status register (SPiSR) are "0" and there is no error, the values of the SPECM bit has no meaning.
					The correspondence between the value of the SPECM bits and registers SPiCMD0 to SPiCMD3 is shown below.
					For the RSPIi's error detection function, see section 24.4.7, Error Detection. For the RSPIi's sequence control, see section 24.4.9 (1), Master Mode Operation.
					00: SPiCMD0 register
					01: SPiCMD1 register
					10: SPiCMD2 register
					11: SPiCMD3 register
3, 2	_	All 0	0	Ν	Reserved Bits
					These bits are always read as "0".
1, 0	SPCP	00	R	N	RSPI Command Pointer Bits
					During RSPIi sequence control, these bits indicate RSPIi command registers 0 to 3 (SPiCMD0 to SPiCMD3), which are currently pointed to by the pointers.
					For the RSPI's sequence control, see section 24.4.9 (1), Master Mode Operation.
					00: SPiCMD0 register
					01: SPiCMD1 register
					10: SPiCMD2 register
					11: SPiCMD3 register

24.3.8 RSPIi Bit Rate Register (SPiBR)

The SPiBR register is used to set the bit rate in master mode. If the contents of the SPiBR register are changed by the CPU while the MSTR and SPE bits in the RSPIi control register (SPiCR) are "1" with the RSPI function in master mode enabled, operation cannot be guaranteed.

<After Reset: H'FF>

Bit	Abbreviation	After Reset	R	w	Description
7 to 0	SPR7 to 0	All 1	R	W	These bits set the bit rate in master mode.

When the RSPLi is used in slave mode, the RSPIi bit rate is dependent on the bit rate of the input clock, regardless of the settings of the SPiBR register and BRDV bits in SPiCMD0 to SPiCMD3 registers.

Otherwise, the bit rate is determined by the combination of the setting values of the SPiBR register and of the BRDV bits in RSPIi command registers 0 to 3 (SPiCMD0 to SPiCMD3). The bit rate must be satisfy the specified electrical characteristics. The equation for calculating the bit rate is given below. In the equation, n denotes the setting value of the SPiBR register (0, 1, 2, ..., 255), and N denotes the setting value of the BRDV bits (0, 1, 2, 3).

Bit rate =
$$\frac{f (Pck)}{2 \times (n+1) \times 2^{N}}$$


Table 24.3 shows examples of the relationship between the SPiBR register and BRDV bit settings.

Table 24.3 Relationship between the SPiBR Register and BRDV Bit Settings

SPiBR Register Settings (n)	BRDV Bit Settings (N)	Division Ratio	
1	0	4	
2	0	6	
3	0	8	
4	0	10	
5	0	12	
5	1	24	
5	2	48	
5	3	96	
255	3	4096	

24.3.9 RSPIi Data Control Register (SPiDCR)

The SPiDCR register is used to specify the number of frames that can be stored in the SPiDR register, whether values read from the SPiDR register are treated as receive or transmit buffer values, and whether the SPiDR register is accessed in longword or word units. A maximum of four frames of data can be transferred by starting a single transmit or receive operation, according to the combination of the settings of the RSPI data length setting bits (SPB) in RSPIi command registers 0 to 3 (SPiCMD0 to SPiCMD3), the sequence length setting bits (SPSLN) in the RSPIi sequence control register (SPiSCR), and the frame count setting bits (SPFC) in the RSPIi data control register (SPiDCR). If the CPU rewrites the SPFC bit in the SPiDCR register while the SPE bit in the RSPIi control register (SPiCR) is set to "1" with the RSPI function enabled, the rewrite operation must be performed when the MIDLE bit in the RSPIi register (SPiSR) is "1".



<After Reset: H'00>

		After				
Bit	Abbreviation	Reset	R	W	Description	
7, 6	_	All 0	0	0	Reserved Bits	
					These bits are always read as "0". The write value should always be "0".	
5	SPLW	0	R	W	RSPI Longword Access/Word Access Setting Bit	
			Specifies the access v 31 to bit 16 in word ur longword units when t cleared to "0", set the command registers 0		Specifies the access width for the RSPIi data register (SPiDR). Access bit 31 to bit 16 in word units when the SPLW bit is cleared to "0" and in longword units when the SPLW bit is set to "1". When the SPLW bit is cleared to "0", set the RSPI data length setting bits (SPB) in RSPIi command registers 0 to 3 (SPiCMD0 to SPiCMD3) to specify between 8 and 16 bits. Operation cannot be guaranteed when 20, 24, or 32 bits is specified.	
					0: Word access to SPiDR register	
					1: Longword access to SPiDR register	
4	SPRDTD	0	R W RSPI Receive/Transmit Data Select Bit	RSPI Receive/Transmit Data Select Bit		
	SPADID 0 K (Specifies whether values read from the RSPIi data register (SPiDR) are treated as receive or transmit buffer values. When the transmit buffer is read, the value written to the SPiDR register immediately previously is returned. Read the transmit buffer when the SPTEF bit in the RSPIi status register (SPiSR) is set to "1".		
					0: Value read from SPiDR register treated as receive buffer value	
					1: Value read from SPiDR register treated as transmit buffer value (provided SPTEF bit is set to "1")	
3, 2	_	All 0	0	0	Reserved Bits	
					These bits are always read as "0". The write value should always be "0".	

R01UH0286EJ0110

		After			
Bit	Abbreviation	Reset	R	W	Description
1, 0	SPFC	00	R	W	Frame Count Setting Bits
					These bits specify the number of frames that can be stored in the SPiDR register. A maximum of four frames of data can be transferred by starting a single transmit or receive operation, according to the combination of the settings of the RSPI data length setting bits (SPB) in RSPIi command registers 0 to 3 (SPiCMD0 to SPiCMD3), the sequence length setting bits (SPSLN) in the RSPIi sequence control register (SPiSCR), and the frame count setting bits (SPFC) in the RSPIi data control register (SPiDCR). The SPFC bits also specify the number of receive data units at which the RSPI receive buffer full flag (SPRF) in the RSPIi status register (SPiSR) is set to "1". Table 24.4 and figure 24.2 show frame configurations that can be stored in the SPiDR register and example combinations of transmit and receive settings. Subsequent operation cannot be guaranteed when settings other than those shown in the example combinations are used.
					00: 1
					01: 2
					10: 3
					11: 4

Table 24.4 Frame Settings and Corresponding Bit Values

Settings	SPB Bits	SPSLN Bits	SPFC Bits	Number of Frames Transferred	Number of Frames when SPRF Bit = "1" and SPTEF Bit = "0"
1-1	N	00	00	1	1
1-2	N	00	01	2	2
1-3	N	00	10	3	3
1-4	N	00	11	4	4
2-1	N, M	01	01	2	2
2-2	N, M	01	11	4	4
3	N, M, O	10	10	3	3
4	N, M, O, P	11	11	4	4

Legend: N, M, O, P: Data lengths that can be specified by the SPB bits.





Figure 24.2 Frame Configurations and Example Combinations of Transmit/Receive Settings

24.3.10 RSPIi Clock Delay Register (SPiCKD)

The SPiCKD register sets a period from the beginning of SSL signal assertion to RSPCK oscillation (RSPCK delay) when the SCKDEN bit in RSPIi command registers 0 to 3 (SPiCMD to SPiCMD3) is "1". If the contents of the SPiCKD register are changed by the CPU while the MSTR and SPE bits in the RSPIi control register (SPiCR) are "1" with the RSPIi in master mode enabled, operation cannot be guaranteed.

Set the SCKDL bits to B'000 when the RSPI is used in slave mode.



		After			
Bit	Abbreviation	Reset	R	W	Description
7 to 3	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
2 to 0	SCKDL	000	R	W	RSPCK Delay Setting Bits
					These bits set an RSPCK delay value when the SCKDEN bit in the SPiCMD0 to SPiCMD3 registers is "1". The relationship between the setting value of the SCKDL bits and the delay value is as follows:
					000: 1 RSPCK
					001: 2 RSPCK
					010: 3 RSPCK
					011: 4 RSPCK
					100: 5 RSPCK
					101: 6 RSPCK
					110: 7 RSPCK
					111: 8 RSPCK

24.3.11 RSPIi Slave Select Negation Delay Register (SPiSSLND)

The SPiSSLND register sets a period (SSL negation delay) from the transmission of a final RSPCK edge to the negation of the SSL signal during a serial transfer by the RSPIi in master mode. If the contents of the SPiSSLND register are changed by the CPU while the MSTR and SPE bits in the RSPIi control register (SPiCR) are "1" with the RSPIi in master mode enabled, operation cannot be guaranteed.

To use RSPIi in slave mode, set the SLNDL bits to B'000.

RSPI0 Slave Select Negation Delay Register (SP0SSLND)

RSPI1 Slave Select Negation Delay Register (SP1SSLND)

RSPI2 Slave Select Negation Delay Register (SP2SSLND)

Bit:

7 6 5 4 3 2 1 0

- - - - SLNDL

After Reset:


0 0 0 0 0 0 0 0 0 0 0

		After			
Bit	Abbreviation	Reset	R	W	Description
7 to 3	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
2 to 0	SLNDL	000	R	W	SSL Negation Delay Setting Bits
					These bits set an SSL negation delay value when the RSPIi is in master mode. The relationship between the setting value of the SLNDL bits and the SSL negation delay value is as follows:
					000: 1 RSPCK
					001: 2 RSPCK
					010: 3 RSPCK
					011: 4 RSPCK
					100: 5 RSPCK
					101: 6 RSPCK
					110: 7 RSPCK
					111: 8 RSPCK

24.3.12 RSPIi Next-Access Delay Register (SPiND)

The SPiND register specifies the non-active period (next-access delay) of the SSL signal after termination of a serial transfer when the SPNDEN bit in RSPIi command registers 0 to 3 (SPiCMD0 to SPiCMD3) is set to "1". Operation cannot be guaranteed if the SPiND register is rewritten when the MSTR and SPE bits in the RSPIi control register (SPiCR) are set to "1" and RSPIi is enabled in master mode.

To use RSPIi in slave mode, set the SPNDL bits to B'000.




		After			
Bit	Abbreviation	Reset	R	W	Description
7 to 3	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
2 to 0	SPNDL	000	R	W	RSPI Next-Access Delay Setting Bits
					These bits set a next-access delay when the SPNDEN bit in the SPiCMD0 to SPiCMD3 registers is "1". The relationship between the setting value of the SPNDL bits and the next-access delay value is as follows:
					000: 1 RSPCK + 2Pck
					001: 2 RSPCK + 2Pck
					010: 3 RSPCK + 2Pck
					011: 4 RSPCK + 2Pck
					100: 5 RSPCK + 2Pck
					101: 6 RSPCK + 2Pck
					110: 7 RSPCK + 2Pck
					111: 8 RSPCK + 2Pck

24.3.13 RSPIi Command Registers 0 to 3 (SPiCMD0 to SPiCMD3)

Each RSPI channel has four RSPIi command registers (SPiCMD), numbered SPiCMD0 to SPiCMD3. Registers SPiCMD0 to SPiCMD3 are used to set the transfer format for RSPIi in master mode. Also, some of the bits in the SPiCMD0 register are used to set the transfer mode for RSPIi in slave mode. In master mode, RSPIi sequentially references registers SPiCMD0 to SPiCMD3, according to the setting of the SPSLN bits in the RSPIi sequence control register (SPiSCR), and executes the serial transfer specified in the referenced SPiCMD registers.


The SPiCMD register settings should be made by referencing the SPiCMD registers when the SPTEF bit in the RSPIi status register (SPiSR) is set to "1" and making the new settings before the data to be transmitted has been specified.

The SPiCMD registers referenced by the RSPIi in master mode can be confirmed by means of the SPCP bits in the RSPIi sequence status register (SPiSSR). When RSPIi enabled in slave mode, operation cannot be guaranteed if the SPiCMD0 register is rewritten.



		After			
Bit	Abbreviation	Reset	R	W	Description
15	SCKDEN	0	R	W	RSPCK Delay Setting Enable Bit
					Sets the period from the time the RSPIi in master mode sets the SSL signal active until the RSPI oscillates RSPCK (RSPCK delay). If the SCKDEN bit is "0", the RSPIi sets the RSPCK delay to 1 RSPCK. If the SCKDEN bit is "1", the RSPIi starts the oscillation of RSPCK at an RSPIi clock delay in compliance with the RSPIi clock delay register (SPiCKD) settings.
					To use the RSPIi in slave mode, the SCKDEN bit should be set to "0".
					0: An RSPCK delay of 1 RSPCK
					An RSPCK delay equal to the RSPIi clock delay register (SPiCKD) settings
14	SLNDEN	0	R	W	SSL Negation Delay Setting Enable Bit
					Sets the period (SSL negation delay) from the time the RSPIi in master mode stops RSPCK oscillation until the RSPIi sets the SSL signal inactive. If the SLNDEN bit is "0", the RSPIi sets the SSL negation delay to 1 RSPCK. If the SLNDEN bit is "1", the RSPIi negates the SSL signal at an SSL negation delay in compliance with the RSPIi slave select negation delay register (SPiSSLND) settings.
					To use the RSPIi in slave mode, the SLNDEN bit should be set to "0".
					0: An SSL negation delay of 1 RSPCK
					 An SSL negation delay equal to the RSPIi slave select negation delay register (SPiSSLND) settings

Bit	Abbreviation	After Reset	R	w	Description
13	13 SPNDEN		R	W	RSPI Next-Access Delay Enable Bit
					Sets the period from the time the RSPIi in master mode terminates a serial transfer and sets the SSL signal inactive until the RSPIi enables the SSL signal assertion for the next access (next-access delay). If the SPNDEN bit is "0", the RSPIi sets the next-access delay to 1 RSPCK. If the SPNDEN bit is "1", the RSPIi inserts a next-access delay in compliance with the RSPIi next-access delay register (SPIND) settings.
					To use the RSPIi in slave mode, the SPNDEN bit should be set to "0".
					0: A next-access delay of 1 RSPCK
					A next-access delay equal to the RSPIi next-access delay register (SPiND) settings
12	LSBF	0	R	W	RSPI LSB First
					Sets the data format of the RSPIi in master mode or slave mode to MSB first or LSB first.
					0: MSB first
					1: LSB first
11 to 8	SPB	0111	R	W	RSPI Data Length Setting Bits
					These bits set a transfer data length for the RSPIi in master mode or slave mode. Set the SPB bits to a value corresponding to 8 to 16 bits when the value of the SPLW bit in SPiDCR is "0". Operation cannot be guaranteed when a setting of 20 to 32 bits is selected.
					0100 to 0111: 8 bits
					1000: 9 bits
					1001: 10 bits
					1010: 11 bits
					1011: 12 bits
					1100: 13 bits
					1101: 14 bits
					1110: 15 bits
					1111: 16 bits
					0000: 20 bits
					0001: 24 bits
					0010, 0011: 32 bits
7	SSLKP	0	R	W	SSL Signal Level Keeping Bit
					When the RSPIi in master mode performs a serial transfer, this bit specifies whether the SSL signal level for the current command is to be kept or negated between the SSL negation timing associated with the current command and the SSL assertion timing associated with the next command.
					To use the RSPIi in slave mode, the SSLKP bit should be set to "0".
					0: Negates all SSL signals upon completion of transfer.
					 Keeps the SSL signal level from the end of the transfer until the beginning of the next access.



Bit	Abbreviation	After Reset	R	w	Description
6 to 4	SSLA	000	R	W	SSL Signal Assertion Setting Bits
					These bits control the SSLi signal assertion when the RSPIi performs serial transfers in master mode. Setting the SSLA bit controls the assertion for the signals SSLi3 to SSLi0. When an SSL signal is asserted, its polarity is determined by the set value in the corresponding RSPIi slave select polarity register (SPiSSLP). When the SSLA bit is set to "B'000" or "B'1xx" in multi-master mode, serial transfers are performed with all the SSLi signals in the neagted state (as SSLi0 acts as input).
					In single-master mode, serial transfer takes place with all SSL signals in the negated state when the SSLA bits are set to B'1xx.
					To use the RSPIi in slave mode, set B'000 to SSLA bit.
					000: SSL0
					001: SSL1
					010: SSL2
					011: SSL3
					1xx: —
3, 2	BRDV	11	R	W	Bit Rate Division Setting Bits
					These bits are used to determine the bit rate. A bit rate is determined by combinations of the BRDV bits and the settings in the RSPli bit rate register (SPiBR) (see section 24.3.8, RSPli Bit Rate Register (SPiBR)). The settings in SPiBR determine the base bit rate. The settings in the BRDV bits are used to select a bit rate which is obtained by dividing the base bit rate by 1, 2, 4, or 8. In the SPiCMD0 to SPiCMD3 registers different BRDV bit settings can be specified. This permits the execution of serial transfers at a different bit rate for each command.
					00: Select the base bit rate
					01: Select the base bit rate divided by 2
					10: Select the base bit rate divided by 4
					11: Select the base bit rate divided by 8
1	CPOL	0	R	W	RSPCK Polarity Setting Bit
					Sets an RSPCK polarity of the RSPIi in master or slave mode. Data communications between RSPIi modules require the same RSPCK polarity setting between the modules.
					0: RSPCK = "0" when idle
					1: RSPCK = "1" when idle
0	СРНА	1	R	W	RSPCK Phase Setting Bit
					Sets an RSPCK phase of the RSPli in master or slave mode. Data communications between RSPli modules require the same RSPCK phase setting between the modules.
					0: Data sampling on odd edge, data variation on even edge
					1: Data variation on odd edge, data sampling on even edge

24.4 Operation

In this section, the serial transfer period means a period from the beginning of driving valid data to the fetching of the final valid data.

24.4.1 Overview of RSPIi Operations

RSPIi can perform synchronous serial transfers in slave (SPI operation), single-master (SPI operation), multi-master (SPI operation), slave (clock-synchronous operation), and master (clock-synchronous operation) modes. A particular mode of the RSPI can be selected by using the MSTR, MODFEN, and SPMS bits in the RSPIi control register (SPiCR). Table 24.5 gives the relationship between RSPI modes and the SPiCR register settings, and a description of each mode.

Table 24.5 Relationship between RSPIi Modes and the SPiCR Register Settings and Description of Each Mode

Mode	Slave Mode (SPI Operation)	Single-Master Mode (SPI Operation)	Multi-Master Mode (SPI Operation)	Slave (Clock- Synchronous Operation)	Master (Clock- Synchronous Operation)
MSTR bit setting	0	1	1	0	1
MODFEN bit setting	0, 1	0	1	0	0
SPMS bit setting	0	0	0	1	1
RSPCKi signal	Input	Output	Output/Hi-Z	Input	Output
MOSli signal	Input	Output	Output/Hi-Z	Input	Output
MISOi signal	Output/Hi-Z	Input	Input	Output	Input
SSLi0 signal	Input	Output	Input	Hi-Z	Hi-Z
SSLi1 to SSLi3 signals	Hi-Z	Output	Output/Hi-Z	Hi-Z	Hi-Z
Output pin mode	CMOS/open-drain	CMOS/open-drain	CMOS/open-drain	CMOS/open-drain	CMOS/open-drain
SSL polarity modification function	Supported	Supported	Supported	_	_
Clock source	RSPCK input	On-chip baud rate generator	On-chip baud rate generator	RSPCK input	On-chip baud rate generator
Clock polarity	Two	Two	Two	Two	Two
Clock phase	Two	Two	Two	One (CPHA = "1")	One (CPHA = "1")
First transfer bit	MSB/LSB	MSB/LSB	MSB/LSB	MSB/LSB	MSB/LSB
Transfer data length	8 to 32 bits	8 to 32 bits	8 to 32 bits	8 to 32 bits	8 to 32 bits
Burst transfer	Possible (CPHA = "1")	Possible (CPHA = "0", "1")	Possible (CPHA = "0", "1")	_	_
RSPCK delay control	Not supported	Supported	Supported	Not supported	Supported
SSL negation delay control	Not supported	Supported	Supported	Not supported	Supported
Next-access delay control	Not supported	Supported	Supported	Not supported	Supported
Transfer starting method	SSL input active or RSPCK oscillation	Write to transmit buffer when SPTEF = "1"	Write to transmit buffer when SPTEF = "1"	RSPCK oscillation	Write to transmit buffer when SPTEF = "1"



Mode	Slave Mode (SPI Operation)	Single-Master Mode (SPI Operation)	Multi-Master Mode (SPI Operation)	Slave (Clock- Synchronous Operation)	Master (Clock- Synchronous Operation)
Sequence control	Not supported	Supported	Supported	Not supported	Supported
Transmit buffer empty detection	Supported	Supported	Supported	Supported	Supported
Receive buffer full detection	Supported	Supported	Supported	Supported	Supported
Overrun error detection	Supported	Supported	Supported	Supported	Supported
Mode fault error detection	Supported (MODFEN = "1")	Not supported	Supported	Not supported	Not supported

24.4.2 Controlling RSPIi Pins

According to the settings of the MSTR, MODFEN, and SPMS bits in the RSPIi control register (SPiCR) and the SPOM bit in the RSPIi pin control register (SPiPCR), the RSPIi can automatically switch pin directions and output modes. Table 24.6 shows the relationship between pin states and bit settings.

Table 24.6 Relationship between RSPIi Pin States and Control Bit Setting Values

			Pin State* ¹
Mode	Pin	SPOM = "0"	SPOM = "1"
Single-master mode	RSPCKi	CMOS output	Open-drain output
(SPI operation) (MSTR = "1", MODFEN = "0",	SSLi0 to SSLi3	CMOS output	Open-drain output
SPMS = "0")	MOSIi	CMOS output	Open-drain output
	MISOi	Input	Input
Multi-master mode	RSPCKi* ²	CMOS output/Hi-Z	Open-drain output/Hi-Z
(SPI operation) (MSTR = "1", MODFEN = "1",	SSLi0	Input	Input
SPMS = "0")	SSLi1 to SSLi3*2	CMOS output/Hi-Z	Open-drain output/Hi-Z
	MOSIi*2	CMOS output/Hi-Z	Open-drain output/Hi-Z
	MISOi	Input	Input
Slave mode	RSPCKi	Input	Input
(SPI operation) (MSTR = "0", SPMS = "0")	SSLi0	Input	Input
01 W0 = 0)	SSLi1 to SSLi3	Hi-Z	Hi-Z
	MOSIi	Input	Input
	MISOi*3	CMOS output/Hi-Z	Open-drain output/Hi-Z
Master	RSPCKi	CMOS output	Open-drain output
(Clock-Synchronous Operation) (MSTR = "1", MODFEN = "0",	SSLi0 to SSLi3*4	Hi-Z	Hi-Z
SPMS = "1")	MOSIi	CMOS output	Open-drain output
	MISOi	Input	Input

		Pin State* ¹		
Mode	Pin	SPOM = "0"	SPOM = "1"	
Slave	RSPCKi	Input	Input	
(Clock-Synchronous Operation) (MSTR = "0", SPMS = "1")	SSLi0 to SSLi3*4	Hi-Z	Hi-Z	
(MOTITE 0, OF MO = 1)	MOSIi	Input	Input	
	MISOi	CMOS output	Open-drain output	

Notes: *1 The RSPIi settings are not indicated by the multifunction pins for which the RSPIi function is not selected.

- *2 When the SSLi0 pin is at the active level, the pin state is Hi-Z.
- *3 When the SSLi0 pin is at the inactive level or the SPE bit in the SPiCR register is cleared to "0", the pin state is Hi-Z.
- *4 Pins SSLi0 to SSLi3 can be used as I/O ports during clock-synchronous operation.

In single-master (SPI operation) or multi-master (SPI operation) mode, RSPIi determines the MOSIi signal values during the SSL negation period (including the SSL retention period during a burst transfer) according to the settings of the MOIFE and MOIFV bits in the SPiPCR register, as shown in table 24.7.

Table 24.7 MOSIi Signal Value Determination during SSL Negation Period

MOIFE	MOIFV	MOSIi Signal Value during SSL Negation Period	
0	0, 1	Final data from previous transfer	
1	0	Always "L"	
1	1	Always "H"	

24.4.3 RSPI System Configuration Example

(1) Single Master/Single Slave (with this MCU Acting as Master)

Figure 24.3 shows a single-master/single-slave RSPI system configuration example when this MCU is used as a master. In the single-master/single-slave configuration, the SSLi0 to SSLi3 output of this MCU (master) is not used. The SSL input of the RSPI slave is fixed to the "L" level, and the RSPI slave is always maintained in a select state. In the transfer format corresponding to the case where the CPHA bit in the RSPIi command register (SPiCMD) is "0", there are slave devices for which the SSL signal cannot be fixed to the active level. In situations where the SSL signal cannot be fixed, the SSL output of this MCU should be connected to the SSL input of the slave device.

This MCU (master) always drives the RSPCKi and MOSIi. The RSPI slave always drives the MISOi.




Figure 24.3 Single-Master/Single-Slave Configuration Example (This MCU = Master)

(2) Single Master/Single Slave (with this MCU Acting as Slave)

Figure 24.4 shows a single-master/single-slave RSPI system configuration example when this MCU is used as a slave. When this MCU is to operate as a slave, the SSLi0 pin is used as SSL input. The RSPI master always drives the RSPCK and MOSI. This MCU (slave) always drives the MISOi. When SSLi0 is at the inactive level, the pin state is Hi-Z.

In the single-slave configuration in which the CPHA bit in the RSPIi command register (SPiCMD) is set to "1", the SSLi0 input of this MCU (slave) is fixed to the "L" level, this MCU (slave) is always maintained in a selected state, and in this manner it is possible to execute serial transfer (figure 24.5).




Figure 24.4 Single-Master/Single-Slave Configuration Example (This MCU = Slave)




Figure 24.5 Single-Master/Single-Slave Configuration Example (This MCU = Slave, CPHA = "1")

(3) Single Master/Multi-Slave (with this MCU Acting as Master)

Figure 24.6 shows a single-master/multi-slave RSPI system configuration example when this MCU is used as a master. In the example of figure 24.6, the RSPI system is comprised of an this MCU (master) and four slaves (RSPI slave 0 to RSPI slave 3).

The RSPCKi and MOSIi outputs of this MCU (master) are connected to the RSPCK and MOSI inputs of RSPI slave 0 to RSPI slave 3. The MISO outputs of RSPI slave 0 to RSPI slave 3 are all connected to the MISOi input of this MCU (master). SSLi0 to SSLi3 outputs of this MCU (master) are connected to the SSL inputs of RSPI slave 0 to RSPI slave 3, respectively.

This MCU (master) always drives RSPCKi, MOSIi, and SSLi0 to SSLi3. Of the RSPI slave 0 to RSPI slave 3, the slave that receives "L" level input into the SSL input drives MISO.




Figure 24.6 Single-Master/Multi-Slave Configuration Example (This MCU = Master)

(4) Single Master/Multi-Slave (with this MCU Acting as Slave)

Figure 24.7 shows a single-master/multi-slave RSPI system configuration example when this MCU is used as a slave. In the example of figure 24.7, the RSPI system is comprised of an RSPI master and two this MCUs (slave X and slave Y).

The RSPCK and MOSI outputs of the RSPI master are connected to the RSPCKi and MOSIi inputs of this MCUs (slave X and slave Y). The MISOi outputs of this MCUs (slave X and slave Y) are all connected to the MISO input of the RSPI master. The SSLX and SSLY outputs of the RSPI master are connected to the SSLi0 inputs of this MCUs (slave X and slave Y), respectively.

The RSPI master always drives RSPCK, MOSI, SSLX, and SSLY. Of this MCUs (slave X and slave Y), the slave that receives "L" level input into the SSLi0 input drives MISO.




Figure 24.7 Single-Master/Multi-Slave Configuration Example (This MCU = Slave)

(5) Multi-Master/Multi-Slave (with this MCU Acting as Master)

Figure 24.8 shows a multi-master/multi-slave RSPI system configuration example when this MCU is used as a master. In the example of figure 24.8, the RSPI system is comprised of two this MCUs (master X, master Y) and two RSPI slaves (RSPI slave 1, RSPI slave 2).

The RSPCKi and MOSIi outputs of this MCU (master X, master Y) are connected to the RSPCK and MOSI inputs of RSPI slaves 1 and 2. The MISO outputs of RSPI slaves 1 and 2 are connected to the MISOi inputs of this MCU (master X, master Y). Any generic port Y output from this MCU (master X) is connected to the SSLi0 input of this MCU (master Y). Any generic port X output of this MCU (master Y) is connected to the SSLi0 input of this MCU (master X). The SSLi1 and SSLi2 outputs of this MCU (master X, master Y) are connected to the SSL inputs of the RSPI slaves 1 and 2. In this configuration example, because the system can be comprised solely of SSLi0 input, and SSLi1 and SSLi2 outputs for slave connections, the outputs SSLi3 of this MCU are not required.

This MCU drives RSPCKi, MOSIi, SSLi1, and SSLi2 when the SSLi0 input level is "H". When the SSLi0 input level is "L", this MCU detects a mode fault error, sets RSPCKi, MOSIi, SSLi1, and SSLi2 to Hi-Z, and releases the RSPI bus



right to the other master. Of the RSPI slaves 1 and 2, the slave that receives "L" level input into the SSL input drives MISO.




Figure 24.8 Multi-Master/Multi-Slave Configuration Example (This MCU = Master)

(6) Master (Clock-Synchronous Operation)/Slave (Clock-Synchronous Operation) (with this MCU Acting as Master)

Figure 24.9 shows a master (clock-synchronous operation)/slave (clock-synchronous operation) RSPI system configuration example when this MCU is used as a master. In this master (clock-synchronous operation)/slave (clock-synchronous operation) configuration, this MCU (master) does not use SSLi0 to SSLi3. This MCU (master) drives RSPCKi and MOSIi constantly. The RSPI slave drives MISO constantly.




Figure 24.9 Master (Clock-Synchronous Operation)/Slave (Clock-Synchronous Operation) Configuration Example (This MCU = Master)

(7) Master (Clock-Synchronous Operation)/Slave (Clock-Synchronous Operation) (with this MCU Acting as Slave)

Figure 24.10 shows a master (clock-synchronous operation)/slave (clock-synchronous operation) RSPI system configuration example when this MCU is used as a slave. When this MCU is used as a slave (clock-synchronous operation), this MCU (slave) drives MISOi constantly, and the RSPI master drives RSPCK and MOSI constantly. This MCU (slave) can perform serial transfers only in a single-slave configuration in which the CPHA bit in the RSPIi command register (SPiCMD) is set to "1".




Figure 24.10 Master (Clock-Synchronous Operation)/Slave (Clock-Synchronous Operation) Configuration Example (This MCU = Slave, CPHA = "1")

24.4.4 Transfer Format

(1) CPHA = "0"

Figure 24.11 shows an example transfer format for the serial transfer of 8-bit data when the CPHA bit in the RSPIi command register (SPiCMD) is "0". However, clock-synchronous operation (SPMS bit in RSPIi control register (SPiCR) set to "1") cannot be guaranteed with the CPHA bit is cleared to "0". In figure 24.11, RSPCK (CPOL = "0") indicates the RSPCK signal waveform when the CPOL bit in the SPiCMD register is "0"; RSPCK (CPOL = "1") indicates the RSPCK signal waveform when the CPOL bit is "1". The sampling timing represents the timing at which the RSPIi fetches serial transfer data into the shift register. The input/output directions of the signals depend on the RSPI settings. For details, see section 24.4.2, Controlling RSPIi Pins.

When the CPHA bit is cleared to "0", the output of valid data to the MOSIi signal and driving of valid data to the MISOi signal commences when the SSLi signal is asserted. The first RSPCKi signal change timing that occurs after the SSLi signal assertion becomes the first transfer data fetching timing. After this timing, data is sampled at every 1 RSPCK cycle. The change timing for the MOSIi and MISOi signals is always 1/2 RSPCK cycle after the transfer data fetch timing. The settings in the CPOL bit do not affect the RSPCKi signal operation timing; they only affect the signal polarity.

t1 denotes a period from an SSLi signal assertion to RSPCKi oscillation (RSPCK delay). t2 denotes a period from the cessation of RSPCKi oscillation to an SSLi signal negation (SSL negation delay). t3 denotes a period in which SSLi signal assertion is suppressed for the next transfer after the end of serial transfer (next-access delay). t1, t2, and t3 are controlled by a master device running on the RSPI system. For a description of t1, t2, and t3 when the RSPI of this MCU is in master mode, see section 24.4.9 (1), Master Mode Operation.






Figure 24.11 RSPI Transfer Format (CPHA = "0")

(2) CPHA = "1"

Figure 24.12 shows an example transfer format for the serial transfer of 8-bit data when the CPHA bit in the RSPIi command register (SPiCMD) is "1". However, the SSLi signal is not used when the SPMS bit in the RSPIi control register (SPiCR) is set to "1", and communication is performed using the RSPCKi, MOSIi, and MISOi signals only. In figure 24.12, RSPCK (CPOL = "0") indicates the RSPCK signal waveform when the CPOL bit in the SPiCMD register is "0"; RSPCK (CPOL = "1") indicates the RSPCK signal waveform when the CPOL bit is "1". The sampling timing represents the timing at which the RSPI fetches serial transfer data into the shift register. The input/output directions of the signals depend on the RSPI modes (master or slave). For details, see section 24.4.2, Controlling RSPIi Pins.

When the CPHA bit is "1", the driving of invalid data to the MISOi signal commences at an SSLi signal assertion timing. The driving of valid data to the MOSIi and MISOi signals commences at the first RSPCKi signal change timing that occurs after the SSLi signal assertion. After this timing, data is updated at every 1 RSPCK cycle. The transfer data fetch timing is always 1/2 RSPCK cycle after the data update timing. The settings in the CPOL bit do not affect the RSPCKi signal operation timing; they only affect the signal polarity.

t1, t2, and t3 are the same as those in the case of CPHA = "0". For a description of t1, t2, and t3 when the RSPI of this MCU is in master mode, see section 24.4.9 (1), Master Mode Operation.




Figure 24.12 RSPI Transfer Format (CPHA = "1")

24.4.5 Data Format

The RSPIi's data format depends on the settings in the RSPIi command register (SPiCMD). Irrespective of MSB/LSB first, the RSPIi treats the range from the LSB of the RSPIi data register (SPiDR) to the assigned data length as transfer data. Bit 16 of the SPiDR register is the LSB when the SPiDCR.SPLW bit is cleared to "0", and bit 0 of the SPiDR register is the LSB when the SPiDCR.SPLW bit is set to "1".

(1) MSB First Transfer (32-Bit Data)

Figure 24.13 shows the operation of the RSPIi data register (SPiDR) and the shift register when the RSPIi performs a 32-bit data length MSB-first data transfer.

The CPU or the DMAC writes T31 to T00 to the transmit buffer of the SPiDR register. If the SPTEF bit in the RSPIi status register (SPiSR) is "0" and the shift register is empty, the RSPIi copies the data in the transmit buffer of SPiDR to the shift register, and fully populates the shift register. When serial transfer starts, the RSPIi outputs data from the MSB (bit 31) of the shift register, and shifts in the data from the LSB (bit 0) of the shift register. When the RSPCK cycle required for the serial transfer of 32 bits has passed, data R31 to R00 is stored in the shift register. In this state, the RSPIi copies the data from the shift register to the receive buffer of the SPiDR register, and empties the shift register.

If another serial transfer is started before the CPU or the DMAC writes to the transmit buffer of the SPiDR register, received data R31 to R00 is shifted out from the shift register.




Figure 24.13 MSB First Transfer (32-Bit Data)

(2) MSB First Transfer (24-Bit Data)

As an example of MSB-first data transfer with a data length other than 32 bits, figure 24.14 shows the operation of the RSPIi data register (SPiDR) and the shift register when RSPIi performs a 24-bit data transfer.

The CPU or the DMAC writes T31 to T00 to the transmit buffer of the SPiDR register. If the SPTEF bit in the RSPIi status register (SPiSR) is "0" and the shift register is empty, the RSPIi copies the data in the transmit buffer of the SPiDR register to the shift register, and fully populates the shift register. When serial transfer starts, the RSPIi outputs data from bit 23 of the shift register, and shifts in the data from the LSB (bit 0) of the shift register. When the RSPCK cycle required for the serial transfer of 24 bits has passed, received data R23 to R00 is stored in bits 23 to 0 of the shift register. After completion of the serial transfer, data that existed before the transfer is retained in bits 31 to 24 in the shift register. In this state, the RSPIi copies the data from the shift register to the receive buffer of the SPiDR register, and empties the shift register.

If another serial transfer is started before the CPU or the DMAC writes to the transmit buffer of the SPiDR register, received data R23 to R00 is shifted out from the shift register.




Figure 24.14 MSB First Transfer (24-Bit Data)

(3) LSB First Transfer (32-Bit Data)

Figure 24.15 shows the operation of the RSPIi data register (SPiDR) and the shift register when the RSPIi performs a 32-bit data length LSB-first data transfer.

The CPU or the DMAC writes T31 to T00 to the transmit buffer of the SPiDR register. If the SPTEF bit in the RSPIi status register (SPiSR) is 0 and the shift register is empty, the RSPIi reverses the order of the bits of the data in the transmit buffer of the SPiDR register, copies it to the shift register, and fully populates the shift register. When serial transfer starts, the RSPIi outputs data from the MSB (bit 31) of the shift register, and shifts in the data from the LSB (bit 0) of the shift register. When the RSPCK cycle required for the serial transfer of 32 bits has passed, data R00 to R31 is stored in the shift register. In this state, the RSPIi copies the data, in which the order of the bits is reversed, from the shift register to the receive buffer of the SPiDR register, and empties the shift register.

If another serial transfer is started before the CPU or the DMAC writes to the transmit buffer of the SPiDR register, received data R00 to R31 is shifted out from the shift register.




Figure 24.15 LSB First Transfer (32-Bit Data)

(4) LSB First Transfer (24-Bit Data)

As an example of LSB-first data transfer with a data length other than 32 bits, figure 24.16 shows the operation of the RSPIi data register (SPiDR) and the shift register when RSPIi performs a 24-bit data transfer.

The CPU or the DMAC writes T31 to T00 to the transmit buffer of the SPiDR register. If the SPTEF bit in the RSPIi status register (SPiSR) is "0" and the shift register is empty, the RSPI reverses the order of the bits of the data in the transmit buffer of the SPiDR register, copies it to the shift register, and fully populates the shift register. When serial transfer starts, the RSPIi outputs data from the MSB (bit 31) of the shift register, and shifts in the data from bit 8 of the shift register. When the RSPCK cycle required for the serial transfer of 24 bits has passed, received data R00 to R23 is stored in bits 31 to 8 of the shift register. After completion of the serial transfer, data that existed before the transfer is retained in bits 7 to 0 of the shift register. In this state, the RSPIi copies the data, in which the order of the bits is reversed, from the shift register to the receive buffer of the SPiDR register, and empties the shift register.

If another serial transfer is started before the CPU or the DMAC writes to the transmit buffer of the SPiDR register, received data R00 to R23 is shifted out from the shift register.




Figure 24.16 LSB First Transfer (24-Bit Data)

24.4.6 Transmission Buffer Empty/Receive Buffer Full Flags

Figure 24.17 shows an example of operation of the RSPI transmit buffer empty flag (SPTEF) and the RSPI receive buffer full flag in the RSPIi status register (SPiSR). The SPiDR access depicted in figure 24.17 indicates the condition of access from the CPU or the DMAC to the RSPIi data register (SPiDR), where I denotes an idle cycle, W a write cycle, and R a read cycle. In the example shown in figure 24.17, the RSPI performs an 8-bit serial transfer when the SPFC bits in the RSPIi data control register (SPiDCR) are set to "00" and the CPHA and CPOL bits in the RSPIi command register (SPiCMD) are set to "1" and "0", respectively. The numbers given under the RSPCKi waveform represent the number of RSPCK cycles (i.e., the number of transferred bits).




Figure 24.17 SPTEF and SPRF Bit Operation Example

The operation of the flags at timings shown in steps (1) to (5) in the figure is described below.

- 1. When the DMAC writes transmit data to the SPiDR register while the transmit buffer of the SPiDR register is empty, the RSPIi sets the SPTEF bit to "0", and writes data to the transmit buffer, with no change in the SPRF flag.
- 2. If the shift register is empty, the RSPIi sets the SPTEF bit to "1", and copies the data in the transmit buffer to the shift register, with no change in the SPRF flag. How a serial transfer is started depends on the mode of the RSPI. For details, see section 24.4.9, SPI Operation, and section 24.4.10, Clock Synchronous Operation.
- 3. When the CPU or the DMAC writes transmit data to SPiDR with the transmit buffer of the SPiDR register being empty, the RSPIi sets the SPTEF bit to 0, and writes data to the transmit buffer, while the SPRF flag remains unchanged. Because the data being transferred serially is stored in the shift register, the RSPIi does not copy the data in the transmit buffer to the shift register.
- 4. When the serial transfer ends with the receive buffer of the SPiDR register being empty, the RSPIi sets the SPRF bit to 1, and copies the receive data in the shift register to the receive buffer. Because the shift register becomes empty upon completion of serial transfer, if the transmit buffer was full before the serial transfer ended, the RSPIi sets the SPTEF bit to "1", and copies the data in the transmit buffer to the shift register. Even when received data is not copied from the shift register to the receive buffer in an overrun error status, upon completion of the serial transfer the RSPIi determines that the shift register is empty, and as a result data transfer from the transmit buffer to the shift register is enabled.
- 5. When the CPU or the DMAC reads SPiDR with the receive buffer being full, the RSPIi sets the SPRF bit to "0", and sends the data in the receive buffer to the internal bus.

If the CPU or the DMAC writes to the SPiDR register when the SPTEF bit is "0", the RSPIi does not update the data in the transmit buffer. When writing to the SPiDR register, make sure that the SPTEF bit is "1". That the SPTEF bit is "1" can be checked by reading the SPiSR register or by using an RSPI transmit interrupt. To use an RSPIi transmit interrupt, set the SPTIE bit in the SPiCR register to "1".

If the RSPI is disabled (the SPE bit in the SPiCR register being "0"), the SPTEF bit is initialized to "1". For this reason, setting the SPTIE bit to 1 when the RSPIi is disabled generates an RSPIi transmit interrupt.



When serial transfer ends with the SPRF bit being "1", the RSPIi does not copy data from the shift register to the receive buffer, and detects an overrun error (see section 24.4.7, Error Detection). To prevent a receive data overrun error, set the SPRF bit to "0" before the serial transfer ends. That the SPRF bit is "1" can be checked by either reading the SPiSR register or by using an RSPIi receive interrupt. To use an RSPI receive interrupt, set the SPRIE bit in the SPiCR register to "1".

24.4.7 Error Detection

In the normal RSPIi serial transfer, the data written from the RSPIi data register (SPiDR) to the transmit buffer by either the CPU or the DMAC is serially transmitted, and either the CPU or the DMAC can read the serially received data from the receive buffer of the SPiDR register. If access is made to the SPiDR register by either the CPU or the DMAC, depending on the status of the transmit buffer/receive buffer or the status of the RSPIi at the beginning or end of serial transfer, in some cases non-normal transfers can be executed.

If a non-normal transfer operation occurs, the RSPIi detects the event as an overrun error or a mode fault error. Table 24.8 shows the relationship between non-normal transfer operations and the RSPIi's error detection function.

Table 24.8 Relationship between Non-Normal Transfer Operations and RSPIi Error Detection Function

	Occurrence Condition	RSPI Operation	Error Detection
Α	Either the CPU or the DMAC writes to the SPiDR register when the transmit buffer is full.	Retains the contents of the transmit buffer. Missing write data.	None
В	Serial transfer is started in slave mode when transmit data is still not loaded on the shift register.	Data received in previous serial transfer is serially transmitted.	None
С	Either the CPU or the DMAC reads from the SPiDR register when the receive buffer is empty.	Previously received serial data is output to the CPU or the DMAC.	None
D	Serial transfer terminates when the receive buffer is full.	Retains the contents of the receive buffer. Missing serial receive data.	Overrun error
E	The SSLi0 input signal is asserted when the serial transfer is idle in multi-master mode.	Driving of the RSPCKi, MOSli, and SSLi1 to SSLi3 output signals stopped.	Mode fault error
		RSPI disabled.	
F	The SSLi0 input signal is asserted during serial transfer in multi-master mode.	Serial transfer suspended.	Mode fault error
		Missing send/receive data.	
		Driving of the RSPCKi, MOSli, and SSLi1 to SSLi3 output signals stopped.	
		RSPI disabled.	
G	The SSLi0 input signal is negated during serial transfer in slave mode.	Serial transfer suspended.	Mode fault error
		Missing send/receive data.	
		Driving of the MISOi output signal stopped.	
		RSPI disabled.	

On operation A shown in table 24.8, the RSPIi does not detect an error. To prevent data omission during the writing to the SPiDR register by the CPU or the DMAC, write operations to the SPiDR register should be executed when the SPTEF bit in the RSPIi status register (SPiSR) is "1".

Likewise, the RSPIi does not detect an error on operation B. In a serial transfer that was started before the shift register was updated, the RSPIi sends the data that was received in the previous serial transfer, and does not treat the operation indicated in B as an error. Notice that the received data from the previous serial transfer is retained in the receive buffer



of the SPiDR register, and thus it can be correctly read by the CPU or the DMAC (if the SPiDR register is not read before the end of the serial transfer, an overrun error may result).

Similarly, the RSPIi does not detect an error on operation C. To prevent the CPU or the DMAC from reading extraneous data, the SPiDR register read operation should be executed when the SPRF bit in the SPiSR register is "1".

An overrun error shown in D is described in section 24.4.7 (1), Overrun Error. A mode fault error shown in E to G is described in section 24.4.7 (2), Mode Fault Error. On operations of the SPTEF and SPRF bits in the SPiSR register, see section 24.4.6, Transmission Buffer Empty/Receive Buffer Full Flags.

(1) Overrun Error

If serial transfer ends when the receive buffer of the RSPIi data register (SPiDR) is full, the RSPIi detects an overrun error, and sets the OVRF bit in the SPiSR register to "1". When the OVRF bit is "1", the RSPIi does not copy data from the shift register to the receive buffer so that the data prior to the occurrence of the error is retained in the receive buffer. To reset the OVRF bit in the SPiSR register to "0", either execute hardware reset, or write a "0" to the OVRF bit after the CPU has read the SPiSR register with the OVRF bit set to "1".

Figure 24.18 shows an example of operation of the SPRF and OVRF bits in the SPiSR register. The SPiSR register access depicted in figure 24.18 indicates the condition of access from the CPU to the SPiSR register, and from the DMAC to SPiDR, respectively, where I denotes an idle cycle, W a write cycle, and R a read cycle. In the example of figure 24.18, the RSPI performs an 8-bit serial transfer in which the CPHA bit in the RSPIi command register (SPiCMD) is "1", and CPOL is "0". The numbers given under the RSPCKi waveform represent the number of RSPCK cycles (i.e., the number of transferred bits).




Figure 24.18 SPRF and OVRF Bit Operation Example

The operation of the flags at the timing shown in steps (1) to (4) in the figure is described below.

- 1. If a serial transfer terminates with the SPRF bit being "1" (receive buffer full), the RSPIi detects an overrun error, and sets the OVRF bit to "1". The RSPIi does not copy the data in the shift register to the receive buffer. In master mode, the RSPIi copies the value of the pointer to the RSPIi command register (SPiCMD) to the SPECM bit in the RSPIi sequence status register (SPiSSR).
- 2. When the CPU or the DMAC reads the SPiDR register, the RSPIi sets the SPRF bit to "0", and outputs the data in the receive buffer to an internal bus. The receive buffer becoming empty does not clear the OVRF bit.
- 3. If the serial transfer terminates with the OVRF bit being "1" (an overrun error), the RSPIi keeps the SPRF bit at "0" and does not update it. Likewise, the RSPIi does not copy the data in the shift register to the receive buffer. When in master mode, the RSPIi does not update SPECM bit of the SPiSSR register. If, in an overrun error state, the RSPIi does not copy the received data from the shift register to the receive buffer, upon termination of the serial transfer, the RSPIi determines that the shift register is empty; in this manner, data transfer is enabled from the transmit buffer to the shift register.



4. If the CPU writes a "0" to the OVRF bit after reading the SPiSR register when the OVRF bit is "1", the RSPIi clears the OVRF bit.

The occurrence of an overrun can be checked either by reading the SPiSR register or by using an RSPIi error interrupt and reading the SPiSR register. To use an RSPIi error interrupt, set the SPEIE bit in the RSPIi control register (SPiCR) to "1". When executing a serial transfer without using an RSPIi error interrupt, measures should be taken to ensure the early detection of overrun errors, such as reading the SPiSR register immediately after the SPiDR register is read. When the RSPIi is run in master mode, the pointer value to the SPiCMD register can be checked by reading the SPECM bit of the SPiSSR register.

If an overrun error occurs and the OVRF bit is set to "1", normal reception operations cannot be performed until such time as the OVRF bit is cleared. The OVRF bit is cleared to "0" under the following conditions:

- After reading the SPiSR register in a condition in which the OVRF bit is set to "1", the CPU writes a "0" to the OVRF bit.
- Hardware reset

(2) Mode Fault Error

The RSPIi operates in multi-master mode when the MSTR bit in the RSPIi control register (SPiCR) is "1", the SPMS bit is "0", and the MODFEN bit is "1". If the active level is input with respect to the SSLi0 input signal of the RSPIi in multi-master mode, the RSPIi detects a mode fault error irrespective of the status of the serial transfer, and sets the MODF bit in the RSPIi status register (SPiSR) to "1". Upon detecting the mode fault error, the RSPIi copies the value of the pointer to the RSPIi command register (SPiCMD) to the SPECM bit in the RSPIi sequence status register (SPiSSR). The active level of the SSL0 signal is determined by the SSL0P bit in the RSPIi slave select polarity register (SPiSSLP).

When the MSTR bit is cleared to "0", RSPIi operates in slave mode. While in slave mode, with the MODFEN bit set to "1" and the SPMS bit cleared to "0", RSPIi detects a mode fault error when the SSL0 input signal is negated during the serial transfer period (from the time the driving of valid data is started to the time the final unit of valid data is fetched).

Upon detecting a mode fault error, RSPIi stops driving the output signals and clears the SPE bit in the SPiCR register to "0". When the SPE bit is cleared to "0", the RSPI function is disabled. (see section 24.4.8, Initializing RSPI.) In a multimaster configuration, it is possible to release the master rights by using a mode fault error to stop the driving of output signals and the RSPI function.

The occurrence of a mode fault error can be checked either by reading the SPiSR register or by using an RSPIi error interrupt and reading the SPiSR register. To use an RSPIi error interrupt, set the SPEIE bit in the RSPIi control register (SPiCR) to "1". To detect a mode fault error without using an RSPIi error interrupt, it is necessary to poll the SPiSR register. When using the RSPI in master mode, one can read the SPECM bit in the SPiSSR register to verify the value of the pointer to the SPiCMD register when an error occurs.

When the MODF bit is "1", the RSPIi ignores the writing of the value "1" to the SPE bit by the CPU. To enable the RSPIi function after the detection of a mode fault error, the MODF bit must be set to "0". The MODF bit is cleared to "0" under the following conditions:

- After reading the SPSR register in a condition where the MODF bit has turned "1", the CPU writes a "0" to the MODF bit.
- Hardware reset



24.4.8 Initializing RSPI

If the CPU writes a "0" to the SPE bit in the RSPIi control register (SPiCR) or the RSPIi clears the SPE bit to "0" because of the detection of a mode fault error, the RSPIi disables the RSPI function, and initializes a part of the module function. During a hardware reset, the RSPIi initializes all of the module function. An explanation follows of initialization by the clearing of the SPE bit and initialization by hardware reset.

(1) Initialization by Clearing SPE Bit

When the SPE bit in the SPiCR register is cleared, the RSPIi performs the following initialization:

- Suspending any serial transfer that is being executed
- Stopping the driving of output signals only in slave mode (Hi-Z)
- Initializing the internal state of the RSPIi
- Initializing the SPTEF bit in the RSPIi status register (SPiSR)

Initialization by the clearing of the SPE bit does not initialize the control bits of the RSPIi. For this reason, the RSPI can be started in the same transfer mode as prior to the initialization if the CPU resets the value "1" to the SPE bit.

The SPRF, OVRF, and MODF bits in the SPiSR register are not initialized, nor is the value of the RSPIi sequence status register (SPiSSR) initialized. For this reason, even after the RSPI is initialized, data from the receive buffer can be read in order to check the status of error occurrence during an RSPIi transfer.

The SPTEF bit in the SPiSR register is initialized to "1". Therefore, if the SPTIE bit in the SPiCR register is set to "1" after RSPIi initialization, an RSPIi transmit interrupt is generated. When the RSPIi is initialized by the CPU, in order to disable any RSPIi transmit interrupt, a "0" should be written to the SPTIE bit simultaneously with the writing of a "0" to the SPE bit. To disable any RSPIi transmit interrupt after a mode fault error is detected, use an error handling routine to write a "0" to the SPTIE bit.

(2) Hardware Reset

Initialization by a hardware reset completely initializes RSPIi by initializing all the bits used to control it, the status bits, and the data registers, in addition to the items listed in section 24.4.8 (1), Initialization by Clearing SPE Bit.



R01UH0286EJ0110

24.4.9 SPI Operation

(1) Master Mode Operation

The only difference between single-master mode operation and multi-master mode operation lies in mode fault error detection (see section 24.4.7, Error Detection). When operating in single-master mode, the RSPIi does not detect mode fault errors whereas the RSPIi running in multi-master mode does detect mode fault errors. This section explains operations that are common to single-/multi-master modes.

(a) Starting Serial Transfer

The RSPIi updates the data in the transmit buffer when the SPTEF bit in the RSPIi status register (SPiSR) is "1" and when either the CPU or the DMAC has written data to the RSPIi data register (SPiDR). When the shift register is empty in a condition where the SPTEF bit has been cleared to "0" by a write to the SPiDR register or by the CPU reading the SPTEF bit as "1" and then writing "0" to it, RSPIi copies the data in the transmit buffer to the shift register and starts a serial transfer. Upon copying transmit data to the shift register, the RSPIi changes the status of the shift register to "full", and upon termination of serial transfer, it changes the status of the shift register to "empty". The status of the shift register cannot be referenced from the CPU.

For details on the RSPIi transfer format, see section 24.4.4, Transfer Format. The SSLi output signal polarity is dependent on the setting value of the RSPIi slave select polarity register (SPiSSLP).

(b) Terminating a Serial Transfer

Irrespective of the CPHA bit in the RSPIi command register (SPiCMD), the RSPIi terminates the serial transfer after transmitting an RSPCKi edge corresponding to the final sampling timing. If the SPRF bit in the RSPIi status register (SPiSR) is "0" and free space is available in the receive buffer, upon termination of serial transfer the RSPIi copies data from the shift register to the receive buffer of the RSPIi data register (SPiDR).

It should be noted that the final sampling timing varies depending on the bit length of transfer data. In master mode, the RSPI data length depends on the settings in the SPB bit in the RSPi command register (SPiCMD). The SSLi output signal polarity depends on the setting value of the RSPIi slave select polarity register (SPiSSLP). For details on the RSPIi transfer format, see section 24.4.4, Transfer Format.

(c) Sequence Control

The transfer format that is employed in master mode is determined by the RSPIi sequence control register (SPiSCR), RSPIi command registers 0 to 3 (SPiCMD0 to SPiCMD3), the RSPIi bit rate register (SPiBR), the RSPIi clock delay register (SPiCKD), the RSPIi slave select negation delay register (SPiSSLND), and the RSPIi next-access delay register (SPiND).

The SPiSCR register is used to determine the sequence configuration for serial transfers that are executed by a master mode RSPIi. The following items are set in RSPI command registers SPiCMD0 to SPiCMD3: SSLi output signal value, MSB/LSB first, data length, some of the bit rate settings, RSPCK polarity/phase, whether the SPiCKD register is to be referenced, whether the SPiSSLND register is to be referenced, and whether the SPiND register is to be referenced. The SPiBR register holds some of the bit rate settings; the SPiCKD register, an RSPI clock delay value; the SPiSSLND register, an SSL negation delay; and the SPiND register, a next-access delay value.



According to the sequence length that is assigned to SPiSCR, the RSPIi makes up a sequence comprised of a part or all of SPiCMD0 to SPiCMD3. The RSPIi contains a pointer to the SPiCMD register that makes up the sequence. The value of this pointer can be checked by reading SPCP bit in the RSPIi sequence status register (SPiSSR). When the SPE bit in the RSPIi control register (SPiCR) is set to "1" and the RSPIi function is enabled, the RSPIi loads the pointer to the commands in the SPiCMD0 register, and incorporates the SPiCMD0 register settings into the transfer format at the beginning of serial transfer. The RSPIi increments the pointer each time the next-access delay period for a data transfer ends. Upon completion of the serial transfer that corresponds to the final command comprising the sequence, the RSPIi sets the pointer in the SPiCMD0 register, and in this manner the sequence is executed repeatedly.




Figure 24.19 Determination Procedure of Serial Transfer Mode in Master Mode

(d) Burst Transfer

If the SSLKP bit in the RSPIi command register (SPiCMD) that the RSPI references during the current serial transfer is "1", the RSPIi keeps the SSLi signal level during the serial transfer until the beginning of the SSLi signal assertion for the next serial transfer. If the SSLi signal level for the next serial transfer is the same as the SSLi signal level for the current serial transfer, the RSPIi can execute continuous serial transfers while keeping the SSLi signal assertion status (burst transfer).

Figure 24.20 shows an example of an SSL signal operation for the case where a burst transfer is implemented using SPiCMD0 and SPiCMD1 registers settings. The text below explains the RSPIi operations (1) to (7) as depicted in figure 24.20. It should be noted that the polarity of the SSLi output signal depends on the settings in the RSPIi slave select polarity register (SPiSSLP).

- 1. Based on the SPiCMD0 register, the RSPI asserts the SSL signal and inserts RSPCK delays.
- 2. The RSPIi executes serial transfers according to the SPiCMD0 register.
- 3. The RSPIi inserts SSL negation delays.
- 4. Because the SSLKP bit in SPiCMD0 is "1", the RSPIi keeps the SSL signal value on the SPiCMD0 register. This period is sustained, at the shortest, for a period equal to the next-access delay + 2 Pck of the SPiCMD0 register. If the shift register is empty after the passage of a minimum period, this period is sustained until such time as the transmit data is stored in the shift register for another transfer.
- 5. Based on the SPiCMD1 register, the RSPIi asserts the SSL signal and inserts RSPCK delays.
- 6. The RSPIi executes serial transfers according to the SPiCMD1 register.
- Because the SSLKP bit in the SPiCMD1 register is "0", the RSPIi negates the SSLi signal. In addition, a next-access
 delay is inserted according to the SPiCMD1 register.



R01UH0286EJ0110




Figure 24.20 Example of Burst Transfer Operation using SSLKP Bit

If the SSL signal settings in the SPiCMD register in which "1" is assigned to the SSLKP bit are different from the SSLi signal output settings in the SPiCMD register to be used in the next transfer, the RSPIi switches the SSLi signal status to SSLi signal assertion ((5) in figure 24.20) corresponding to the command for the next transfer. Notice that if such an SSLi signal switching occurs, the slaves that drive the MISOi signal compete, and the possibility arises of the collision of signal levels.

The RSPIi in master mode references within the module the SSL signal operation for the case where the SSLKP bit is not used. Even when the CPHA bit in the SPiCMD register is "0", the RSPIi can accurately start serial transfers by asserting the SSLi signal for the next transfer. For this reason, burst transfers in master mode can be executed irrespective of CPHA bit settings (see section 24.4.9 (2), Slave Mode Operation).

(e) RSPCK Delay (t1)

The RSPCK delay value of the RSPIi in master mode depends on SCKDEN bit settings in the RSPIi command register (SPiCMD) and on RSPIi clock delay register (SPiCKD) settings. The RSPIi determines the SPiCMD register to be referenced during serial transfer by pointer control, and determines an RSPCK delay value during serial transfer by using the SCKDEN bit in the selected the SPiCMD and SPiCKD registers, as shown in table 24.9. For a definition of RSPCK delay, see section 24.4.4, Transfer Format.

Table 24.9 Relationship among SCKDEN Bit and SPiCKD Register Settings, and RSPCK Delay Values

SCKDEN Bits	SCKDL Bits	RSPCK Delay Value
0	000 to 111	1 RSPCK
1	000	1 RSPCK
	001	2 RSPCK
	010	3 RSPCK
	011	4 RSPCK
	100	5 RSPCK
	101	6 RSPCK
	110	7 RSPCK
	111	8 RSPCK

(f) SSL Negation Delay (t2)

The SSL negation delay value of the RSPIi in master mode depends on SLNDEN bit settings in the RSPIi command register (SPiCMD) and on RSPi slave select negation delay register (SPiSSLND) settings. The RSPIi determines the SPiCMD register to be referenced during serial transfer by pointer control, and determines an SSL negation delay value during serial transfer by using the SLNDEN bit in the selected the SPiCMD register and the SPiSSLND register, as shown in table 24.10. For a definition of SSL negation delay, see section 24.4.4, Transfer Format.



Table 24.10 Relationship among SLNDEN Bit and SPiSSLND Regsiter Settings, and SSL Negation Delay Values

SLNDEN Bits	SLNDL Bits	SSL Negation Delay Value
0	000 to 111	1 RSPCK
1	000	1 RSPCK
	001	2 RSPCK
	010	3 RSPCK
	011	4 RSPCK
	100	5 RSPCK
	101	6 RSPCK
	110	7 RSPCK
	111	8 RSPCK

(g) Next-Access Delay (t3)

The next-access delay value of the RSPIi in master mode depends on SPNDEN bit settings in the RSPIi command register (SPiCMD) and on the RSPi next-access delay register (SPiND) settings. The RSPIi determines the SPiCMD register to be referenced during serial transfer by pointer control, and determines a next-access delay value during serial transfer by using the SPNDEN bit in the selected the SPiCMD and SPiND registers, as shown in table 24.11. For a definition of next-access delay, see section 24.4.4, Transfer Format.

Table 24.11 Relationship among SPNDEN Bit and SPiND Register Settings, and Next-Access Delay Values

SPNDEN Bits	SPiND Registers	Next-Access Delay Value
0	000 to 111	1 RSPCK + 2Pck
1	000	1 RSPCK + 2Pck
	001	2 RSPCK + 2Pck
	010	3 RSPCK + 2Pck
	011	4 RSPCK + 2Pck
	100	5 RSPCK + 2Pck
	101	6 RSPCK + 2Pck
	110	7 RSPCK + 2Pck
	111	8 RSPCK + 2Pck

(h) Initialization Flowchart

Figure 24.21 shows an example initialization flowchart during SPI operation when using RSPIi in master mode. For a description of how to set up an interrupt controller, the DMAC, and input/output ports, see the descriptions given in the individual blocks.




Figure 24.21 Example of Initialization Flowchart in Master Mode

(i) Transfer Operation Flowchart

Figure 24.22 shows an example transfer flowchart during SPI operation when using RSPIi in master mode.




Figure 24.22 Example of Transfer Operation Flowchart in Master Mode

(2) Slave Mode Operation

(a) Starting a Serial Transfer

If the CPHA bit in RSPIi command register 0 (SPiCMD0) is "0", when detecting an SSLi0 input signal assertion, the RSPIi needs to start driving valid data to the MISOi output signal. For this reason, when the CPHA bit is "0", the asserting of the SSLi0 input signal triggers the start of a serial transfer.

If the CPHA bit is "1", when detecting the first RSPCKi edge in an SSLi0 signal asserted condition, the RSPIi needs to start driving valid data to the MSOi signal. For this reason, when the CPHA bit is "1", the first RSPCKi edge in an SSLi0 signal asserted condition triggers the start of a serial transfer. When detecting the start of a serial transfer in a condition in which the shift register is empty, the RSPIi changes the status of the shift register to "full", so that data cannot be copied from the transmit buffer to the shift register when serial transfer is in progress. If the shift register was full before the serial transfer started, the RSPIi leaves the status of the shift register intact, in the full state.

Irrespective of CPHA bit settings, the timing at which the RSPIi starts driving MISOi output signals is the SSLi0 signal assertion timing. The data which is output by the RSPIi is either valid or invalid, depending on CPHA bit settings.

For details on the RSPIi transfer format, see section 24.4.4, Transfer Format. The polarity of the SSLi0 input signal depends on the setting of the SSL0P bit in the RSPIi slave select polarity register (SPiSSLP).

(b) Terminating a Serial Transfer

Irrespective of the CPHA bit in RSPIi command register 0 (SPiCMD0), the RSPIi terminates the serial transfer after detecting an RSPCKi edge corresponding to the final sampling timing. When the SPRF bit in the RSPIi status register (SPiSR) is "0" and free space is available in the receive buffer, upon termination of serial transfer the RSPIi copies received data from the shift register to the receive buffer of the RSPIi data register (SPiDR). Irrespective of the value of the SPRF bit, upon termination of a serial transfer the RSPIi changes the status of the shift register to "empty". A mode fault error occurs if the RSPIi detects an SSLi0 input signal negation between the beginning and end of serial transfer. (see section 24.4.7, Error Detection).

The final sampling timing changes depending on the bit length of the transfer data. In slave mode, the RSPIi data length depends on the settings in the SPB bit in the SPiCMD0 register. The polarity of the SSLi0 input signal depends on the setting in the SSL0P bit in the RSPIi slave select polarity register (SPiSSLP). For details on the RSPIi transfer format, see section 24.4.4, Transfer Format.

(c) Notes on Single-Slave Operations

If the CPHA bit in RSPIi command register 0 (SPiCMD0) is "0", the RSPIi starts serial transfers when it detects the assertion edge for an SSLi0 input signal. In the type of configuration shown in figure 24.5 as an example, if the RSPIi is used in single-slave mode, the SSLi0 signal is always fixed at active state. Therefore, when the CPHA bit is set to "0", the RSPIi cannot correctly start a serial transfer. To correctly execute send/receive operation by the RSPIi in a configuration in which the SSLi0 input signal is fixed at active state, the CPHA bit should be set to "1". If there is a need for setting the CPHA bit to "0", the SSLi0 input signal should not be fixed.

(d) Burst Transfer

If the CPHA bit in RSPIi command register 0 (SPiCMD0) is "1", continuous serial transfer (burst transfer) can be executed while retaining the assertion state for the SSLi0 input signal. If the CPHA bit is "1", the period from the first RSPCKi edge to the sampling timing for the reception of the final bit in an SSLi0 signal active state corresponds to a serial transfer period. Even when the SSLi0 input signal remains at the active level, the RSPIi can accommodate burst transfers because it can detect the start of access.

If the CPHA bit is "0", for the reason given in (c), Notes on Single-Slave Operations of section 24.4.9 (2), Slave Mode Operation, second and subsequent serial transfers during the burst transfer cannot be executed correctly.



(e) Initialization Flowchart

Figure 24.23 shows an example initialization flowchart during SPI operation when using the RSPIi in slave mode. For a description of how to set up an interrupt controller, the DMAC, and input/output ports, see the descriptions given in the individual blocks.




Figure 24.23 Example of Initialization Flowchart in Slave Mode

(f) Transfer Operation Flowchart (CPHA = "0")

Figure 24.24 shows an example transfer flowchart during SPI operation when using RSPIi in slave mode with the CPHA bit in RSPIi command register 0 (SPiCMD0) cleared to "0".




Figure 24.24 Example of Transfer Operation Flowchart in Slave Mode (CPHA = "0")

(g) Transfer Operation Flowchart (CPHA = "1")

Figure 24.25 shows an example transfer flowchart during SPI operation when using RSPIi in slave mode with the CPHA bit in RSPIi command register 0 (SPiCMD0) set to "1".




Figure 24.25 Transfer Operation Flowchart in Slave Mode (CPHA = "1")

24.4.10 Clock Synchronous Operation

RSPIi operates in clock-synchronous mode when the SPMS bit in the RSPIi control register (SPiCR) is set to "1". During clock-synchronous operation, the SSLi pins are unused and three pins, RSPCKi, MOSIi, and MISOi, are used for communication. This means the SSLi pins can be used as I/O ports.

The SSLi pins are not used for communication in clock-synchronous operation, but the internal operation of the RSPI module is the same as during SPI operation. In both master and slave mode, communication takes place using the same sequence as during SPI operation. However, mode fault error detection does not take place because the SSLi pins are not used.

Also note that clock-synchronous operation cannot be guaranteed when the CPHA bit in the RSPIi command register (SPiCMD) is cleared to "0".

(1) Master Mode Operation

(a) Starting a Serial Transfer

When the CPU or DMAC writes data to the RSPIi data register (SPiDR) while the SPTEF bit in the RSPIi status register (SPiSR) is set to "1", RSPIi updates the data in the SPiDR register transmit buffer. When the shift register is empty in a condition where the SPTEF bit has been cleared to "0" by a write to the SPiDR register or by the CPU reading the SPTEF bit as "1" and then writing "0" to it, RSPIi copies the data in the transmit buffer to the shift register and starts a serial transfer. The status of the shift register changes to full when RSPIi copies the transmit data to it and then back to empty when the serial transfer finishes. It is not possible for the CPU to reference the status of the shift register.

For details on the RSPIi transfer format, see section 24.4.4, Transfer Format. Note that the SSLi0 output signal is not used during clock-synchronous operation.

(b) Terminating a Serial Transfer

RSPIi terminates the serial transfer when an RSPCKi edge corresponding to the sampling timing is transmitted. When the SPRF bit in the RSPIi status register (SPiSR) is cleared to "0" and free space is available in the receive buffer, RSPIi copies data from the shift register to the receive buffer of the RSPIi data register (SPiDR) after the serial transfer terminates.

Note that the final sampling timing varies depending on the bit length of the transfer data. In master mode, the RSPIi data length depends on the setting of the SPB bits in the RSPIi command register (SPiCMD). For details on the RSPIi transfer format, see section 24.4.4, Transfer Format. Note that the SSLi0 output signal is not used during clock-synchronous operation.

(c) Sequence Control

The transfer format employed in master mode is determined by the RSPIi sequence control register (SPiSCR), RSPIi command registers 0 to 3 (SPiCMD0 to SPiCMD3), RSPIi bit rate register (SPiBR), RSPIi clock delay register (SPiCKD), RSPIi slave select negation delay register (SPiSSLND), and RSPIi next-access delay register (SPiND). The SSLi signals are not output during clock-synchronous operation, but the above settings are valid.

The SPiSCR register is used to determine the sequence configuration for serial transfers executed by RSPIi in master mode. The settings of registers SPiCMD0 to SPiCMD3 specify the SSLi output signal value, MSB/LSB first, data length, some of the bit rate settings, RSPCKi polarity/phase, whether or not the SPiCKD register is referenced, whether or not the SPiSSLND register is referenced, and whether or not the SPiND register is referenced. The SPiBR register specifies some of the bit rate settings, the SPiCKD register specifies the RSPIi clock delay value, the SPiSSLND register specifies the SSL negation delay, and the SPiND register specifies the next-access delay value.



According to the sequence length specified in the SPiSCR register, RSPIi composes a sequence comprising some or all of registers SPiCMD0 to SPiCMD3. RSPIi has a pointer to the SPiCMD registers that compose the sequence. The CPU can check the pointer value by reading the SPCP bits in the RSPIi sequence status register (SPiSSR). When the SPE bit in the RSPIi control register (SPiCR) is set to "1" and the RSPI function is enabled, RSPIi sets the command pointer to the SPiCMD0 register, and incorporates the SPCMD0 settings into the transfer format at the beginning of serial transfer. RSPIi increments the pointer each time the next-access delay period for a data transfer ends. Upon completion of the serial transfer that corresponds to the final command in the sequence, RSPIi sets the pointer to the SPiCMD0 register, and in this manner the sequence is executed repeatedly.




Figure 24.26 Determination Procedure of Serial Transfer Mode in Master Mode

(d) Initialization Flowchart

Figure 24.27 shows an example initialization flowchart during clock-synchronous operation when using RSPIi in master mode. For information on how to make settings for the interrupt controller, DMAC, and input/output ports, see the descriptions of the individual blocks.




Figure 24.27 Flowchart of Initialization in Master Mode

(e) Transfer Operation Flowchart

Figure 24.28 shows a transfer flowchart during clock-synchronous operation in master mode.




Figure 24.28 Flowchart of Transfer Operation in Master Mode

(2) Slave Mode Operation

(a) Starting a Serial Transfer

When the SPMS bit in the RSPIi control register (SPiCR) is set to "1", the first RSPCKi edge triggers the start of a serial transfer by RSPIi.

When RSPIi detects the start of a serial transfer when the shift register is empty, it changes the shift register status to full so that data cannot be copied from the transmit buffer to the shift register while the serial transfer is in progress. If the shift register was full before the serial transfer started, RSPI leaves the status of the shift register as full.

When the SPMS bit is set to "1", RSPIi drives the MISOi output signal constantly.

For details on the RSPIi transfer format, see section 24.4.4, Transfer Format. Note that the SSLi0 output signal is not used during clock-synchronous operation.

(b) Terminating a Serial Transfer

RSPIi terminates the serial transfer after detecting an RSPCKi edge corresponding to the final sampling timing. When the SPRF bit in the RSPIi status register (SPiSR) is cleared to "0" and free space is available in the receive buffer, RSPIi copies receive data from the shift register to the receive buffer of the RSPIi data register (SPiDR) after the serial transfer terminates. Irrespective of the value of the SPRF bit, upon termination of a serial transfer RSPIi changes the status of the shift register to empty. Note that the final sampling timing varies depending on the bit length of the transfer data. In slave mode, the RSPIi data length depends on the setting of the SPB bits in the SPiCMD0 register (SPiCMD). For details on the RSPIi transfer format, see section 24.4.4, Transfer Format.

(c) Initialization Flowchart

Figure 24.29 shows an example initialization flowchart during clock-synchronous operation when using RSPIi in slave mode. For information on how to make settings for the interrupt controller, DMAC, and input/output ports, see the descriptions of the individual blocks.






Figure 24.29 Flowchart of Initialization in Slave Mode

(d) Transfer Operation Flowchart

Figure 24.30 shows an RSPIi transfer flowchart during clock-synchronous operation.




Figure 24.30 Flowchart of Transfer Operation in Slave Mode (CPHA = "1")

24.4.11 Error Handling

Figures 24.31 and 24.32 illustrate error handling by the RSPI. The following error handling routines can be used to recover from errors occurring in master mode or slave mode.




Figure 24.31 Error Handling (Overrun Error)




Figure 24.32 Error Handling (Mode Fault Error)

24.4.12 Loopback Mode

When the CPU writes "1" to the SPLP bit in the RSPIi pin control register (SPiPCR), the RSPIi shuts off the path between the MISOi pin and the shift register, and between the MOSIi pin and the shift register, and connects the input path and the output path (reversed) of the shift register. This is called loopback mode. When a serial transfer is executed in loopback mode, the transmit data for the RSPIi becomes the received data for the RSPIi. Figure 24.33 shows the configuration of the shift register input/output paths for the case where the RSPIi in master mode is set in loopback mode.




Figure 24.33 Configuration of Shift Register Input/Output Paths in Loopback Mode (Master Mode)

24.4.13 Interrupt Sources

The RSPIi interrupt sources are receive buffer full, transmit buffer empty, mode fault, and overrun.

The receive buffer full interrupt is assigned to SPRIn, the transmit buffer empty interrupt to SPTIn, and the mode fault and overrun interrupts to SPEIn. It is therefore necessary to use flags to identify interrupts. Table 24.12 lists the RSPIi interrupt sources.

An interrupt is generated when one of the interrupt conditions listed in table 24.12 is met. The interrupt sources should be cleared by a data transfer operation initiated by the CPU or DMAC.

Table 24.12 RSPIi Interrupt Sources Interrupt Condition

Interrupt Source	Interrupt Condition
Receive buffer full	(SPiCR.SPRIE = 1) ● (SPiSR.SPRF = 1)
Transmit buffer empty	(SPiCR.SPTIE = 1) • (SPiSR.SPTEF = 1)
Mode fault	(SPiCR.SPEIE = 1) • (SPiSR.MODF = 1)
Overrun	(SPiCR.SPEIE = 1) ● (SPiSR.OVRF = 1)




24.4.14 DMA Transfer Sources

The RSPI DMA transfer request sources are receive buffer full and transmit buffer empty. RSPIi issues a DMA transfer request when one of the DMA transfer request conditions listed in table 24.13 is met. If the appropriate DMAC startup settings have been made, the DMAC starts and data transfer can be performed. If the transmit data empty DMA transfer request is enabled in the DMAC startup settings, do not enable the corresponding interrupt request at the same time by setting the SPTIE bit to "1". In like manner, if the receive data full DMA transfer request is enabled, do not enable the corresponding interrupt request at the same time by setting the SPRIE bit to "1".

Table 24.13 RSPIi DMA Transfer Request Sources

DMA Transfer Request Source	DMA Transfer Request Condition
Receive buffer full	SPiSR.SPRF = 1
Transmit buffer empty	SPiSR.SPTEF = 1





Section 25 I²C Bus Interface 3 (IIC3)

The I^2C bus interface 3 conforms to and provides a subset of the Philips I^2C (Inter-IC) bus interface functions. However, the configuration of the registers that control the I^2C bus differs partly from the Philips register configuration.

25.1 Overview

- Selection of I²C format or clocked synchronous serial format
- Continuous transmission/reception

Since the shift register, transmit data register, and receive data register are independent from each other, the continuous transmission/reception can be performed.

I²C bus format:

- Start and stop conditions generated automatically in master mode
- Selection of acknowledge output levels when receiving
- Automatic loading of acknowledge bit when transmitting
- Bit synchronization function

In master mode, the state of SCL is monitored per bit, and the timing is synchronized automatically. If transmission/reception is not yet possible, set the SCL to "L" level until preparations are completed.

- Six interrupt sources
 - Transmit data empty (including slave-address match), transmit end, receive data full (including slave-address match), arbitration lost, NACK detection, and stop condition detection
- The direct memory access controller (DMAC) can be activated by a transmit-data-empty request or receive-data-full request to transfer data.
- Direct bus drive

Two pins, SCL and SDA pins, function as NMOS open-drain outputs when the bus drive function is selected.

Clocked synchronous serial format:

- Four interrupt sources
 - Transmit-data-empty, transmit-end, receive-data-full, and overrun error
- The direct memory access controller (DMAC) can be activated by a transmit-data-empty request or receive-data-full request to transfer data.



Figure 25.1 shows a block diagram of the I²C bus interface 3.




Figure 25.1 Block Diagram of I²C Bus Interface 3

25.2 Input/Output Pins

Table 25.1 shows the pin configuration of the I²C bus interface 3.

Pin switching is required for pins which are multiplexed with other functions. For details, see section 18, I/O Ports and Pin Function Unit.

Table 25.1 Pin Configuration

Pin Name	I/O	Function
SCL	I/O	I ² C serial clock input/output
SDA	I/O	I ² C serial data input/output

Figure 25.2 shows an example of I/O pin connections to external circuits.




Figure 25.2 External Circuit Connections of I/O Pins

25.3 Register Descriptions

The I²C bus interface 3 has the following registers.

Table 25.2 Register Configuration

Register Name	Abbreviation	After Reset	P4 Address	Size	Page
I ² C bus control register 1	ICCR1	H'00	H'FFFE E000	8	25-4
I ² C bus control register 2	ICCR2	H'7D	H'FFFE E001	8	25-6
I ² C bus mode register	ICMR	H'38	H'FFFE E002	8	25-7
I ² C bus interrupt enable register	ICIER	H'00	H'FFFE E003	8	25-8
I ² C bus status register	ICSR	H'00	H'FFFE E004	8	25-10
I ² C bus Slave address register	ICSAR	H'00	H'FFFE E005	8	25-12
I ² C bus transmit data register	ICDRT	H'FF	H'FFFE E006	8	25-12
I ² C bus receive data register	ICDRR	H'FF	H'FFFE E007	8	25-13
I ² C bus NF2CYC register	ICNF2CYC	H'00	H'FFFE E008	8	25-14

Note: • The P4 address applies when the P4 area of the virtual address space is used. When the upper three bits of the 32-bit P4 area address are cleared to "0", the result is an area 7 address. This address is used when accessing area 7 of the physical address space using the TLB.

25.3.1 I²C Bus Control Register 1 (ICCR1)

The ICCR1 register controls the I²C bus interface 3 operate/stop state and transmit/receive operations and selects master or slave mode, transmit or receive, and the master mode transfer clock frequency.

I²C Bus Control Register 1 (ICCR1)

Bit: 7 6 5 4 3 2 1 0

| ICE | RCVD | MST | TRS | CKS |

After Reset: 0 0 0 0 0 0 0 0 0

<P4 address: location H'FFFE E000>

<After Reset: H'00>

Bit	Abbreviation	After Reset	R	W	Description
7	ICE	0	R	W	I ² C Bus Interface 3 Enable Bit
					SCL and SDA output is prohibited (input to SCL and SDA is allowed).
					1: This bit is enabled for transfer operations. (SCL and SDA pins are bus drive state.)
6	RCVD	0	R	W	Reception Disable Bit
					Enables or disables the next operation when TRS is "0" and the ICDRR register is read.
					0: Enables next reception
					1: Disables next reception

Bit	Abbreviation	After Reset	R	W	Description
5	MST	0	R	W	Master/Slave Select Bit
4	TRS	0	R	W	Transmit/Receive Select Bit
					In master mode with the I ² C bus format, when arbitration is lost, MST and TRS bits are both reset by hardware, causing a transition to slave receive mode. Modification of the TRS bit should be made between transfer frames.
					When seven bits after the start condition is issued in slave receive mode match the slave address set to ICSAR and the 8th bit is set to "1", TRS bit is automatically set to "1". If an overrun error occurs in master receive mode with the clocked synchronous serial format, MST bit is cleared and the mode changes to slave receive mode.
					Operating modes are described below according to MST and TRS bits combination. When clocked synchronous serial format is selected and if MST = "1", clock is output.
					00: Slave receive mode
					01: Slave transmit mode
					10: Master receive mode
					11: Master transmit mode
3 to 0	CKS	0000	R	W	Transfer Clock Select Bits
					These bits should be set according to the necessary transfer rate (table 25.3) in master mode. The transfer rate in master mode is determined by the combination of the CKS bit setting and the operating clock Pck provided to the IIC3 module. For this MCU, this document describes the case where Pck = 40 MHz.

Table 25.3 Transfer Rate

Bit 3	Bit 2	Bit 1	Bit 0		Transfer Rate (kHz)
CKS3	CKS2	CKS1	CKS0	Clock	Pck = 40 MHz
0	0	0	0	Pck/44	909
			1	Pck/52	769
		1	0	Pck/64	625
			1	Pck/72	556
	1	0	0	Pck/84	476
			1	Pck/92	434
		1	0	Pck/100	400
			1	Pck/108	370
1	0	0	0	Pck/176	227
			1	Pck/208	192
		1	0	Pck/256	156
			1	Pck/288	139
	1	0	0	Pck/336	119
			1	Pck/368	108
		1	0	Pck/400	100
			1	Pck/432	92.6

Note: • The settings should satisfy external specifications.



25.3.2 I²C Bus Control Register 2 (ICCR2)


The ICCR2 register issues start/stop conditions, manipulates the SDA pin, monitors the SCL pin, and controls reset in the control part of the I^2C bus.

I²C Bus Control Register 2 (ICCR2)

<P4 address: location H'FFFE E001>

Bit

After Reset:



<After Reset: H'7D>

Bit	Abbreviation	After Reset	R	w	Description
7	BBSY	0	R	W	Bus Busy Flag
					Enables to confirm whether the I^2C bus is occupied or released and to issue start/stop conditions in master mode. With the clocked synchronous serial format, this bit is always read as "0". With the I^2C bus format, this bit is set to "1" when the SDA level changes from "H" to "L" under the condition of $SCL =$ "H", assuming that the start condition has been issued. This bit is cleared to "0" when the SDA level changes from "L" to "H" under the condition of $SCL =$ "H", assuming that the stop condition has been issued. Write "1" to BBSY flag and "0" to SCP flag to issue a start condition. Follow this procedure when also re-transmitting a start condition. Write "0" in BBSY flag and "0" in SCP bit to issue a stop condition.
6	SCP	1	R	W	Start/Stop Issue Condition Disable Bit
					Controls the issue of start/stop conditions in master mode. To issue a start condition, write "1" in BBSY flag and "0" in SCP bit. A retransmit start condition is issued in the same way. To issue a stop condition, write "0" in BBSY flag and "0" in SCP bit. This bit is always read as "1". Even if "1" is written to this bit, the data will not be stored.
5	SDAO	1	R	W	SDA Output Value Control Bit
					This bit is used with SDAOP bit when modifying output level of SDA bit. This bit should not be manipulated during transfer.
					0: When reading, SDA pin outputs "L" level.
					When writing, SDA pin is changed to output "L" level.
					1: When reading, SDA pin outputs "H" level.
					When writing, SDA pin is changed to output Hi-Z (outputs "H" level by external pull-up resistance).
4	SDAOP	1	R	W	SDAO Write Protect Bit
					Controls change of output level of the SDA pin by modifying the SDAO bit. To change the output level, clear SDAO and SDAOP bits to "0" or set SDAO bit to "1" and clear SDAOP bit to "0". This bit is always read as "1".
3	SCLO	1	R	0	SCL Output Level Flag
					Monitors SCL pin output level.
					0: When read, SCL pin outputs "L" level.
					1: When read, SCL pin outputs "H" level.
2	_	1	1	1	Reserved Bit
					This bit is always read as "1". The write value should always be "1".


Bit	Abbreviation	After Reset	R	W	Description
1	IICRST	0	R	W	IIC Control Part Reset Bit
					Resets the control part except for I ² C registers. If this bit is set to "1" when hang-up occurs because of communication failure during I ² C bus operation, some IIC3 registers and the control part can be reset.
0	_	1	1	1	Reserved Bit
					This bit is always read as "1". The write value should always be "1".

25.3.3 I²C Bus Mode Register (ICMR)

The ICMR register selects whether the MSB or LSB is transferred first, and selects the transfer bit count. BC bit is initialized to H'0 by the IICRST bit in the ICCR2 register.

I²C Bus Mode Register (ICMR)

<P4 address: location H'FFFE E002>



<After Reset: H'38>

Bit	Abbreviation	After Reset	R	W	Description
7	MLS	0	R	W	MSB-First/LSB-First Select Bit
					0: MSB-first
					1: LSB-first
					Set this bit to "0" when the I ² C bus format is used.
6	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
5, 4	_	All 1	1	1	Reserved Bits
					These bits are always read as "1". The write value should always be "1".
3	BCWP	1	R	W	BC Write Protect Bit
					Controls the BC bit modifications. When modifying the BC bit, this bit should be cleared to "0". In clocked synchronous serial mode, the BC bit should not be modified.
					0: When writing, values of the BC bit is set.
					1: When reading, "1" is always read.
					When writing, settings of the BC bit is invalid.

Bit	Abbreviation	After Reset	R	W	Description	
2 to 0	BC	000	R	W	Bit Counter Bits	
					the remaining number of tr format, the data is transfer be made between transfer than B'000, the setting sho The value returns to B'000 acknowledge bit. Also, afte automatically be set to B'1 and by setting the ICCR2 r	ansfer bits to be transferred next. When read, ansfer bits is indicated. With the I ² C bus red with one addition acknowledge bit. Should frames. If these bits are set to a value other ruld be made while the SCL pin is "L" level. at the end of a data transfer, including the er a stop condition is detected, this field will 11. This field is cleared by a hardware reset register IICRST bit to "1". With the clocked these bits should not be modified.
					I ² C Bus Format	Clocked Synchronous Serial Format
					000: 9 bits	000: 8 bits
					001: 2 bits	001: 1 bit
					010: 3 bits	010: 2 bits
					011: 4 bits	011: 3 bits
					100: 5 bits	100: 4 bits
					101: 6 bits	101: 5 bits
					110: 7 bits	110: 6 bits
					111: 8 bits	111: 7 bits

25.3.4 I²C Bus Interrupt Enable Register (ICIER)


The ICIER register enables or disables interrupt sources and acknowledge bits, sets acknowledge bits to be transferred, and confirms acknowledge bits received.

I²C Bus Interrupt Enable Register (ICIER)

<P4 address: location H'FFFE E003>

Bit:

After Reset:



<After Reset: H'00>

Bit	Abbreviation	After Reset	R	W	Description
7	TIE	0	R	W	Transmit Interrupt Enable Bit
					When the TDRE flag in the ICSR register is set, this bit enables or disables the transmit data empty interrupt (TXI).
					0: Transmit data empty interrupt request (TXI) is disabled.
					1: Transmit data empty interrupt request (TXI) is enabled.
6	TEIE	0	R	W	Transmit End Interrupt Enable Bit
					Enables or disables the transmit end interrupt (TEI) at the rising of the ninth clock while the TDRE flag in the ICSR register is "1". TEI can be canceled by clearing the TEND flag or the TEIE bit to "0".
					0: Transmit end interrupt request (TEI) is disabled.
					1: Transmit end interrupt request (TEI) is enabled.

Bit	Abbreviation	After Reset	R	w	Description
5	RIE	0	R	W	Receive Interrupt Enable Bit
					Enables or disables the receive data full interrupt request (RXI) when receive data is transferred from the ICDRS register to the ICDRR register and the RDRF flag in the ICSR register is set to "1". RXI can be canceled by clearing the RDRF flag or RIE bit to "0". 0: Receive data full interrupt request (RXI) are disabled. 1: Receive data full interrupt request (RXI) are enabled.
4	NAKIE	0	R	W	NACK Receive Interrupt Enable Bit
·					When either the ICSR register NACKF or ALOVE flag is set, the NAKIE bit enables/disables the NACK detection and arbitration lost/overrun error interrupt request (NAKI). Note that the NAKI interrupt can be cleared either by clearing either the NACKF flag or the ALOVE flag to "0" or by clearing the NAKIE bit to "0".
					0: NACK detection and arbitration lost/overrun error interrupt request (NAKI) is disabled.
					NACK detection and arbitration lost/overrun error interrupt request (NAKI) is enabled.
3	STIE	0	R	W	Stop Condition Detection Interrupt Enable Bit
					Enables or disables the stop condition detection interrupt request (STPI) when the STOP flag in the ICSR register is set.
					0: Stop condition detection interrupt request (STPI) is disabled.
					1: Stop condition detection interrupt request (STPI) is enabled.
2	ACKE	0	R	W	Acknowledge Bit Judgment Select Bit
					0: The value of the receive acknowledge bit is ignored, and continuous transfer is performed.
					1: If the receive acknowledge bit is "1", continuous transfer is halted.
1	ACKBR	0	R	_	Receive Acknowledge Bit
					In transmit mode, this bit stores the acknowledge data that are returned by the receive device. This bit can be cleared by setting the BBSY flag in the ICCR2 register to "1".
					0: Receive acknowledge = "0"
					1: Receive acknowledge = "1"
0	ACKBT	0	R	W	Transmit Acknowledge Bit
					In receive mode, this bit specifies the bit to be sent at the acknowledge timing.
					0: "0" is sent at the acknowledge timing.
					1: "1" is sent at the acknowledge timing.

25.3.5 I²C Bus Status Register (ICSR)

The ICSR register confirms interrupt request flags and their status.

I²C Bus Status Register (ICSR)

<P4 address: location H'FFFE E004>

Bit:	7	6	5	4	3	2	1	0	
	TDRE	TEND	RDRF	NACKF	STOP	ALOVE	AAS	ADZ	
After Reset:	0	0	0	0	0	0	0	0	

<After Reset: H'00>

Bit	Abbreviation	After Reset	R	W	Description
7	TDRE	0	R	W	Transmit Data Register Empty Flag
					[Conditions for clearing to "0"]
					 When "0" is written in TDRE after reading TDRE = 1
					When data is written to ICDRT
					[Conditions for setting to "1"]
					 When data is transferred from the ICDRT register to the ICDRS register and the ICDRT register becomes empty
					When the TRS bit in the ICCR1 register is set
					When the start condition (including retransmission) is issued
					When slave mode is changed from receive mode to transmit mode
6	TEND	0	R	W	Transmit End Flag
					[Conditions for clearing to "0"]
					When "0" is written in TEND after reading TEND = "1"
					When data is written to the ICDRT register
					[Conditions for setting to "1"]
					• When the ninth clock of SCL rises with the I ² C bus format while the TDRE flag is "1"
					 When the final bit of transmit frame is sent with the clocked synchronous serial format
5	RDRF	0	R	W	Receive Data Full Flag
					[Conditions for clearing to "0"]
					When "0" is written in RDRF after reading RDRF = "1"
					When the ICDRR register is read
					[Condition for setting to "1"]
					When a receive data is transferred from the ICDRS register to the ICDRR register
4	NACKF	0	R	W	No Acknowledge Detection Flag
					[Condition for clearing to "0"]
					• When "0" is written in NACKF after reading NACKF = "1"
					[Condition for setting to "1"]
					 When no acknowledge is detected from the receive device in transmission while the ACKE bit in the ICIER register is "1"

Bit	Abbreviation	After Reset	R	W	Description
3	STOP	0	R	W	Stop Condition Detection Flag
					[Condition for clearing to "0"]
					 When "0" is written in STOP after reading STOP = "1"
					[Condition for setting to "1"]
					When a stop condition is detected after frame transfer is completed
2	ALOVE	0	R	W	Arbitration Lost Flag/Overrun Error Flag
					Indicates that arbitration was lost in master mode with the l^2C bus format and that the final bit has been received while RDRF = "1" with the clocked synchronous format.
					When two or more master devices attempt to occupy the bus at nearly the same time, if the I²C bus interface 3 detects SDA data differing from the data it sent, it sets ALOVE flag to "1" to indicate that the bus has been occupied by another master.
					[Condition for clearing to "0"]
					 When "0" is written in ALOVE after reading ALOVE = "1"
					[Conditions for setting to "1"]
					 If the internal SDA and SDA pin disagree at the rise of SCL in master transmit mode
					When the SDA pin outputs "H" level in master mode while a start condition is detected
					 When the final bit is received with the clocked synchronous format while RDRF = "1"
1	AAS	0	R	W	Slave Address Recognition Flag
					In slave receive mode, this flag is set to "1" if the first frame following a start condition matches SVA bits in the ICSAR register.
					[Condition for clearing to "0"]
					When "0" is written in AAS after reading AAS = "1"
					[Conditions for setting to "1"]
					When the slave address is detected in slave receive mode
					When the general call address is detected in slave receive mode.
0	ADZ	0	R	W	General Call Address Recognition Flag
					This bit is valid in slave receive mode with the I ² C bus format.
					[Condition for clearing to "0"]
					 When "0" is written in ADZ after reading ADZ = "1"
					[Condition for setting to "1"]
					When the general call address is detected in slave receive mode

25.3.6 I²C Bus Slave Address Register (ICSAR)

The ICSAR register selects the communications format and sets the slave address. In slave mode with the I²C bus format, if the upper seven bits of ICSAR match the upper seven bits of the first frame received after a start condition, this module operates as the slave device.

<After Reset: H'00>

Bit	Abbreviation	After Reset	R	W	Description
7 to 1	SVA	All 0	R	W	Slave Address Bits
					These bits set a unique address in these bits, differing form the addresses of other slave devices connected to the I ² C bus.
0	FS	0	R	W	Format Select Bit
					0: I ² C bus format is selected
					1: Clocked synchronous serial format is selected

25.3.7 I²C Bus Transmit Data Register (ICDRT)

When the ICDRT register detects the empty in the shift register (ICDRS), it transfers the transmit data which is written in the ICDRT register to the ICDRS register and starts transferring data. If the next transfer data is written to the ICDRT register while transferring data of the ICDRS register, continuous transfer is possible.

I²C Bus Transmit Data Register (ICDRT)

<P4 address: location H'FFFE E006>


Bit:	7	6	5	4	3	2	1	0
				ICE	DRT			
After Reset:	1	1	1	1	1	1	1	1

<After Reset: H'FF>

Bit	Abbreviation	After Reset	R W	Description
7 to 0	ICDRT	All 1	R W	Register to which the transmit data is written

25.3.8 I²C Bus Receive Data Register (ICDRR)

When data of one byte is received, the ICDRR register transfers the receive data from the ICDRS register to the ICDRR register and the next data can be received. ICDRR register is a receive-only register, therefore the CPU cannot write to this register.




<After Reset: H'FF>

Bit	Abbreviation	After Reset	R	W	Description
7 to 0	ICDRR	All 1	R	N	Register that stores the receive data

25.3.9 I²C Bus Shift Register (ICDRS)

In transmission, data is transferred from the ICDRT register to the ICDRS register and the data is sent from the SDA pin. In reception, data is transferred from the ICDRS register to the ICDRR register after data of one byte is received. This register cannot be read directly from the CPU.

I²C Bus Shift Register (ICDRS)




After Reset: Undefined Und

25.3.10 I²C Bus NF2CYC Register (ICNF2CYC)

The ICNF2CYC register selects the range of the noise filtering for the SCL and SDA pins. For details of the noise filter, see section 25.4.7, Noise Filter.

I²C Bus NF2CYC Register (ICNF2CYC)

<P4 address: location H'FFFE E008>



<After Reset: H'00>

Bit	Abbreviation	After Reset	R	W	Description
7 to 2	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
1	PRS	0	R	W	Pulse Width Ratio Select Bit
					Specifies the ratio of the "H" level period to the "L" level period for the SCL signal.
					0: The ratio of "H" level to "L" level is 0.5 to 0.5.
					1: The ratio of "H" level to "L" level is about 0.4 to 0.6.
0	NF2CYC	0	R	W	Noise Filtering Range Select Bit
					0: The noise less than one cycle of the peripheral clock can be filtered out
					1: The noise less than two cycles of the peripheral clock can be filtered out

25.4 Operation

The I²C bus interface 3 can communicate either in I²C bus mode or clocked synchronous serial mode by setting FS bit in the ICSAR register.

25.4.1 I²C Bus Format

Figure 25.3 shows the I²C bus formats. Figure 25.4 shows the I²C bus timing. The first frame following a start condition always consists of eight bits.




Figure 25.3 I²C Bus Formats




Figure 25.4 I²C Bus Timing

Legend:

S: Start condition. The master device drives SDA from "H" level to "L" level while SCL is "H" level.

SLA: Slave address

R/W#: Indicates the direction of data transfer: from the slave device to the master device when R/W is "1", or from the master device to the slave device when R/W is "0".

A: Acknowledge. The receive device drives SDA to "L" level.

DATA: Transfer data

P: Stop condition. The master device drives SDA from "L" level to "H" level while SCL is "H" level.

25.4.2 Master Transmit Operation

In master transmit mode, the master device outputs the transmit clock and transmit data, and the slave device returns an acknowledge signal. For master transmit mode operation timing, refer to figures 25.5 and 25.6. The transmission procedure and operations in master transmit mode are described below.

- 1. Set the ICE bit in the ICCR1 register to "1". Also, set CKS bit in ICCR1. (Initial setting)
- 2. Read the BBSY flag in the ICCR2 register to confirm that the bus is released. Set the MST and TRS bits in the ICCR1 register to select master transmit mode. Then, write "1" to BBSY and "0" to SCP. (Start condition issued) This generates the start condition.
- 3. After confirming that TDRE flag in the ICSR register has been set, write the transmit data (the first byte data show the slave address and R/W#) to the ICDRT register. At this time, TDRE flag is automatically cleared to "0", and data is transferred from the ICDRT register to the ICDRS register. TDRE flag is set again.
- 4. When transmission of one byte data is completed while TDRE flag is "1", TEND flag in the ICSR register is set to "1" at the rise of the 9th transmit clock pulse. Read the ACKBR bit in the ICIER register, and confirm that the slave device has been selected. Then, write second byte data to the ICDRT register. When ACKBR bit is "1", the slave device has not been acknowledged, so issue the stop condition. To issue the stop condition, write "0" to BBSY and SCP. SCL is fixed "L" level until the transmit data is prepared or the stop condition is issued.
- 5. The transmit data after the second byte is written to the ICDRT register every time TDRE flag is set.
- 6. Write the number of bytes to be transmitted to the ICDRT register. Wait until TEND flag is set (the end of last byte data transmission) while TDRE is "1", or wait for NACK (NACKF bit in the ICSR register = "1") from the receive device while ACKE bit in the ICIER register is "1". Then, issue the stop condition to clear TEND flag or NACKF flag.
- 7. When the STOP flag in the ICSR register is set to "1", the operation returns to the slave receive mode.




Figure 25.5 Master Transmit Mode Operation Timing (1)




Figure 25.6 Master Transmit Mode Operation Timing (2)

25.4.3 Master Receive Operation

In master receive mode, the master device outputs the receive clock, receives data from the slave device, and returns an acknowledge signal. For master receive mode operation timing, refer to figures 25.7 and 25.8. The reception procedure and operations in master receive mode are shown below.

- 1. Clear the TEND flag bit in ICSR to "0", then clear the TRS bit in the ICCR1 register to "0" to switch from master transmit mode to master receive mode. Then, clear the TDRE flag to "0".
- 2. When the ICDRR register is read (dummy data read)*¹, reception is started, the receive clock is output, and data received, in synchronization with the internal clock. The master device outputs the level specified by ACKBT bit in the ICIER register to SDA, at the 9th receive clock pulse.
- 3. After the reception of first frame data is completed, the RDRF flag in the ICSR register is set to "1" at the rise of 9th receive clock pulse. At this time, the receive data is read by reading the ICDRR register, and RDRF flag is cleared to "0".
- 4. The continuous reception is performed by reading the ICDRR register every time RDRF flag is set. If 8th receive clock pulse falls after reading the ICDRR register by the other processing while RDRF flag is "1", SCL is fixed "L" level until the ICDRR register is read.
- 5. If next frame is the last receive data, set the RCVD bit in the ICCR1 register to "1" before reading the ICDRR register. This enables the issuance of the stop condition after the next reception.
- 6. When the RDRF flag is set to "1" at rise of the 9th receive clock pulse, issue the stop condition.
- 7. When the STOP flag in the ICSR register is set to "1", read the ICDRR register. Then clear the RCVD bit to "0".
- 8. The operation returns to the slave receive mode.

Note: *1 If only one byte is received, read the ICDRR register (dummy-read) after the RCVD bit in the ICCR1 register is set.






Figure 25.7 Master Receive Mode Operation Timing (1)




Figure 25.8 Master Receive Mode Operation Timing (2)

25.4.4 Slave Transmit Operation

In slave transmit mode, the slave device outputs the transmit data, while the master device outputs the receive clock and returns an acknowledge signal. For slave transmit mode operation timing, refer to figures 25.9 and 25.10.

The transmission procedure and operations in slave transmit mode are described below.

- Set the ICE bit in the ICCR1 register to "1". Set CKS bit in the ICCR1 register. (Initial setting)
 Set the MST and TRS bits in the ICCR1 register to select slave receive mode, and wait until the slave address matches.
- 2. When the slave address matches in the first frame following detection of the start condition, the slave device outputs the level specified by ACKBT bit in the ICIER register to SDA, at the rise of the 9th clock pulse. At this time, if the 8th bit data (R/W) is "1", the TRS bit in the ICCR1 register and the TDRE flag in the ICSR register are set to "1", and the mode changes to slave transmit mode automatically. The continuous transmission is performed by writing transmit data to the ICDRT register every time TDRE flag is set.
- 3. If TDRE is set after writing last transmit data to the ICDRT register, wait until TEND flag in the ICSR register is set to "1", with TDRE flag = "1". When TEND flag is set, clear TEND flag.
- 4. Clear TRS bit for the end processing, and read the ICDRR register (dummy read). SCL is opened.
- 5. Clear TDRE flag.




Figure 25.9 Slave Transmit Mode Operation Timing (1)




Figure 25.10 Slave Transmit Mode Operation Timing (2)

25.4.5 Slave Receive Operation

In slave receive mode, the master device outputs the transmit clock and transmit data, and the slave device returns an acknowledge signal. For slave receive mode operation timing, refer to figures 25.11 and 25.12. The reception procedure and operations in slave receive mode are described below.

- Set the ICE bit in the ICCR1 register to "1". Set CKS bit in the ICCR1 register. (Initial setting)
 Set the MST and TRS bits in the ICCR1 register to select slave receive mode, and wait until the slave address matches.
- 2. When the slave address matches in the first frame following detection of the start condition, the slave device outputs the level specified by ACKBT bit in the ICIER register to SDA, at the rise of the 9th clock pulse. At the same time, since RDRF flag in the ICSR register is set, read the ICDRR register (dummy read). (Since the read data show the slave address and R/W, it is not used.)
- 3. Read the ICDRR register every time RDRF flag is set. If 8th receive clock pulse falls while RDRF flag is "1", SCL is fixed "L" level until the ICDRR register is read. The change of the acknowledge before reading the ICDRR register, to be returned to the master device, is reflected to the next transmit frame.
- 4. The last byte data is read by reading the ICDRR register.




Figure 25.11 Slave Receive Mode Operation Timing (1)




Figure 25.12 Slave Receive Mode Operation Timing (2)

25.4.6 Clocked Synchronous Serial Format

This module can be operated with the clocked synchronous serial format, by setting the FS bit in the ICSAR register to "1". When the MST bit in the ICCR1 register is "1", the transfer clock output from SCL is selected. When MST bit is "0", the external clock input is selected.

(1) Data Transfer Format

Figure 25.13 shows the clocked synchronous serial transfer format.

The transfer data is output from the fall to the fall of the SCL clock, and the data at the rising edge of the SCL clock is guaranteed. The MLS bit in the ICMR register sets the order of data transfer, in either the MSB first or LSB first. The output level of SDA can be changed during the transfer wait, by the SDAO bit in the ICCR2 register.




Figure 25.13 Clocked Synchronous Serial Transfer Format

(2) Transmit Operation

In transmit mode, transmit data is output from SDA, in synchronization with the fall of the transfer clock. The transfer clock is output when MST bit in the ICCR1 register is "1", and is input when MST bit is "0". For transmit mode operation timing, refer to figure 25.14. The transmission procedure and operations in transmit mode are described below.

- 1. Set the ICE bit in the ICCR1 register to 1. Set the MST and CKS bit in ICCR1 register. (Initial setting)
- 2. Set the TRS bit in the ICCR1 register to select the transmit mode. Then, TDRE flag in the ICSR register is set.
- 3. Confirm that TDRE flag has been set. Then, write the transmit data to the ICDRT register. The data is transferred from the ICDRT register to the ICDRS register, and TDRE flag is set automatically. The continuous transmission is performed by writing data to the ICDRT register every time TDRE flag is set. When changing from transmit mode to receive mode, clear TRS bit while TDRE flag is "1".




Figure 25.14 Transmit Mode Operation Timing

(3) Receive Operation

In receive mode, data is latched at the rise of the transfer clock. The transfer clock is output when MST in the ICCR1 register is "1", and is input when MST bit is "0". For receive mode operation timing, refer to figure 25.15. The reception procedure and operations in receive mode are described below.

- 1. Set the ICE bit in the ICCR1 register to "1". Set CKS bit in the ICCR1 register. (Initial setting)
- 2. When the transfer clock is output, set MST bit to "1" to start outputting the receive clock.
- 3. When the receive operation is completed, data is transferred from the ICDRS register to the ICDRR register and RDRF flag in the ICSR register is set. When MST bit = "1", the next byte can be received, so the clock is continually output. The continuous reception is performed by reading the ICDRR register every time RDRF flag is set. When the 8th clock is risen while RDRF flag is "1", the overrun is detected and ALOVE bit in the ICSR register is set. At this time, the previous reception data is retained in the ICDRR register.
- 4. To stop receiving when MST bit = "1", set RCVD bit in the ICCR1 register to "1", then read the ICDRR register. Then, SCL is fixed "H" level after receiving the next byte data.

Notes: • Follow the steps below to receive only one byte with MST = "1" specified. See figure 25.16 for the operation timing.

- 1. Set the ICE bit in the ICCR1 register to "1". Set CKS bit in the ICCR1 register. (Initial setting)
- 2. Set MST bit = 1 while the RCVD bit in the ICCR1 register is "0". This causes the receive clock to be output.
- 3. Check if the BC bit in the ICMR register is set to "1xx" and then set the RCVD bit in the ICCR1 register to "1". This causes the SCL to be fixed to the "H" level after outputting one byte of the receive clock.




Figure 25.15 Receive Mode Operation Timing




Figure 25.16 Operation Timing For Receiving One Byte (MST = "1")

25.4.7 Noise Filter

The logic levels at the SCL and SDA pins are routed through noise filters before being latched internally. Figure 25.17 shows a block diagram of the noise filter circuit.

The noise filter consists of three cascaded latches and a match detector. The SCL (or SDA) input signal is sampled on the peripheral clock. When ICNF2CYC is set to "0", this signal is passed forward to the next circuit if the outputs of both latches agree. When ICNF2CYC is set to "1", this signal is passed forward to the next circuit if the outputs of three latches agree. If they do not agree, the previous value is held.




Figure 25.17 Block Diagram of Noise Filter

25.4.8 I²C Bus Interface 3 Reset by the IICRST Bit

For the I²C bus interface 3, certain of the I²C registers and the control block can be reset by writing "1" to the ICCR2 register IICRST bit. Figure 25.18 shows an example of a procedure for resetting I²C bus interface 3 using the IICRST bit.




Figure 25.18 I²C Bus Interface 3 Reset Procedure Example Using the IICRST BIT

R01UH0286EJ0110

25.4.9 Example of Use

Flowcharts in respective modes that use the I'C bus interface 3 are shown in figures 25.19 to 25.22.




Figure 25.19 Sample Flowchart for Master Transmit Mode




Figure 25.20 Sample Flowchart for Master Receive Mode




Figure 25.21 Sample Flowchart for Slave Transmit Mode




Figure 25.22 Sample Flowchart for Slave Receive Mode

25.5 Interrupt Requests

There are six interrupt requests in this module; transmit data empty, transmit end, receive data full, NACK detection, STOP recognition, and arbitration lost/overrun error. Table 25.4 shows the contents of each interrupt request.

Table 25.4 Interrupt Requests

Interrupt Request	Abbreviation	Interrupt Condition	I ² C Bus Format	Clocked Synchronous Serial Format
Transmit data Empty	TXI	(TDRE = 1) • (TIE = 1)	0	0
Transmit end	TEI	(TEND = 1) • (TEIE = 1)	0	0
Receive data full	RXI	(RDRF = 1) • (RIE = 1)	0	0
STOP recognition	STPI	(STOP = 1) • (STIE = 1)	0	×
NACK detection	NAKI	$\{(NACKF = 1) + (ALOVE = 1)\} \bullet (NAKIE = 1)$	0	×
Arbitration lost			0	×
overrun error			×	0

When the interrupt condition in table 25.4 is "1", the IIC3 module will request interrupt handling to the CPU. The IIC3 module takes the logical OR of all the interrupt factors and issues the interrupt to the interrupt controller (INTC). During exception handling, the interrupt factor should be determined by reading the ICSR register. The handler should perform appropriate interrupt handling and clear the interrupt factor based on that determination. The TDRE and TEND flags are automatically cleared to "0" by writing the transmit data to the ICDRT register. The RDRF flag is automatically cleared to "0" by reading the ICDRR register. The TDRE flag is set to "1" again at the same time when the transmit data is written to the ICDRT register. Therefore, when the TDRE flag is cleared to "0", then an excessive data of one byte may be transmitted.

25.6 DMA Transfer Requests

This module issues two DMA transfer requests: the transmit data empty request and the receive data full request.

Table 25.5 lists these DMA transfer requests.

Table 25.5 DMA Transfer Requests

DMA Transfer Request	DMA Transfer Condition
Transmit data empty	TDRE = "1"
Receive data full	RDRF = "1"

When DMA transfer condition in table 25.5 is "1", the IIC3 module issues a DMA transfer request. If the DMAC activation settings have been made, the DMAC will start. If the transmit data empty DMA transfer request has been enabled by the DMAC activation settings, do not enable the interrupt request with the TIE bit. Similarly, if the receive data full DMA transfer request has been enabled, do not enable the interrupt request with the RIE bit.



25.7 Bit Synchronous Circuit

In master mode, this module has a possibility that "H" level period may be short in the two states described below.

- When SCL is driven to "L" level by the slave device
- When the rising speed of SCL is lowered by the load of the SCL line (load capacitance or pull-up resistance)

Therefore, it monitors SCL and communicates by bit with synchronization.

Figure 25.23 shows the bit synchronization circuit timing, and table 25.6 shows the time from the point SCL switches from the "L" level to the high-impedance state until SCL is monitored.




Figure 25.23 Bit Synchronous Circuit Timing

R01UH0286EJ0110

Table 25.6 Time for Monitoring SCL

Bit 3 in CKS	Bit 2 in CKS	Time for Monitoring SCL*1
0	0	9 tpcyc* ²
	1	21 tpcyc* ²
1	0	39 tpcyc* ²
	1	87 tpcyc* ²

Notes: *1 Monitors the (on-board) SCL level after the time (pcyc) for monitoring SCL has passed since the rising edge of the SCL monitor timing reference clock.

25.8 Usage Notes

25.8.1 Notes on Multi-Master Usage

When multi-master is used and this MCUs IIC transfer rate setting (the ICCR register CKS field) is slower than that for other masters, there are rare cases where an SCL with an unexpected width is output from SCL.

The transfer rate must be set to a rate that is faster than 1/1.8 times the rate of the other master with the highest transfer rate.

25.8.2 Notes on Master Reception Mode

There are cases where the receive data cannot be acquired if the ICDRR register is read at a time near the fall of the eighth clock cycle. Also, there are cases where it becomes impossible to issue a stop condition if RCVD is set to "1" with the receive buffer full near the fall of the eighth clock cycle.

Use either method 1 or 2 below to avoid this problem.

- 1. In master reception mode, perform the read of the ICDRR register before the rise of the eighth clock cycle.
- 2. In master reception mode, set the RCVD bit to "1" and perform the required processing using one byte per each communication.

25.8.3 Notes on ACKBT Settings in Master Reception Mode

When operating in master reception mode, set the ACKBT bit before the eighth fall of SCL for the last data item transferred continuously. Otherwise an overrun error could occur in the slave transmit device.

25.8.4 Notes on the MST and TRN Bit States at Arbitration Lost

When using this module in multi-master mode and setting up master transmission by manipulating the MST and TRS bits sequentially, there are cases where a contradictory state, in which the ICSR register ALOVE bit is "1" and furthermore master transmission mode (MST = "1" and TRS = "1") occurs. This phenomenon can be avoided by the following methods.

- In multi-master mode, use the MOV instruction to set the MST and TRS bits.
- If an arbitration lost occurs, verify that MST = "0" and that TRS = "0".

If a state other than MST = "0" and TRS = "0" occur, set MST = "0" and TRS = "0".



^{*2} pcyc = $Pck \times cyc$

25.8.5 Notes on Setting up DMA Transfer Requests

When performing DMA transfers, set TIE and RIE so that interrupt requests due to the TDRE flag and the RDRF flag do not occur at the same time.

25.8.6 Notes on the I²C Bus Pull-up Voltage

Set the I²C bus pull-up voltage to be the same level as this MCUs Vcc pin. Do not apply a voltage higher than Vcc.

25.8.7 ICE and IICRST Bit Access During I²C Bus Operation

The ICCR2 register BBSY flag and the ICSR register STOP flag become undefined if, in any of the states 1 to 4 listed below, "0" is written to the ICCR1 register ICE bit or "1" is written to the ICCR2 register IICRST bit.

- 1. When this module has I²C bus rights in master transmit mode (MST = "1" and TRS = "1" in the ICCR1 register).
- 2. When this module has I²C bus rights in master receive mode (MST = "1" and TRS = "0" in the ICCR1 register).
- 3. When this module is receiving data in slave transmit mode (MST = "0" and TRS = "1" in the ICCR1 register).
- 4. When this module is transmitting and acknowledge in slave receive mode (MST = "0" and TRS = "0" in the ICCR1 register).

The undefined state of the ICCR2 register BBSY flag can be resolved in any of the following ways.

- When a start conditions is received (SCL is at the "H" level and the SDA signal falls from "H" to "L"), the BBSY flag is set to "1".
- When a stop conditions is received (SCL is at the "H" level and the SDA signal rises from "L" to "H"), the BSBY flag is cleared to "0".
- In master transmit mode and in the state where both SCL is at the "H" level and SDA is at the "H" level, a start condition is issued by writing "1" to the ICCR2 register BBSY flag and writing "0" to the SCP bit. When the start condition (SCL is at the "H" level and the SDA signal falls from "H" to "L") is output, the BBSY flag is set to "1".
- In either master transmit mode or master receive mode, and furthermore in the state where both SDL is at the "L" level and there is no device other than this module that is setting the SCL line to the "L" level, a stop condition is issued by writing "0" to the ICCR2 register BBSY flag and writing "0" to the SCP bit. When the stop condition (SCL is at the "H" level and the SDA signal rises from "L" to "H") is output, the BBSY flag is cleared to "0".
- The BBSY flag is cleared to "0" when "1" is written to the ICSAR register FS bit.

25.8.8 Register Initialization with the IICRST Bit

- The SDAO and SCLO bits in the ICCR2 register are set to "1" when "1" is written to the IICRST bit.
- In master transmit mode and slave transmit mode, the ICSR register TDRE flag is set to "1" when "1" is written to the IICRST bit.
- During the reset period due to setting the IICRST bit to "1", writes to the ICCR2 register BBSY flag, the SDAO bit, and the SCP bit are invalid.
- Even during the reset period due to setting the IICRST bit to "1", if either a start condition (SCL is at the "H" level and the SDA signal falls from "H" to "L") or a stop condition (SCL is at the "H" level and the SDA signal rises from "L" to "H") is received, the BBSY flag is set to "1" or cleared to "0" respectively.

25.8.9 I²C Bus Interface 3 Operation when ICE = "0"

If "0" is written to the ICCR1 register ICE bit, SCL and SDA output are prohibited. Note, however, that inputs to SCL and SDA remain valid. That is, this module operates according to the signal input to SCL and SDA in this state.



25.8.10 Notes on Master Reception Mode of I²C Bus Interface Mode

The SCL signal extra outputs a clock after the ninth clock, if issue of stop condition or re-issue of start condition is overlapped with the falling of the ninth clock.

After the completion of a master reception, confirm the falling of the ninth clock on SCL signal, and then issue a stop condition or re-issue a start condition.

The falling of the ninth clock is confirmed as follow.

• Confirm that the RDRF flag (receive data full flag) in the ICSR register is set to "1", and then the SCLO flag (SCL output level flag) in the ICCR2 register is set to "0" (pins SCL outputs "L" level).

25.8.11 Notes on the Time of Stop Condition Generation in Master Transmit Mode

When a stop condition is issued in master transmit mode while the ACKE bit in the I^2C bus interrupt enable register (ICIER) is 1, the stop condition may not be normally output depending on the issued timing.

In master transmit mode while the ACKE bit in the I^2C bus interrupt enable register (ICIER) is 1, recognize the falling edge of the ninth clock before issuance of the stop condition.

The falling of the ninth clock is confirmed as follow.

• Confirm that the RDRF flag (receive data full flag) in the ICSR register is set to "1", and then the SCLO flag (SCL output level flag) in the ICCR2 register is set to "0" (pins SCL outputs "L" level).



Section 26 CAN Module

26.1 Overview

This MCU implements five channels (referred to as CAN0 to CAN4) of CAN (Controller Area Net-work) module that complies with the ISO11898-1 Specifications. The CAN module transmits and receives both formats of messages, namely the standard identifier (11 bits) (identifier hereafter referred to as ID) and extended ID (29 bits).

Table 26.1 lists the CAN module overview and figure 26.1 shows the CAN module block diagram.


Connect the CAN bus transceiver externally.

Table 26.1 CAN Module Overview

Item	Overview
Protocol	ISO11898-1 compliant
Bit-rate	Up to 1 Mbps
Message box	64 mailboxes: Two selectable mailbox mode
	Normal mailbox mode: Of the 64 mailboxes, 32 can be configured for either transmission or reception (and the other 32 are reception-only).
	FIFO mailbox mode: 24 mailboxes configurable as transmission or reception (and the other 32 are reception-only). 4 stages FIFO for transmission and 4 stages FIFO for reception
Reception	Data frame and remote frame can be received.
	Selectable receiving ID format (only standard ID, only extended ID or both ID)
	Programmable one-shot reception function
	Selectable overwrite mode (message overwritten) or overrun mode (message discarded)
	The reception complete interrupt can be enabled or disabled for each mailbox.
Acceptance Filter	8 acceptance masks (one mask every 4 mailboxes)
	2 acceptance masks (one mask every 16 mailboxes)
	The mask can be enabled or disabled for each mailbox.
Transmission	Data frame and remote frame can be transmitted.
	Selectable transmitting ID format (only standard ID, only extended ID or both ID)
	Programmable one-shot transmission function (enable or disable)
	Selectable ID priority mode or mailbox number priority mode
	 Transmission request can be aborted (The completion of abort can be confirmed with a flag.)
	The transmission complete interrupt can be enabled or disabled for each mailbox.
Mode transition for bus-	Mode transition for the recovery from the bus-off state can be selected:
off recovery	ISO11898-1 compliant
	Automatic entry to CAN halt mode at bus-off entry
	Automatic entry to CAN halt mode at bus-off end
	Entry to CAN halt mode by a program
	Transition into error-active state by a program



Item	Overview
Error status monitoring	CAN bus errors (stuff error, form error, ACK error, CRC error, bit error, and ACK delimiter error) can be monitored.
	• Transition to error states can be detected (error-warning, error-passive, bus-off entry, and bus-off recovery).
	The error counters can be read.
Time stamp function	Time stamp function using a 16-bit counter
	• The reference clock can be selected from either 1-, 2-, 4- or 8-bit time periods.
Interrupt sources	5 types: Reception complete Transmission complete Receive FIFO Transmit FIFO Error
CAN sleep mode	Current consumption can be reduced by stopping the CAN clock.
Software support unit	3 software support units: Acceptance filter support Mailbox search support (receive mailbox search, transmit mailbox search and message lost search) Channel search support
CAN clock source (fCAN)	Selectable peripheral clock (Pck) or main clock
Test mode	3 test modes available for user evaluation: Listen-only mode Self-test mode 0 (external loop back) Self-test mode 1 (internal loop back)








Figure 26.1 Block Diagram of CAN Module (i = 0 to 4)

• CRXi/CTXi (i = 0 to 4):

CAN input/output pins

• Protocol controller:

Handles CAN protocol processing such as bus arbitration, bit timing at transmission and reception, stuffing, and error handling, etc.

Message box:

Consists of 64 mailboxes which can be configured as either transmit or receive mailboxes. Each mailbox has an individual ID, data length code, a data field (8 bytes), and a time stamp.

• Acceptance filter:

Performs filtering of received messages. Registers CiMKR0 to CiMKR9 are used for the filtering process.

• Timer:

Used for the time stamp function. The timer value when storing a message into the mailbox is written as the time stamp value.

• Interrupt generator:

Generates the following five types of interrupts:

CANi reception complete interrupt

CANi transmission complete interrupt

CANi receive FIFO interrupt

CANi transmit FIFO interrupt

CANi error interrupt

26.2 Input/Output Pins

Table 26.2 shows the CAN module pin.

Pin switching is required for pins which are multiplexed with other functions. For details, see section 18, I/O Ports and Pin Function Unit.

Table 26.2 Pin Configuration

Pin Name	I/O	Function
CRXi	Input	Pins for receiving data
CTXi	Output	Pins for transmitting data

Legend: i = 0 to 4




26.3 Register Descriptions

Table 26.3 Register Configuration

Register Name	Abbreviation	After Reset	P4 Address	Size	Page
CAN0 Control Register	C0CTLR	H'0500	H'FFFF 6840	8, 16, 32	26-11
CAN0 Clock Select Register	C0CLKR	H'00	H'FFFF 6847	8, 16, 32	26-16
CAN0 Bit Configuration Register	C0BCR	H'00 0000	H'FFFF 6844	8, 16, 32	26-17
CAN0 Mask Register 0	C0MKR0	Undefined	H'FFFF 6430	8, 16, 32	26-19
CAN0 Mask Register 1	C0MKR1	Undefined	H'FFFF 6434	8, 16, 32	26-19
CAN0 Mask Register 2	C0MKR2	Undefined	H'FFFF 6400	8, 16, 32	26-19
CAN0 Mask Register 3	C0MKR3	Undefined	H'FFFF 6404	8, 16, 32	26-19
CAN0 Mask Register 4	C0MKR4	Undefined	H'FFFF 6408	8, 16, 32	26-19
CAN0 Mask Register 5	C0MKR5	Undefined	H'FFFF 640C	8, 16, 32	26-19
CAN0 Mask Register 6	C0MKR6	Undefined	H'FFFF 6410	8, 16, 32	26-19
CAN0 Mask Register 7	C0MKR7	Undefined	H'FFFF 6414	8, 16, 32	26-19
CAN0 Mask Register 8	C0MKR8	Undefined	H'FFFF 6418	8, 16, 32	26-19
CAN0 Mask Register 9	C0MKR9	Undefined	H'FFFF 641C	8, 16, 32	26-19
CAN0 FIFO Received ID Compare Register 0	C0FIDCR0	Undefined	H'FFFF 6420	8, 16, 32	26-21
CAN0 FIFO Received ID Compare Register 1	C0FIDCR1	Undefined	H'FFFF 6424	8, 16, 32	26-21
CAN0 Mask Invalid Register 0	C0MKIVLR0	Undefined	H'FFFF 6438	8, 16, 32	26-24
CAN0 Mask Invalid Register 1	C0MKIVLR1	Undefined	H'FFFF 6428	8, 16, 32	26-23
CAN0 Mailbox Register 0 to 63	C0MB0 to C0MB63	Undefined	H'FFFF 6000 to H'FFFF 63FF	8, 16, 32	26-25
CAN0 Mailbox Interrupt Enable Register 0	C0MIER0	Undefined	H'FFFF 643C	8, 16, 32	26-33
CAN0 Mailbox Interrupt Enable Register 1	C0MIER1	Undefined	H'FFFF 642C	8, 16, 32	26-31
CAN0 Message Control Register 0 to 63	COMCTL0 to COMCTL63	H'00	H'FFFF 6800 to H'FFFF 683F	8, 16, 32	26-34
CAN0 Receive FIFO Control Register	C0RFCR	H'80	H'FFFF 6848	8, 16, 32	26-39
CAN0 Receive FIFO Pointer Control Register	C0RFPCR	Undefined	H'FFFF 6849	8, 16, 32	26-42
CAN0 Transmit FIFO Control Register	C0TFCR	H'80	H'FFFF 684A	8, 16, 32	26-43
CAN0 Transmit FIFO Pointer Control Register	C0TFPCR	Undefined	H'FFFF 684B	8, 16, 32	26-46
CAN0 Status Register	C0STR	H'0500	H'FFFF 6842	8, 16, 32	26-47
CAN0 Mailbox Search Mode Register	C0MSMR	H'00	H'FFFF 6853	8, 16, 32	26-50
CAN0 Mailbox Search Status Register	C0MSSR	H'80	H'FFFF 6852	8, 16, 32	26-51
CAN0 Channel Search Support Register	C0CSSR	Undefined	H'FFFF 6851	8, 16, 32	26-52
CAN0 Acceptance Filter Support Register	C0AFSR	Undefined	H'FFFF 6856	8, 16, 32	26-54
CAN0 Error Interrupt Enable Register	C0EIER	H'00	H'FFFF 684C	8, 16, 32	26-55
CAN0 Error Interrupt Factor Judge Register	C0EIFR	H'00	H'FFFF 684D	8, 16, 32	26-57



Register Name	Abbreviation	After Reset	P4 Address	Size	Page
CAN0 Receive Error Count Register	CORECR	H'00	H'FFFF 684E		26-60
CAN0 Transmit Error Count Register	COTECR	H'00	H'FFFF 684F	· ·	26-61
CANO Error Code Store Register	C0ECSR	H'00	H'FFFF 6850		26-62
CAN0 Time Stamp Register	COTSR	H'0000	H'FFFF 6854		26-64
CANO Test Control Register	COTCR	H'00	H'FFFF 6858		26-65
CANO Interrupt Enable Register	COIER	H'00	H'FFFF 6860		26-70
CANO Interrupt Status Register	COISR	H'00	H'FFFF 6861		26-68
CANO Mailbox Search Mask Register	COMBSMR	H'00	H'FFFF 6863		26-71
CAN1 Control Register	C1CTLR	H'0500	H'FFFF 7840		26-11
CAN1 Clock Select Register	C1CLKR	H'00	H'FFFF 7847		26-16
CAN1 Bit Configuration Register	C1BCR	H'00 0000	H'FFFF 7844		26-17
CAN1 Mask Register 0	C1MKR0	Undefined	H'FFFF 7430		26-19
CAN1 Mask Register 1	C1MKR1	Undefined	H'FFFF 7434	· · ·	26-19
CAN1 Mask Register 2	C1MKR2	Undefined	H'FFFF 7400		26-19
CAN1 Mask Register 3	C1MKR3	Undefined	H'FFFF 7404		26-19
CAN1 Mask Register 4	C1MKR4	Undefined	H'FFFF 7408	• •	26-19
CAN1 Mask Register 5	C1MKR5	Undefined	H'FFFF 740C	<u> </u>	26-19
CAN1 Mask Register 6	C1MKR6	Undefined	H'FFFF 7410		26-19
CAN1 Mask Register 7	C1MKR7	Undefined	H'FFFF 7414		26-19
CAN1 Mask Register 8	C1MKR8	Undefined	H'FFFF 7418		26-19
CAN1 Mask Register 9	C1MKR9	Undefined	H'FFFF 741C		26-19
CAN1 FIFO Received ID Compare Register 0	C1FIDCR0	Undefined	H'FFFF 7420		26-21
CAN1 FIFO Received ID Compare Register 1	C1FIDCR1	Undefined	H'FFFF 7424	8, 16, 32	26-21
CAN1 Mask Invalid Register 0	C1MKIVLR0	Undefined	H'FFFF 7438	8. 16. 32	26-24
CAN1 Mask Invalid Register 1	C1MKIVLR1	Undefined	H'FFFF 7428	<u> </u>	26-23
CAN1 Mailbox Register 0 to 63	C1MB0	Undefined	H'FFFF 7000 to		26-25
	C1MB63		H'FFFF 73FF		
CAN1 Mailbox Interrupt Enable Register 0	C1MIER0	Undefined	H'FFFF 743C	8, 16, 32	26-33
CAN1 Mailbox Interrupt Enable Register 1	C1MIER1	Undefined	H'FFFF 742C	8, 16, 32	26-31
CAN1 Message Control Register 0 to 63	C1MCTL0	H'00	H'FFFF 7800	8, 16, 32	26-34
	to C1MCTL63		to H'FFFF 783F		
CAN1 Receive FIFO Control Register	C1RFCR	H'80	H'FFFF 7848	8, 16, 32	26-39
CAN1 Receive FIFO Pointer Control Register	C1RFPCR	Undefined	H'FFFF 7849	8, 16, 32	26-42
CAN1 Transmit FIFO Control Register	C1TFCR	H'80	H'FFFF 784A	8, 16, 32	26-43
CAN1 Transmit FIFO Pointer Control Register	C1TFPCR	Undefined	H'FFFF 784B	8, 16, 32	26-46
CAN1 Status Register	C1STR	H'0500	H'FFFF 7842	8, 16, 32	26-47
CAN1 Mailbox Search Mode Register	C1MSMR	H'00	H'FFFF 7853	8, 16, 32	26-50
CAN1 Mailbox Search Status Register	C1MSSR	H'80	H'FFFF 7852	8, 16, 32	26-51






CAN1 Channel Search Support Register C1CSSR Undefined H'FFF CAN1 Acceptance Filter Support Register C1AFSR Undefined H'FFF CAN1 Error Interrupt Enable Register C1EIER H'00 H'FFF CAN1 Error Interrupt Factor Judge C1EIFR H'00 H'FFF Register CAN1 Receive Error Count Register C1RECR H'00 H'FFF CAN1 Transmit Error Count Register C1TECR H'00 H'FFF CAN1 Error Code Store Register C1ECSR H'00 H'FFF CAN1 Time Stamp Register C1TSR H'0000 H'FFF CAN1 Test Control Register C1TCR H'00 H'FFF CAN1 Interrupt Enable Register C1IER H'00 H'FFF CAN1 Interrupt Status Register C1ISR H'00 H'FFF CAN1 Interrupt Status Register C1ISR H'00 H'FFF CAN1 Interrupt Status Register C1ISR H'00 H'FFF CAN1 Mailbox Search Mask Register C1MBSMR H'00 H'FFF	ddwaaa C	Pi-o	Dono
CAN1 Acceptance Filter Support Register C1AFSR Undefined H'FFF CAN1 Error Interrupt Enable Register C1EIER H'00 H'FFF CAN1 Error Interrupt Factor Judge C1EIFR H'00 H'FFF Register CAN1 Receive Error Count Register C1RECR H'00 H'FFF CAN1 Transmit Error Count Register C1TECR H'00 H'FFF CAN1 Error Code Store Register C1ECSR H'00 H'FFF CAN1 Time Stamp Register C1TSR H'0000 H'FFF CAN1 Test Control Register C1TCR H'00 H'FFF CAN1 Interrupt Enable Register C1IER H'00 H'FFF CAN1 Interrupt Status Register C1ISR H'00 H'FFF CAN1 Interrupt Status Register C1ISR H'00 H'FFF CAN1 Mailbox Search Mask Register C1MBSMR H'00 H'FFF	ddress S	-	Page
CAN1 Error Interrupt Enable Register CAN1 Error Interrupt Factor Judge Register CAN1 Receive Error Count Register CAN1 Transmit Error Count Register CAN1 Transmit Error Count Register CAN1 Error Code Store Register CAN1 Time Stamp Register C1TECR C1TECR			26-52
CAN1 Error Interrupt Factor Judge Register CAN1 Receive Error Count Register CAN1 Transmit Error Count Register CAN1 Error Code Store Register CAN1 Time Stamp Register CAN1 Time Stamp Register CAN1 Test Control Register CAN1 Test Control Register CAN1 Interrupt Enable Register CAN1 Interrupt Status Register CAN1 Interrupt Status Register CAN1 Mailbox Search Mask Register C1MBSMR H'00 H'FFE CAN1 Mailbox Search Mask Register C1MBSMR H'00 H'FFE	F 7856 8	<u> </u>	26-54
Register CAN1 Receive Error Count Register C1RECR H'00 H'FFF CAN1 Transmit Error Count Register C1TECR H'00 H'FFF CAN1 Error Code Store Register C1ECSR H'00 H'FFF CAN1 Time Stamp Register C1TSR H'0000 H'FFF CAN1 Test Control Register C1TCR H'00 H'FFF CAN1 Interrupt Enable Register C1IER H'00 H'FFF CAN1 Interrupt Status Register C1ISR H'00 H'FFF CAN1 Mailbox Search Mask Register C1MBSMR H'00 H'FFF	F 784C 8		26-55
CAN1 Transmit Error Count Register C1TECR H'00 H'FFE CAN1 Error Code Store Register C1ECSR H'00 H'FFE CAN1 Time Stamp Register C1TSR H'0000 H'FFE CAN1 Test Control Register C1TCR H'00 H'FFE CAN1 Interrupt Enable Register C1IER H'00 H'FFE CAN1 Interrupt Status Register C1ISR H'00 H'FFE CAN1 Interrupt Status Register C1ISR H'00 H'FFE CAN1 Mailbox Search Mask Register C1MBSMR H'00 H'FFE	F 784D 8	3, 16, 32	26-57
CAN1 Error Code Store Register C1ECSR H'00 H'FFF CAN1 Time Stamp Register C1TSR H'0000 H'FFF CAN1 Test Control Register C1TCR H'00 H'FFF CAN1 Interrupt Enable Register C1IER H'00 H'FFF CAN1 Interrupt Status Register C1ISR H'00 H'FFF CAN1 Mailbox Search Mask Register C1MBSMR H'00 H'FFF	F 784E 8	3, 16, 32	26-60
CAN1 Time Stamp Register CAN1 Test Control Register CAN1 Interrupt Enable Register CAN1 Interrupt Status Register CAN1 Interrupt Status Register CAN1 Mailbox Search Mask Register C1MBSMR H'00 H'FFF	F 784F 8	3, 16, 32	26-61
CAN1 Test Control Register C1TCR H'00 H'FFF CAN1 Interrupt Enable Register C1IER H'00 H'FFF CAN1 Interrupt Status Register C1ISR H'00 H'FFF CAN1 Mailbox Search Mask Register C1MBSMR H'00 H'FFF	F 7850 8	3, 16, 32	26-62
CAN1 Interrupt Enable Register C1IER H'00 H'FFF CAN1 Interrupt Status Register C1ISR H'00 H'FFF CAN1 Mailbox Search Mask Register C1MBSMR H'00 H'FFF	F 7854 8	3, 16, 32	26-64
CAN1 Interrupt Status Register C1ISR H'00 H'FFF CAN1 Mailbox Search Mask Register C1MBSMR H'00 H'FFF	F 7858 8	3	26-65
CAN1 Mailbox Search Mask Register C1MBSMR H'00 H'FFF	F 7860 8	3, 16	26-70
	F 7861 8	3, 16	26-68
CAN2 Control Register C2CTLR H'0500 H'FFF	F 7863 8	3, 16, 32	26-71
	F 8840 8	3, 16, 32	26-11
CAN2 Clock Select Register C2CLKR H'00 H'FFF	F 8847 8	3, 16, 32	26-16
CAN2 Bit Configuration Register C2BCR H'00 0000 H'FFF	F 8844 8	3, 16, 32	26-17
CAN2 Mask Register 0 C2MKR0 Undefined H'FFF	F 8430 8	3, 16, 32	26-19
CAN2 Mask Register 1 C2MKR1 Undefined H'FFF	F 8434 8	3, 16, 32	26-19
CAN2 Mask Register 2 C2MKR2 Undefined H'FFF	F 8400 8	3, 16, 32	26-19
CAN2 Mask Register 3 C2MKR3 Undefined H'FFF	F 8404 8	3, 16, 32	26-19
CAN2 Mask Register 4 C2MKR4 Undefined H'FFF	F 8408 8	3, 16, 32	26-19
CAN2 Mask Register 5 C2MKR5 Undefined H'FFF	F 840C 8	3, 16, 32	26-19
CAN2 Mask Register 6 C2MKR6 Undefined H'FFF	F 8410 8	3, 16, 32	26-19
CAN2 Mask Register 7 C2MKR7 Undefined H'FFF	F 8414 8	3, 16, 32	26-19
CAN2 Mask Register 8 C2MKR8 Undefined H'FFF	F 8418 8	3, 16, 32	26-19
CAN2 Mask Register 9 C2MKR9 Undefined H'FFF	F 841C 8	3, 16, 32	26-19
CAN2 FIFO Received ID Compare C2FIDCR0 Undefined H'FFF Register 0	F 8420 8	3, 16, 32	26-21
CAN2 FIFO Received ID Compare C2FIDCR1 Undefined H'FFF Register 1	F 8424 8	3, 16, 32	26-21
CAN2 Mask Invalid Register 0 C2MKIVLR0 Undefined H'FFF	F 8438 8	3, 16, 32	26-24
CAN2 Mask Invalid Register 1 C2MKIVLR1 Undefined H'FFF	F 8428 8	3, 16, 32	26-23
CAN2 Mailbox Register 0 to 63 C2MB0 Undefined H'FFF	F 8000 8	3, 16, 32	26-25
to to C2MB63 H'FFF	F 83FF		
CAN2 Mailbox Interrupt Enable Register 0 C2MIER0 Undefined H'FFF	F 843C 8	3, 16, 32	26-33
CAN2 Mailbox Interrupt Enable Register 1 C2MIER1 Undefined H'FFF	F 842C 8	3, 16, 32	26-31
	F 8800 8	3, 16, 32	26-34
to to H'FFF	F 883F		
CAN2 Receive FIFO Control Register C2RFCR H'80 H'FFF	F 8848 8	3, 16, 32	26-39
CAN2 Receive FIFO Pointer Control C2RFPCR Undefined H'FFF Register	F 8849 8	3, 16, 32	26-42
CAN2 Transmit FIFO Control Register C2TFCR H'80 H'FFF			



Register Name	Abbreviation	After Reset	P4 Address	Size	Page
CAN2 Transmit FIFO Pointer Control Register	C2TFPCR	Undefined	H'FFFF 884B	8, 16, 32	26-46
CAN2 Status Register	C2STR	H'0500	H'FFFF 8842	8, 16, 32	26-47
CAN2 Mailbox Search Mode Register	C2MSMR	H'00	H'FFFF 8853	8, 16, 32	26-50
CAN2 Mailbox Search Status Register	C2MSSR	H'80	H'FFFF 8852	8, 16, 32	26-51
CAN2 Channel Search Support Register	C2CSSR	Undefined	H'FFFF 8851	8, 16, 32	26-52
CAN2 Acceptance Filter Support Register	C2AFSR	Undefined	H'FFFF 8856	8, 16, 32	26-54
CAN2 Error Interrupt Enable Register	C2EIER	H'00	H'FFFF 884C	8, 16, 32	26-55
CAN2 Error Interrupt Factor Judge Register	C2EIFR	H'00	H'FFFF 884D	8, 16, 32	26-57
CAN2 Receive Error Count Register	C2RECR	H'00	H'FFFF 884E	8, 16, 32	26-60
CAN2 Transmit Error Count Register	C2TECR	H'00	H'FFFF 884F	8, 16, 32	26-61
CAN2 Error Code Store Register	C2ECSR	H'00	H'FFFF 8850	8, 16, 32	26-62
CAN2 Time Stamp Register	C2TSR	H,0000	H'FFFF 8854	8, 16, 32	26-64
CAN2 Test Control Register	C2TCR	H'00	H'FFFF 8858	8	26-65
CAN2 Interrupt Enable Register	C2IER	H'00	H'FFFF 8860	8, 16	26-70
CAN2 Interrupt Status Register	C2ISR	H'00	H'FFFF 8861	8, 16	26-68
CAN2 Mailbox Search Mask Register	C2MBSMR	H'00	H'FFFF 8863	8, 16, 32	26-71
CAN3 Control Register	C3CTLR	H'0500	H'FFFF 9840	8, 16, 32	26-11
CAN3 Clock Select Register	C3CLKR	H'00	H'FFFF 9847	8, 16, 32	26-16
CAN3 Bit Configuration Register	C3BCR	H'00 0000	H'FFFF 9844	8, 16, 32	26-17
CAN3 Mask Register 0	C3MKR0	Undefined	H'FFFF 9430	8, 16, 32	26-19
CAN3 Mask Register 1	C3MKR1	Undefined	H'FFFF 9434	8, 16, 32	26-19
CAN3 Mask Register 2	C3MKR2	Undefined	H'FFFF 9400	8, 16, 32	26-19
CAN3 Mask Register 3	C3MKR3	Undefined	H'FFFF 9404	8, 16, 32	26-19
CAN3 Mask Register 4	C3MKR4	Undefined	H'FFFF 9408	8, 16, 32	26-19
CAN3 Mask Register 5	C3MKR5	Undefined	H'FFFF 940C	8, 16, 32	26-19
CAN3 Mask Register 6	C3MKR6	Undefined	H'FFFF 9410	8, 16, 32	26-19
CAN3 Mask Register 7	C3MKR7	Undefined	H'FFFF 9414	8, 16, 32	26-19
CAN3 Mask Register 8	C3MKR8	Undefined	H'FFFF 9418	8, 16, 32	26-19
CAN3 Mask Register 9	C3MKR9	Undefined	H'FFFF 941C	8, 16, 32	26-19
CAN3 FIFO Received ID Compare Register 0	C3FIDCR0	Undefined	H'FFFF 9420	8, 16, 32	26-21
CAN3 FIFO Received ID Compare Register 1	C3FIDCR1	Undefined	H'FFFF 9424	8, 16, 32	26-21
CAN3 Mask Invalid Register 0	C3MKIVLR0	Undefined	H'FFFF 9438	8, 16, 32	26-24
CAN3 Mask Invalid Register 1	C3MKIVLR1	Undefined	H'FFFF 9428	8, 16, 32	26-23
CAN3 Mailbox Register 0 to 63	C3MB0 to C3MB63	Undefined	H'FFFF 9000 to H'FFFF 93FF	8, 16, 32	26-25
CAN3 Mailbox Interrupt Enable Register 0	C3MIER0	Undefined	H'FFFF 943C	8, 16, 32	26-33
CAN3 Mailbox Interrupt Enable Register 1	C3MIER1	Undefined	H'FFFF 942C	8, 16, 32	26-31






Post to Many	A. I	After	D4.4.11	0:	
Register Name	Abbreviation	Reset	P4 Address		Page
CAN3 Message Control Register 0 to 63	C3MCTL0 to	H'00	H'FFFF 9800 to	8, 16, 32	26-34
	C3MCTL63		H'FFFF 983F		
CAN3 Receive FIFO Control Register	C3RFCR	H'80	H'FFFF 9848	8, 16, 32	26-39
CAN3 Receive FIFO Pointer Control Register	C3RFPCR	Undefined	H'FFFF 9849	8, 16, 32	26-42
CAN3 Transmit FIFO Control Register	C3TFCR	H'80	H'FFFF 984A	8, 16, 32	26-43
CAN3 Transmit FIFO Pointer Control	C3TFPCR	Undefined	H'FFFF 984B	8, 16, 32	26-46
Register					
CAN3 Status Register	C3STR	H'0500	H'FFFF 9842	8, 16, 32	26-47
CAN3 Mailbox Search Mode Register	C3MSMR	H'00	H'FFFF 9853	8, 16, 32	26-50
CAN3 Mailbox Search Status Register	C3MSSR	H'80	H'FFFF 9852	8, 16, 32	26-51
CAN3 Channel Search Support Register	C3CSSR	Undefined	H'FFFF 9851	8, 16, 32	26-52
CAN3 Acceptance Filter Support Register	C3AFSR	Undefined	H'FFFF 9856	8, 16, 32	26-54
CAN3 Error Interrupt Enable Register	C3EIER	H'00	H'FFFF 984C	8, 16, 32	26-55
CAN3 Error Interrupt Factor Judge Register	C3EIFR	H'00	H'FFFF 984D	8, 16, 32	26-57
CAN3 Receive Error Count Register	C3RECR	H'00	H'FFFF 984E	8, 16, 32	26-60
CAN3 Transmit Error Count Register	C3TECR	H'00	H'FFFF 984F	8, 16, 32	26-61
CAN3 Error Code Store Register	C3ECSR	H'00	H'FFFF 9850	8, 16, 32	26-62
CAN3 Time Stamp Register	C3TSR	H'0000	H'FFFF 9854	8, 16, 32	26-64
CAN3 Test Control Register	C3TCR	H'00	H'FFFF 9858	8	26-65
CAN3 Interrupt Enable Register	C3IER	H'00	H'FFFF 9860	8, 16	26-70
CAN3 Interrupt Status Register	C3ISR	H'00	H'FFFF 9861	8, 16	26-68
CAN3 Mailbox Search Mask Register	C3MBSMR	H'00	H'FFFF 9863	8, 16, 32	26-71
CAN4 Control Register	C4CTLR	H'0500	H'FFFF A840	8, 16, 32	26-11
CAN4 Clock Select Register	C4CLKR	H'00	H'FFFF A847	8, 16, 32	26-16
CAN4 Bit Configuration Register	C4BCR	H'00 0000	H'FFFF A844	8, 16, 32	26-17
CAN4 Mask Register 0	C4MKR0	Undefined	H'FFFF A430	8, 16, 32	26-19
CAN4 Mask Register 1	C4MKR1	Undefined	H'FFFF A434	8, 16, 32	26-19
CAN4 Mask Register 2	C4MKR2	Undefined	H'FFFF A400	8, 16, 32	26-19
CAN4 Mask Register 3	C4MKR3	Undefined	H'FFFF A404	8, 16, 32	26-19
CAN4 Mask Register 4	C4MKR4	Undefined	H'FFFF A408	8, 16, 32	26-19
CAN4 Mask Register 5	C4MKR5	Undefined	H'FFFF A40C	8, 16, 32	26-19
CAN4 Mask Register 6	C4MKR6	Undefined	H'FFFF A410	8, 16, 32	26-19
CAN4 Mask Register 7	C4MKR7	Undefined	H'FFFF A414	8, 16, 32	26-19
CAN4 Mask Register 8	C4MKR8	Undefined	H'FFFF A418	8, 16, 32	26-19
CAN4 Mask Register 9	C4MKR9	Undefined	H'FFFF A41C	8, 16, 32	26-19
CAN4 FIFO Received ID Compare Register 0	C4FIDCR0	Undefined	H'FFFF A420	8, 16, 32	26-21
CAN4 FIFO Received ID Compare Register 1	C4FIDCR1	Undefined	H'FFFF A424	8, 16, 32	26-21
CAN4 Mask Invalid Register 0	C4MKIVLR0	Undefined	H'FFFF A438	8, 16, 32	26-24



Register Name	Abbreviation	After Reset	P4 Address	Size	Page
CAN4 Mask Invalid Register 1	C4MKIVLR1	Undefined	H'FFFF A428		26-23
CAN4 Mailbox Register 0 to 63	C4MB0 to C4MB63	Undefined	H'FFFF A000 to H'FFFF A3FF	· ·	26-25
CAN4 Mailbox Interrupt Enable Register 0	C4MIER0	Undefined	H'FFFF A43C	8, 16, 32	26-33
CAN4 Mailbox Interrupt Enable Register 1	C4MIER1	Undefined	H'FFFF A42C	8, 16, 32	26-31
CAN4 Message Control Register 0 to 63	C4MCTL0 to C4MCTL63	H'00	H'FFFF A800 to H'FFFF A83F	8, 16, 32	26-34
CAN4 Receive FIFO Control Register	C4RFCR	H'80	H'FFFF A848	8, 16, 32	26-39
CAN4 Receive FIFO Pointer Control Register	C4RFPCR	Undefined	H'FFFF A849	8, 16, 32	26-42
CAN4 Transmit FIFO Control Register	C4TFCR	H'80	H'FFFF A84A	8, 16, 32	26-43
CAN4 Transmit FIFO Pointer Control Register	C4TFPCR	Undefined	H'FFFF A84B	8, 16, 32	26-46
CAN4 Status Register	C4STR	H'0500	H'FFFF A842	8, 16, 32	26-47
CAN4 Mailbox Search Mode Register	C4MSMR	H'00	H'FFFF A853	8, 16, 32	26-50
CAN4 Mailbox Search Status Register	C4MSSR	H'80	H'FFFF A852	8, 16, 32	26-51
CAN4 Channel Search Support Register	C4CSSR	Undefined	H'FFFF A851	8, 16, 32	26-52
CAN4 Acceptance Filter Support Register	C4AFSR	Undefined	H'FFFF A856	8, 16, 32	26-54
CAN4 Error Interrupt Enable Register	C4EIER	H'00	H'FFFF A84C	8, 16, 32	26-55
CAN4 Error Interrupt Factor Judge Register	C4EIFR	H'00	H'FFFF A84D	8, 16, 32	26-57
CAN4 Receive Error Count Register	C4RECR	H'00	H'FFFF A84E	8, 16, 32	26-60
CAN4 Transmit Error Count Register	C4TECR	H'00	H'FFFF A84F	8, 16, 32	26-61
CAN4 Error Code Store Register	C4ECSR	H'00	H'FFFF A850	8, 16, 32	26-62
CAN4 Time Stamp Register	C4TSR	H'0000	H'FFFF A854	8, 16, 32	26-64
CAN4 Test Control Register	C4TCR	H'00	H'FFFF A858	8	26-65
CAN4 Interrupt Enable Register	C4IER	H'00	H'FFFF A860	8, 16	26-70
CAN4 Interrupt Status Register	C4ISR	H'00	H'FFFF A861	8, 16	26-68
CAN4 Mailbox Search Mask Register	C4MBSMR	H'00	H'FFFF A863		26-71

Note: • The P4 address applies when the P4 area of the virtual address space is used. When the upper three bits of the 32-bit P4 area address are cleared to "0", the result is an area 7 address. This address is used when accessing area 7 of the physical address space using the TLB.


26.3.1 CANi Control Register (CiCTLR) (i = 0 to 4)



<After Reset: H'0500>

Bit	Abbreviation	After Reset	R	w	Description
15, 14	_	All 0	0	0	Reserved Bits
					Should be written with "0".
13	RBOC	0	R	W	Forcible Return From Bus-OFF Bit*1
					When the RBOC bit is set to "1" (forcible return from bus-off) in bus-off state, the CAN module forcibly returns from the bus-off state. This bit is automatically set to 0. The error state changes from bus-off to error-active.
					When the RBOC bit is set to "1", registers CiRECR and CiTECR are set to "H'00" and the BOST bit in the CiSTR register is set to "0" (the CAN module is not in bus-off state). The other registers remain unchanged. No bus-off recovery interrupt request is generated by this recovery from the bus-off state. Use the RBOC bit only when the BOM bit = "00" (normal mode). 0: Nothing occurred
					1: Forcible return from bus-off* ²

		After			
Bit	Abbreviation	Reset	R	W	Description
12, 11	ВОМ	All 0	R	W	Bus-Off Recovery Mode Bit*3
					The BOM bit is used to select bus-off recovery mode.
					When the BOM bit is "00", the recovery from bus-off is compliant with ISO11898-1, i.e. the CAN module re-enters CAN communication (erroractive state) after detecting 11 consecutive recessive bits 128 times. A bus-off recovery interrupt request is generated when recovering from bus-off.
					When the BOM bit is "01", as soon as the CAN reaches the bus-off state, the CANM bit in the CiCTLR register is set to "10" (CAN halt mode) and the CAN enters CAN halt mode. No bus-off recovery interrupt request is generated when recovering from bus-off and registers CiTECR and CiRECR are set to "H'00".
					When the BOM bit is "10", the CANM bit is set to 10b as soon as the CAN module reaches the bus-off state. The CAN module enters CAN halt mode after the recovery from the bus-off state, i.e. after detecting 11 consecutive recessive bits 128 times. A bus-off recovery interrupt request is generated when recovering from bus-off and registers CiTECR and CiRECR are set to "H'00".
					When the BOM bit is "11", the CAN module enters CAN halt mode by setting the CANM bit to "10" while the CAN module is still in bus-off state. No bus-off recovery interrupt request is generated when recovering from bus-off and registers CiTECR and CiRECR are set to "H'00". However, if the CAN module recovers from bus-off after detecting 11 consecutive recessive bits 128 times before the CANM bit is set to "10", a bus-off recovery interrupt request is generated.
					If the CPU requests an entry to CAN reset mode at the same time as the CAN module attempts to enter CAN halt mode (at bus-off entry when the BOM bit is "01", or at bus-off end when the BOM bit is "10"), then the CPU request to enter CAN reset mode has higher priority.
					00: Normal mode (ISO11898-1 compliant)
					01: Entry to CAN halt mode automatically at bus-off entry
					10: Entry to CAN halt mode automatically at bus-off end
					11: Entry to CAN halt mode (during bus-off recovery period) by a program request
10	SLPM	1	R	W	CAN Sleep Mode Bit* ⁴ * ⁵
					When the SLPM bit is set to "1", the CAN module enters CAN sleep mode.
					When the SLPM bit is set to "0", the CAN module exits CAN sleep mode.
					Refer to section 26.4, Operating Mode for detail.
					0: Other than CAN sleep mode
					1: CAN sleep mode



CAN operation mode, CAN reset mode or CAN halt mode. Refer to section 26.4, Operating Mode for detail. CAN sleep mode is set by the SLPM bit. When the CAN module enters CAN halt mode according to the setting the BOM bit, the CANM bit is automatically set to *10*. 00: CAN operation mode 01: CAN reset mode 10: CAN reset mode 11: CAN reset mode 11: CAN reset mode (forcible transition) 7, 6 TSPS All 0 R W Time Stamp Prescaler Select Bit** The TSPS bit selects the prescaler for the time stamp. The reference clock for the time stamp can be selected to be either 1-, 2-, 4- or 8-bit periods. 00: Every 2-bit time 10: Every 4-bit time 11: Every 8-bit time 11: Every 8-bit time 11: Every 8-bit time 12: Every 8-bit time 13: Every 8-bit time 14: Every 8-bit time 15: Every 4-bit time 16: Every 4-bit time 17: The TSRC bit is used to reset the time stamp counter. When the TSR is set to *1*, the CITSR register is set to H0000. It is automatically set 0. 0: Nothing occurred 1: Reset** 4 TPM 0 R W Transmission Priority Mode Select Bit** The TPM bit specifies the priority of modes when transmitting messag ID priority transmit mode or mailbox number transmit mode can be selected. All mailboxes are set for either ID priority transmission or mailbox num priority transmission priority complies with the CAN bus arbitration rule, as defined in the ISO 11898-1 Specifications. In ID priority transmission priority complies with the CAN bus arbitration rule, as defined in the ISO 11898-1 Specifications. In ID priority transmission priority complies with the transmist FIFO is included in the transmission arbitration. If two or more mailbox IDs a the same, the mailbox mode), and the transmist FIFO is included in the transmission arbitration. If two or more mailbox IDs a the same, the mailbox with the smallest mailbox number has higher priority. Only the next message to be transmitted from the transmit FIFO is included in the transmission arbitration. If a transmit FIFO is included in the transmission arbitration. The variant FIFO is i	Bit	Abbreviation	After Reset	R	W	Description
The CANM bit selects one of the following modes for the CAN module CAN operation mode, CAN reset mode or CAN halt mode. Refer to section 26.4. Operating Mode for detail. CAN sleep mode is set by the SLPM bit. When the CAN module enters CAN halt mode according to the setting the BOM bit, the CANM bit is automatically set to "10". OI: CAN operation mode OI: CAN peration mode OI: CAN reset mode 10: CAN halt mode 11: CAN reset mode (forcible transition) R W Time Stamp Prescaler Select Bits" The TSPS bit selects the prescaler for the time stamp. The reference clock for the time stamp can be selected to be either 1-, 2-, 4- or 8-bit periods. OI: Every bit time OI: Every 4-bit time 10: Every 4-bit time 11: Every 8-bit time 11: Every 8-bit time 12: Every 4-bit time The TSRC bit is used to reset the time stamp counter. When the TSR is set to "1", the CTSR register is set to H0000. It is automatically set 0. OI: Nothing occurred 11: Reset** The TPM bit specifies the priority of modes when transmitting messag ID priority transmission Priority Mode Select Bit** The TPM bit specifies the priority transmit mode can be selected. All maliboxes are set for either ID priority transmission or malibox num priority transmission priority complies with the CAN bus arbitration rule, as defined in the ISO 11888-1 Specifications. In ID priority transmission priority complies with the CAN bus arbitration rule, as defined in the ISO 11888-1 Specifications. In ID priority transmission priority complies with the CAN bus arbitration rule, as defined in the ISO 11888-1 Specifications. In ID priority transmission priority transmission mode), and maliboxes [0] to [63] (in normal malibox mode), and maliboxes [0] to [63] (in normal malibox mode), and maliboxes [0] to [63] (in normal malibox mode) and the transmist FIFO is included in the transmission arbitration. If a transmit FIFO is included in the transmission arbitration. If a transmit FIFO is included in the transmission arbitration. When the TPM bit is 1, mailbox number	9, 8	CANM	01	R	W	CAN Operating Mode Select Bit*4
the BOM bit, the CANM bit is automatically set to "10". 00: CAN operation mode 01: CAN halt mode 10: CAN halt mode 11: CAN reset mode (forcible transition) 7, 6 TSPS All 0 R W Time Stamp Prescaler Select Bit** The TSPS bit selects the prescaler for the time stamp. The reference clock for the time stamp can be selected to be either 1-, 2-, 4- or 8-bit periods. 00: Every bit time 01: Every 2-bit time 10: Every 4-bit time 11: Every 8-bit time 11: Every 8-bit time 5 TSRC 0 R W Time Stamp Counter Reset Command Bit** The TSRC bit is used to reset the time stamp counter. When the TSR is set to "1", the CiTSR register is set to H0000. It is automatically set 0. 0: Nothing occurred 1: Reset** 4 TPM 0 R W Transmission Priority Mode Select Bit** The TPM bit specifies the priority of modes when transmitting messag ID priority transmit mode or mailbox number transmit mode can be selected. All mailboxes are set for either ID priority transmission or mailbox num priority transmission. When the TPM bit is 0, ID priority transmit mode is selected and transmission priority complies with the CAN bus arbitration rule, as defined in the ISO 11898-1 Specifications. In ID priority transmit mode mailboxes [0] to [63] (in normal mailbox mode), and mailboxes (ID to [63] (in normal mailbox mode), and mailboxes (ID to find mailbox mode), and the transmit FIFO is included in the transmission arbitration. If two or more mailbox IDs a the same, the mailbox with the smaller number has higher priority. Only the next message to be transmitted from the transmit FIFO is included in the transmission arbitration. When the TPM bit is 1, mailbox number transmit mode is selected and transmit mode is selected and transmit mode in the transmit FIFO has lower priority.	,					The CANM bit selects one of the following modes for the CAN module: CAN operation mode, CAN reset mode or CAN halt mode. Refer to section 26.4, Operating Mode for detail. CAN sleep mode is set by the
01: CAN reset mode 10: CAN halt mode 11: CAN reset mode (forcible transition) 7, 6 TSPS All 0 R W Time Stamp Prescaler Select Bit*3 The TSPS bit selects the prescaler for the time stamp. The reference clock for the time stamp can be selected to be either 1-, 2-, 4- or 8-bit periods. 00: Every bit time 01: Every 2-bit time 10: Every 4-bit time 11: Every 8-bit time 12: Every 8-bit time 13: Every 8-bit time 14: Every 8-bit time 15: Every 8-bit ti						When the CAN module enters CAN halt mode according to the setting of the BOM bit, the CANM bit is automatically set to "10".
10: CAN halt mode 11: CAN reset mode (forcible transition) 7, 6 TSPS All 0 R W Time Stamp Prescaler Select Bit** The TSPS bit selects the prescaler for the time stamp. The reference clock for the time stamp can be selected to be either 1-, 2-, 4- or 8-bit periods. 00: Every bit time 10: Every 2-bit time 10: Every 4-bit time 11: Every 8-bit time 12: Every 8-bit time 13: Every 8-bit time 14: Every 8-bit time 15: Every 8-bit time 16: Every 4-bit time 17: Every 8-bit time 18: Every 8-bit time 19: Every 8-bit time 10: Every 4-bit time 11: Every 8-bit						00: CAN operation mode
11: CAN reset mode (forcible transition) 7, 6 TSPS All 0 R W Time Stamp Prescaler Select Bit* The TSPS bit selects the prescaler for the time stamp. The reference clock for the time stamp can be selected to be either 1-, 2-, 4- or 8-bit periods. 00: Every bit time 01: Every 2-bit time 10: Every 2-bit time 11: Every 8-bit time 11: Every 8-bit time 11: Every 8-bit time 11: Every 8-bit time 10: Every 4-bit time 11: Every 8-bit time 11: Every 8-bit time 11: Every 8-bit time 11: Every 8-bit time 12: Every 8-bit time 13: Every 8-bit time 14: Every 8-bit time 15: Every 8-bit time 16: Every 8-bit time 17: The TSRC bit is used to reset the time stamp counter. When the TSR is set to "1", the CiTSR register is set to H'0000. It is automatically set 0. 0: Nothing occurred 1: Reset* The TPM bit specifies the priority of modes when transmitting messag ID priority transmit mode or mailbox number transmit mode can be selected. All mailboxes are set for either ID priority transmits mode can be selected. All mailboxes are set for either ID priority transmit mode is selected and transmission priority complies with the CAN bus arbitration rule, as defined in the ISO 11898-1 Specifications. In ID priority transmit one mailbox by Every 10 (in FIFO mailbox mode), and the transmit FIFO are compared for the of mailboxes [0] to [63] (in normal mailbox mode), and mailboxes [0] to [6] (in FIFO mailbox mode), and the transmit FIFO are compared for the of mailboxes configured for transmission. If two or more mailbox IDS at the same, the mailbox with the smaller number has higher priority. Only the next message to be transmitted from the transmit FIFO is included in the transmission arbitration. If a transmit FIFO message is being transmitted, the next pending message within the transmit FIFO included in the transmits mailbox number transmit mode is selected and transmit mailbox with the smaller number has the highest priority. In FIFO mailbox mode, the transmit FIFO has lower priority the priority the priority the transmit FIFO has low						01: CAN reset mode
TSPS All 0 R W Time Stamp Prescaler Select Bit*3 The TSPS bit selects the prescaler for the time stamp. The reference clock for the time stamp can be selected to be either 1-, 2-, 4- or 8-bit periods. 00: Every 2-bit time 01: Every 2-bit time 10: Every 4-bit time 11: Every 8-bit time 11: Every 8-bit time 11: Every 8-bit time 12: Every 8-bit time 13: Every 8-bit time 14: Every 8-bit time 15: TSRC 0 R W Time Stamp Counter Reset Command Bit*5 The TSRC bit is used to reset the time stamp counter. When the TSR is set to *1*, the CiTSR register is set to H'0000. It is automatically set 0. 0: Nothing occurred 1: Reset*2 The TPM bit specifies the priority of modes when transmitting messag ID priority transmit mode or mailbox number transmit mode can be selected. All mailboxes are set for either ID priority transmission or mailbox num priority transmission. When the TPM bit is 0, ID priority transmit mode is selected and transmission priority complies with the CAN bus arbitration rule, as defined in the ISO 11898-1 Specifications. In ID priority transmit mode mailboxes [0] to [3] (in normal mailbox mode), and mailboxes [0] to [4] (in FIFO mailbox mode), and the transmit FIFO are compared for the of mailboxes configured for transmission. If two or more mailbox IDs a the same, the mailbox with the smaller number has higher priority. Only the next message to be transmitted from the transmit FIFO is included in the transmission arbitration. If a transmit FIFO message is being transmitted, the next pending message within the transmit FIFO included in the transmission arbitration. When the TPM bit is 1, mailbox number transmit mode is selected and transmit mailbox with the smaller transmit mode is selected and transmit mailbox with the smallers transmit mode is selected and transmit mailbox with the smallers transmit that better priority.						10: CAN halt mode
The TSPS bit selects the prescaler for the time stamp. The reference clock for the time stamp can be selected to be either 1-, 2-, 4- or 8-bit periods. 00: Every bit time 01: Every 2-bit time 10: Every 4-bit time 11: Every 8-bit time stamp counter. When the TSR is set to *1", the CiTSR register is set to *10000. It is automatically set 0. 0: Nothing occurred 1: Reset** The TPM bit specifies the priority of modes when transmitting messag ID priority transmit mode or mailbox number transmit mode can be selected. All mailboxes are set for either ID priority transmission or mailbox num priority transmission. When the TPM bit is 0, ID priority transmit mode is selected and transmission priority complies with the CAN bus arbitration rule, as defined in the ISO 11898-1 Specifications. In ID priority transmit mode mailboxes [0] to [6] (in FIFO mailbox mode), and the transmit FIFO are compared for the of mailboxes configured for transmission. If two or more mailbox IDs a the same, the mailbox with the smaller number has higher priority. Only the next message to be transmitted from the transmit FIFO is included in the transmission arbitration. If a transmit FIFO message is being transmitted, the next pending message within the transmit FIFO is included in the transmission arbitration. When the TPM bit is 1, mailbox number transmit mode is selected and transmit mailbox with the smallest mailbox number has the highest priority. In FIFO mailbox mode, the transmit FIFO has lower priority the priority.						
clock for the time stamp can be selected to be either 1-, 2-, 4- or 8-bit periods. 00: Every bit time 01: Every 2-bit time 10: Every 4-bit time 11: Every 8-bit time 12: Every 8-bit time 13: Every 8-bit time 14: Every 8-bit time 15: Every 8-bit time 16: Every 8-bit time 17: Every 8-bit time 18: Every 8-bit time 19: Every 8-bit time 10: Every 8-bit time 10: Every 8-bit time 11: Every 8	7, 6	TSPS	All 0	R	W	Time Stamp Prescaler Select Bit*3
00: Every bit time 01: Every 2-bit time 10: Every 4-bit time 11: Every 8-bit time 11: Every 8-bit time 11: Every 8-bit time 5 TSRC 0 R W Time Stamp Counter Reset Command Bit* ⁶ The TSRC bit is used to reset the time stamp counter. When the TSR is set to "1", the CiTSR register is set to H'0000. It is automatically set 0. 0: Nothing occurred 1: Reset* ² 4 TPM 0 R W Transmission Priority Mode Select Bit* ³ The TPM bit specifies the priority of modes when transmitting messag ID priority transmit mode or mailbox number transmit mode can be selected. All mailboxes are set for either ID priority transmission or mailbox num priority transmission. When the TPM bit is 0, ID priority transmit mode is selected and transmission priority complies with the CAN bus arbitration rule, as defined in the ISO 11898-1 Specifications. In ID priority transmit mode mailboxes [0] to [3] (in fiFO mailbox mode), and the transmit FIFO are compared for the of mailboxes configured for transmission. If two or more mailbox IDs at the same, the mailbox with the smaller number has higher priority. Only the next message to be transmitted from the transmit FIFO included in the transmission arbitration. If a transmit FIFO included in the transmission arbitration. When the TPM bit is 1, mailbox number transmit mode is selected and transmit mailbox with the smallest mailbox number has the highest priority. In FIFO mailbox mode, the transmit FIFO has lower priority the priority. In FIFO mailbox mode, the transmit FIFO has lower priority the priority. In FIFO mailbox mode, the transmit FIFO has lower priority the priority.						clock for the time stamp can be selected to be either 1-, 2-, 4- or 8-bit time $$
01: Every 2-bit time 10: Every 4-bit time 11: Every 8-bit time 11: Every 8-bit time 5 TSRC 0 R W Time Stamp Counter Reset Command Bit*6 The TSRC bit is used to reset the time stamp counter. When the TSR is set to "1", the CiTSR register is set to H'0000. It is automatically set 0. 0: Nothing occurred 1: Reset*6 4 TPM 0 R W Transmission Priority Mode Select Bit*6 The TPM bit specifies the priority of modes when transmitting messag ID priority transmit mode or mailbox number transmit mode can be selected. All mailboxes are set for either ID priority transmission or mailbox num priority transmission. When the TPM bit is 0, ID priority transmit mode is selected and transmission priority complies with the CAN bus arbitration rule, as defined in the ISO 11898-1 Specifications. In ID priority transmit mode mailboxes [0] to [63] (in normal mailbox mode), and mailboxes [0] to [6] (in FIFO mailbox mode), and the transmission. If two or more mailbox IDs a the same, the mailbox with the smaller number has higher priority. Only the next message to be transmitted from the transmit FIFO is included in the transmission arbitration. If a transmit FIFO message is being transmitted, the next pending message within the transmit FIFO included in the transmission arbitration. When the TPM bit is 1, mailbox number transmit mode is selected and transmit mailbox with the smallest mailbox number has the highest priority. In FIFO mailbox mode, the transmit FIFO has lower priority the priority.						
10: Every 4-bit time 11: Every 8-bit time 5 TSRC 0 R W Time Stamp Counter Reset Command Bit*6 The TSRC bit is used to reset the time stamp counter. When the TSR is set to *1", the CITSR register is set to H'0000. It is automatically set 0. 0: Nothing occurred 1: Reset*2 4 TPM 0 R W Transmission Priority Mode Select Bit*3 The TPM bit specifies the priority of modes when transmitting messag ID priority transmit mode or mailbox number transmit mode can be selected. All mailboxes are set for either ID priority transmission or mailbox num priority transmission. When the TPM bit is 0, ID priority transmit mode is selected and transmission priority complies with the CAN bus arbitration rule, as defined in the ISO 11898-1 Specifications. In ID priority transmit mode mailboxes [0] to [63] (in normal mailbox mode), and mailboxes [0] to [6] (in FIFO mailbox mode), and the transmit FIFO are compared for the of mailboxes configured for transmission. If two or more mailbox IDs at the same, the mailbox with the smaller number has higher priority. Only the next message to be transmitted from the transmit FIFO is included in the transmission arbitration. If a transmit FIFO message is being transmitted, the next pending message within the transmit FIFO included in the transmission arbitration. When the TPM bit is 1, mailbox number transmit mode is selected and transmit mailbox with the smallest mailbox number has the highest priority. In FIFO mailbox mode, the transmit FIFO has lower priority the						•
TSRC 0 R W Time Stamp Counter Reset Command Bit*6 The TSRC bit is used to reset the time stamp counter. When the TSR is set to "1", the CiTSR register is set to H'0000. It is automatically set 0. 0: Nothing occurred 1: Reset*2 The TPM bit specifies the priority of modes when transmitting messag ID priority transmit mode or mailbox number transmit mode can be selected. All mailboxes are set for either ID priority transmission or mailbox num priority transmission. When the TPM bit is 0, ID priority transmit mode is selected and transmission priority complies with the CAN bus arbitration rule, as defined in the ISO 11898-1 Specifications. In ID priority transmit mode mailboxes [0] to [63] (in normal mailbox mode), and mailboxes [0] to [6] (in FIFO mailbox mode), and the transmit FIFO are compared for the of mailboxes configured for transmission. If two or more mailbox IDs at the same, the mailbox with the smaller number has higher priority. Only the next message to be transmitted from the transmit FIFO is included in the transmission arbitration. If a transmit FIFO message is being transmitted, the next pending message within the transmit FIFO included in the transmission arbitration. When the TPM bit is 1, mailbox number has the highest priority. In FIFO mailbox woode, the transmit FIFO has lower priority the priority.						•
The TSRC bit is used to reset the time stamp counter. When the TSR is set to "1", the CiTSR register is set to H'0000. It is automatically set 0. 0: Nothing occurred 1: Reset*² 4 TPM 0 R W Transmission Priority Mode Select Bit*³ The TPM bit specifies the priority of modes when transmitting messag ID priority transmit mode or mailbox number transmit mode can be selected. All mailboxes are set for either ID priority transmission or mailbox num priority transmission. When the TPM bit is 0, ID priority transmit mode is selected and transmission priority complies with the CAN bus arbitration rule, as defined in the ISO 11898-1 Specifications. In ID priority transmit mode mailboxes [0] to [8] (in normal mailbox mode), and mailboxes [0] to [9] (in FIFO mailbox exponfigured for transmission. If two or more mailbox IDs a the same, the mailbox with the smaller number has higher priority. Only the next message to be transmitted from the transmit FIFO is included in the transmission arbitration. If a transmit FIFO message is being transmitted, the next pending message within the transmit FIFO included in the transmission arbitration. When the TPM bit is 1, mailbox number transmit mode is selected and transmit mailbox with the smallest mailbox number has the highest priority. In FIFO mailbox mode, the transmit FIFO has lower priority the						11: Every 8-bit time
is set to "1", the CiTSR register is set to H'0000. It is automatically set 0. 0: Nothing occurred 1: Reset*² 4 TPM 0 R W Transmission Priority Mode Select Bit*³ The TPM bit specifies the priority of modes when transmitting messag ID priority transmit mode or mailbox number transmit mode can be selected. All mailboxes are set for either ID priority transmission or mailbox num priority transmission. When the TPM bit is 0, ID priority transmit mode is selected and transmission priority complies with the CAN bus arbitration rule, as defined in the ISO 11898-1 Specifications. In ID priority transmit mode mailboxes [0] to [8] (in normal mailbox mode), and mailboxes [0] to [8] (in normal mailbox mode), and mailboxes [0] to [8] (in FIFO mailbox configured for transmission. If two or more mailbox IDs at the same, the mailbox with the smaller number has higher priority. Only the next message to be transmitted from the transmit FIFO is included in the transmission arbitration. If a transmit FIFO message is being transmitted, the next pending message within the transmit FIFO included in the transmission arbitration. When the TPM bit is 1, mailbox number transmit mode is selected and transmit mailbox with the smallest mailbox number has the highest priority. In FIFO mailbox mode, the transmit FIFO has lower priority the	5	TSRC	0	R	W	Time Stamp Counter Reset Command Bit*6
1: Reset*2 4 TPM 0 R W Transmission Priority Mode Select Bit*3 The TPM bit specifies the priority of modes when transmitting message ID priority transmit mode or mailbox number transmit mode can be selected. All mailboxes are set for either ID priority transmission or mailbox numpriority transmission. When the TPM bit is 0, ID priority transmit mode is selected and transmission priority complies with the CAN bus arbitration rule, as defined in the ISO 11898-1 Specifications. In ID priority transmit mode mailboxes [0] to [63] (in normal mailbox mode), and mailboxes [0] to [8] (in FIFO mailbox mode), and the transmit FIFO are compared for the of mailboxes configured for transmission. If two or more mailbox IDs at the same, the mailbox with the smaller number has higher priority. Only the next message to be transmitted from the transmit FIFO is included in the transmission arbitration. If a transmit FIFO message is being transmitted, the next pending message within the transmit FIFO included in the transmission arbitration. When the TPM bit is 1, mailbox number transmit mode is selected and transmit mailbox with the smallest mailbox number has the highest priority. In FIFO mailbox mode, the transmit FIFO has lower priority the						The TSRC bit is used to reset the time stamp counter. When the TSRC bit is set to "1", the CiTSR register is set to H'0000. It is automatically set to 0 .
TPM 0 R W Transmission Priority Mode Select Bit*3 The TPM bit specifies the priority of modes when transmitting message ID priority transmit mode or mailbox number transmit mode can be selected. All mailboxes are set for either ID priority transmission or mailbox numpriority transmission. When the TPM bit is 0, ID priority transmit mode is selected and transmission priority complies with the CAN bus arbitration rule, as defined in the ISO 11898-1 Specifications. In ID priority transmit mode mailboxes [0] to [63] (in normal mailbox mode), and mailboxes [0] to [6] (in FIFO mailbox mode), and the transmit FIFO are compared for the lof mailboxes configured for transmission. If two or more mailbox IDs at the same, the mailbox with the smaller number has higher priority. Only the next message to be transmitted from the transmit FIFO is included in the transmission arbitration. If a transmit FIFO message is being transmitted, the next pending message within the transmit FIFO included in the transmission arbitration. When the TPM bit is 1, mailbox number transmit mode is selected and transmit mailbox with the smallest mailbox number has the highest priority. In FIFO mailbox mode, the transmit FIFO has lower priority the						0: Nothing occurred
The TPM bit specifies the priority of modes when transmitting messag ID priority transmit mode or mailbox number transmit mode can be selected. All mailboxes are set for either ID priority transmission or mailbox numpriority transmission. When the TPM bit is 0, ID priority transmit mode is selected and transmission priority complies with the CAN bus arbitration rule, as defined in the ISO 11898-1 Specifications. In ID priority transmit mode mailboxes [0] to [63] (in normal mailbox mode), and mailboxes [0] to [6] (in FIFO mailbox mode), and the transmit FIFO are compared for the of mailboxes configured for transmission. If two or more mailbox IDs at the same, the mailbox with the smaller number has higher priority. Only the next message to be transmitted from the transmit FIFO is included in the transmission arbitration. If a transmit FIFO message is being transmitted, the next pending message within the transmit FIFO included in the transmission arbitration. When the TPM bit is 1, mailbox number transmit mode is selected and transmit mailbox with the smallest mailbox number has the highest priority. In FIFO mailbox mode, the transmit FIFO has lower priority the						1: Reset* ²
ID priority transmit mode or mailbox number transmit mode can be selected. All mailboxes are set for either ID priority transmission or mailbox numpriority transmission. When the TPM bit is 0, ID priority transmit mode is selected and transmission priority complies with the CAN bus arbitration rule, as defined in the ISO 11898-1 Specifications. In ID priority transmit mode mailboxes [0] to [63] (in normal mailbox mode), and mailboxes [0] to [6] (in FIFO mailbox mode), and the transmit FIFO are compared for the of mailboxes configured for transmission. If two or more mailbox IDs at the same, the mailbox with the smaller number has higher priority. Only the next message to be transmitted from the transmit FIFO is included in the transmission arbitration. If a transmit FIFO message is being transmitted, the next pending message within the transmit FIFO included in the transmission arbitration. When the TPM bit is 1, mailbox number transmit mode is selected and transmit mailbox with the smallest mailbox number has the highest priority. In FIFO mailbox mode, the transmit FIFO has lower priority the	4	TPM	0	R	W	Transmission Priority Mode Select Bit*3
selected. All mailboxes are set for either ID priority transmission or mailbox num priority transmission. When the TPM bit is 0, ID priority transmit mode is selected and transmission priority complies with the CAN bus arbitration rule, as defined in the ISO 11898-1 Specifications. In ID priority transmit mode mailboxes [0] to [63] (in normal mailbox mode), and mailboxes [0] to [6] (in FIFO mailbox mode), and the transmit FIFO are compared for the lof mailboxes configured for transmission. If two or more mailbox IDs at the same, the mailbox with the smaller number has higher priority. Only the next message to be transmitted from the transmit FIFO is included in the transmission arbitration. If a transmit FIFO message is being transmitted, the next pending message within the transmit FIFO included in the transmission arbitration. When the TPM bit is 1, mailbox number transmit mode is selected and transmit mailbox with the smallest mailbox number has the highest priority. In FIFO mailbox mode, the transmit FIFO has lower priority the						The TPM bit specifies the priority of modes when transmitting messages.
priority transmission. When the TPM bit is 0, ID priority transmit mode is selected and transmission priority complies with the CAN bus arbitration rule, as defined in the ISO 11898-1 Specifications. In ID priority transmit mode mailboxes [0] to [63] (in normal mailbox mode), and mailboxes [0] to [63] (in runnal mailbox mode), and mailboxes [0] to [63] (in FIFO are compared for the long for mailbox mode), and the transmit FIFO are compared for the long for mailboxes configured for transmission. If two or more mailbox IDs at the same, the mailbox with the smaller number has higher priority. Only the next message to be transmitted from the transmit FIFO is included in the transmission arbitration. If a transmit FIFO message is being transmitted, the next pending message within the transmit FIFO included in the transmission arbitration. When the TPM bit is 1, mailbox number transmit mode is selected and transmit mailbox with the smallest mailbox number has the highest priority. In FIFO mailbox mode, the transmit FIFO has lower priority the						
transmission priority complies with the CAN bus arbitration rule, as defined in the ISO 11898-1 Specifications. In ID priority transmit mode mailboxes [0] to [63] (in normal mailbox mode), and mailboxes [0] to [6] (in FIFO mailbox mode), and the transmit FIFO are compared for the long of mailboxes configured for transmission. If two or more mailbox IDs at the same, the mailbox with the smaller number has higher priority. Only the next message to be transmitted from the transmit FIFO is included in the transmission arbitration. If a transmit FIFO message is being transmitted, the next pending message within the transmit FIFO included in the transmission arbitration. When the TPM bit is 1, mailbox number transmit mode is selected and transmit mailbox with the smallest mailbox number has the highest priority. In FIFO mailbox mode, the transmit FIFO has lower priority the						All mailboxes are set for either ID priority transmission or mailbox number priority transmission.
included in the transmission arbitration. If a transmit FIFO message is being transmitted, the next pending message within the transmit FIFO included in the transmission arbitration. When the TPM bit is 1, mailbox number transmit mode is selected and transmit mailbox with the smallest mailbox number has the highest priority. In FIFO mailbox mode, the transmit FIFO has lower priority the						transmission priority complies with the CAN bus arbitration rule, as defined in the ISO 11898-1 Specifications. In ID priority transmit mode, mailboxes [0] to [63] (in normal mailbox mode), and mailboxes [0] to [55] (in FIFO mailbox mode), and the transmit FIFO are compared for the IDs of mailboxes configured for transmission. If two or more mailbox IDs are
transmit mailbox with the smallest mailbox number has the highest priority. In FIFO mailbox mode, the transmit FIFO has lower priority th						included in the transmission arbitration. If a transmit FIFO message is being transmitted, the next pending message within the transmit FIFO is
mornia mainokes (mainokes [o] to [oo]).						When the TPM bit is 1, mailbox number transmit mode is selected and the transmit mailbox with the smallest mailbox number has the highest priority. In FIFO mailbox mode, the transmit FIFO has lower priority than normal mailboxes (mailboxes [0] to [55]).
0: ID priority transmit mode						0: ID priority transmit mode
1: Mailbox number priority transmit mode						1: Mailbox number priority transmit mode



		After			
Bit	Abbreviation	Reset	R	W	Description
3	MLM	0	R	W	Message Lost Mode Select Bit*3
					The MLM bit specifies the operation when a new message is captured in the unread mailbox.
					Overwrite mode or overrun mode can be selected. All mailboxes (including the receive FIFO) are set to either overwrite mode or overrun mode.
					When the MLM bit is "0", all mailboxes are set to overwrite mode and the new message is overwriting the old message.
					When this bit is "1", all mailboxes are set to overrun mode and the new message is discarded.
					0: Overwrite mode
					1: Overrun mode
2, 1	IDFM	All 0	R	W	ID Format Mode Select Bit*3
					The IDFM bit specifies the ID format.
					00: Standard ID mode
					All mailboxes (including FIFO mailboxes) handle only standard IDs.
					01: Extended ID mode
					All mailboxes (including FIFO mailboxes) handle only extended IDs.
					10: Mixed ID mode
					All mailboxes (including FIFO mailboxes) handle both standard IDs and extended IDs. Standard IDs or extended IDs are specified by using the IDE bit in the corresponding mailbox in normal mail box mode. In FIFO mailbox mode, the IDE bit in the corresponding mailbox is used for mailboxes [0] to [55], the IDE bit in registers CiFIDCR0 and CiFIDCR1 is used for the receive FIFO, and the IDE bit in mailbox [56] is used for the transmit FIFO.
					11: Setting prohibited
0	MBM	0	R	W	CAN Mailbox Mode Select Bit*3
					When the MBM bit is "0" (normal mailbox mode), mailboxes [0] to [63] are configured as transmit or receive mailboxes. When the MBM bit is "1" (FIFO mailbox mode), mailboxes [0] to [55] are configured as transmit or receive mailboxes. Mailboxes [56] to [59] are configured as a transmit FIFO and mailboxes [60] to [63] as a receive FIFO.
					Transmit data is written into mailbox [56] (mailbox [56] is a window mailbox for the transmit FIFO).
					Receive data is read from mailbox [60] (mailbox [60] is a window mailbox for the receive FIFO).
					Table 26.4 lists the Mailbox Configuration.
					0: Normal mailbox mode
					1: FIFO mailbox mode

Notes: *1 Set the RBOC bit to "1" in bus-off state.

- *2 Bits RBOC and TSRC are automatically set back to "0" after being set to "1". It should be read as "0".
- *3 Write to bits BOM, MBM, IDFM, MLM, TPM, and TSPS in CAN reset mode.
- *4 When bits CANM and SLPM are changed, check the CiSTR register to ensure that the mode has been switched.
- *5 Write to the SLPM bit in CAN reset mode or CAN halt mode. When rewriting the SLPM bit, set only this bit to "0" or "1".
- *6 Set the TSRC bit to "1" in CAN operation mode.



Table 26.4 Mailbox Configuration

Mailbox	MBM Bit = "0" (Normal mailbox mode)	MBM Bit = "1" (FIFO mailbox mode)
Mailboxes [0] to [55]	Normal mailbox	Normal mailbox
Mailboxes [56] to [59]		Transmit FIFO
Mailboxes [60] to [63]		Receive FIFO


Notes: • Points 1 to 5 below should be considered when the MBM bit is set to "1".

- 1. Transmit FIFO is controlled by the CiTFCR register.
 - The CiMCTLj register of mailboxes [56] to [59] are disabled.
 - Registers CiMCTL56 to CiMCTL59 cannot be used.
- 2. Receive FIFO is controlled by the CiRFCR register.
 - The CiMCTLj register of mailboxes [60] to [63] are disabled.
 - Registers CiMCTL60 to CiMCTL63 cannot be used.
- 3. Refer to the CiMIER1 register about the FIFO interrupts.
- 4. The corresponding bits in the CiMKIVLR1 register for mailboxes [56] to [63] are disabled. Set 0 to these bits.
- 5. Transmit/receive FIFOs can be used for both data frames and remote frames.



26.3.2 CANi Clock Select Register (CiCLKR) (i = 0 to 4)

CANO Clock Select Register (COCLKR) CAN1 Clock Select Register (C1CLKR) CAN2 Clock Select Register (C2CLKR) CAN3 Clock Select Register (C3CLKR) CAN4 Clock Select Register (C4CLKR) <P4 address: location H'FFFF 6847> <P4 address: location H'FFFF 7847> <P4 address: location H'FFFF 8847> <P4 address: location H'FFFF 9847> <P4 address: location H'FFFF A847>



<After Reset: H'00>

		After			
Bit	Abbreviation	Reset	R	W	Description
7	_	0	0	0	Reserved Bit
					Should be written with "0".
6, 5	_	All 0	0	0	No Register Bit
					Should be written with "0" and read as "0".
4	_	0	?	0	Reserved Bit
					Should be written with "0" and read as undefined value.
3	_	0	0	0	Reserved Bit
					Should be written with "0".
2	_	0	0	0	No Register Bit
					Should be written with "0" and read as "0".
1	_	0	0	0	Reserved Bit
					Should be written with "0".
0	CCLKS	0	R	W	CAN Clock Source Select Bit*1*2
					When the CCLKS bit is set to "0", peripheral clock (Pck) generated by the PLL frequency synthesizer is used as the CAN clock source (fCAN). When the CCLKS bit is set to "1", the main clock directly input from the external EXTAL pin bypassing the PLL frequency synthesizer is used as fCAN.
					0: Peripheral clock (Pck)
					1: Main clock

Notes: *1 Write to the CCLKS bit in CAN reset mode.


^{*2} To set the CCLKS bit to "1", the frequency of the peripheral clock (Pck) should be equal to or higher than the frequency of the main clock.

26.3.3 CANi Bit Configuration Register (CiBCR) (i = 0 to 4)

Refer to section 26.5, CAN Communication Speed Configuration about bit timing configuration rule.

Set the CiBCR register before entering CAN halt mode from CAN reset mode or CAN operation mode from CAN reset mode. After the setting is made once, this register can be written to in CAN reset mode or CAN halt mode.

The CiBCR register consists of 24 bits. A 32-bit read/write access should be performed carefully not to rewrite the CiCLKR register.




<After Reset: H'000000>

		After			
Bit	Abbreviation	Reset	R	W	Description
31 to 28	TSEG1	All 0	R	W	Time Segment 1 Control Bits
					The TSEG1 bit is used to specify the total length of the propagation time segment (PROP_SEG) and phase buffer segment 1 (PHASE_SEG1) with the value of Tq.
					A value from 4 to 16 time quanta can be set.
					0000: Setting prohibited
					0001: Setting prohibited
					0010: Setting prohibited
					0011: 4 Tq
					0100: 5 Tq
					0101: 6 Tq
					0110: 7 Tq
					0111: 8 Tq
					1000: 9 Tq
					1001: 10 Tq
					1010: 11 Tq
					1011: 12 Tq
					1100: 13 Tq
					1101: 14 Tq
					1110: 15 Tq
					1111: 16 Tq
27	_	0	0	0	No Register Bit
					Should be written with "0" and read as "0".
26	_	0	0	0	Reserved Bit
					Should be written with "0".

R01UH0286EJ0110

		After			
Bit	Abbreviation	Reset	R	W	Description
25 to 16	BRP	All 0	R	W	Prescaler Division Ratio Set Bit
					The BRP bit is used to set the peripheral bus clock periods contained in a Time Quantum. If the setting value is P (0 to 1023), the baud rate prescaler divides fCAN by P \pm 1.
15, 14	_	All 0	0	0	No Register Bits
					Should be written with "0" and read as "0".
13, 12	SJW	All 0	R	W	Resynchronization Jump Width Control Bit
					The SJW bit is used to specify the resynchronization jump width with the value of Tq.
					A value from 1 to 4 time quanta can be set.
					Set the value smaller than or equal to that of the TSEG2 bit.
					00: 1 Tq
					01: 2 Tq
					10: 3 Tq
					11: 4 Tq
11	_	0	0	0	No Register Bit
					Should be written with "0" and read as "0".
10 to 8	TSEG2	All 0	R	W	Time Segment 2 Control Bit
					The TSEG2 bit is used to specify the length of phase buffer segment 2 (PHASE_SEG2) with the value of Tq.
					A value from 2 to 8 time quanta can be set.
					Set the value smaller than that of the TSEG1 bit.
					000: Setting prohibited
					001: 2 Tq
					010: 3 Tq
					011: 4 Tq
					100: 5 Tq
					101: 6 Tq
					110: 7 Tq
					111: 8 Tq






26.3.4 CANi Mask Register k (CiMKRk) (i = 0 to 4; k = 0 to 9)

For register configuration, refer to section 26.6, Mailbox and Mask Register Structure.

Refer to section 26.7, Acceptance Filtering and Masking Function about mask function in FIFO mailbox mode.

Write to registers CiMKR0 to CiMKR9 in CAN reset mode or CAN halt mode.



After Reset: Undefined Und

		After			
Bit	Abbreviation	Reset	R	W	Description
31 to 29	_	Undefined	0	0	The reset value is undefined. The write value should be "0".
					These bits are read as "0" after "0" is written to.
28 to 18	SID	Undefined	R	W	Standard ID Bit
					The SID bit is the filter mask bit corresponding to the CAN standard ID bit. The SID bit is used to receive both standard ID and extended ID messages.
					When the SID bit is set to "0", the corresponding SID bit is not compared for the received ID and the mailbox ID.
					When the SID bit is set to "1", corresponding SID bit compares received ID with mailbox ID.
					0: Corresponding SID bit is not compared
					1: Corresponding SID bit is compared
17 to 0	EID	Undefined	R	W	Extended ID Bit
					The EID bit is the filter mask bit for CAN extended ID bit.
					This bit is used to receive extended ID messages.
					When the EID bit is set to "0", corresponding EID bit does not compare received ID with mailbox ID.
					When the EID bit is set to "1", corresponding EID bit compares received ID with mailbox ID.
					0: Corresponding EID bit is not compared
					1: Corresponding EID bit is compared


26.3.5 CANi FIFO Received ID Compare Registers (CiFIDCR0 and CiFIDCR1) (i = 0 to 4)

Registers CiFIDCR0 and CiFIDCR1 are enabled when the MBM bit in the CiCTLR register is set to "1" (FIFO mailbox mode). Bits EID, SID, RTR, and IDE in registers CiMB60 to CiMB63 are disabled.

For register configuration, refer to section 26.6, Mailbox and Mask Register Structure.

Refer to section 26.7, Acceptance Filtering and Masking Function about the usage of these registers.

Write to registers CiFIDCR0 and CiFIDCR1 in CAN reset mode or CAN halt mode.



After Reset: Undefined Und

<After Reset: Undefined>

Bit	Abbreviation	After Reset	R	W	Description
31	IDE	Undefined	R	W	ID Extension Bit*1
					The IDE bit sets the ID format to standard ID or extended ID. The IDE bit is enabled when the IDFM bit in the CiCTLR register is "10" (mixed ID mode). When the IDFM bit is "10", the IDE bit specifies the following operation.
					 When both IDE bits in registers CiFIDCR0 and CiFIDCR1 are set to "0", only standard ID frames can be received.
					• When both IDE bits in registers CiFIDCR0 and CiFIDCR1 are set to "1", only extended ID frames can be received.
					 When the IDE bits in registers CiFIDCR0 and CiFIDCR1 are set to "0" or "1" individually, both standard ID and extended ID frames can be received.
					0: Standard ID
					1: Extended ID

R01UH0286EJ0110

Bit	Abbreviation	After Reset	R	w	Description
30	RTR	Undefined	R	W	Remote Transmission Request Bit
					The RTR bit sets the specified frames format of data frame or remote frames. The RTR bit specifies the following operation.
					• When both RTR bits in registers CiFIDCR0 and CiFIDCR1 are set to "0", only data frames can be received.
					• When both RTR bits in registers CiFIDCR0 and CiFIDCR1 are set to "1", only remote frames can be received.
					When the RTR bits in registers CiFIDCR0 and CiFIDCR1 are set to "0" or "1" individually, both data frames and remote frames can be
					received.
					0: Data frame
					1: Remote frame
29	_	Undefined	0	0	The reset value is undefined. The write value should be "0".
					This bit is read as "0" after "0" is written to.
28 to 18	SID	Undefined	R	W	Standard ID Bit
					The SID bit sets the standard ID of data frames and remote frames. The SID bit is used to receive both standard ID and extended ID messages.
					0: Corresponding SID bit is "0"
					1: Corresponding SID bit is "1"
17 to 0	EID	Undefined	R	W	Extended ID Bit
					The EID bit sets the extended ID of data frames and remote frames. The EID bit is used to receive extended ID messages.
					0: Corresponding EID bit is "0"
					1: Corresponding EID bit is "1"

Note: *1 When the IDFM bit is not "10", the IDE bit should be written with "0".

26.3.6 CANi Mask Invalid Registers (CiMKIVLR0 and CiMKIVLR1) (i = 0 to 4)

Each bit in registers CiMKIVLR0 and CiMKIVLR1 corresponds to a mailbox. The correspondence between the bits and mailboxes is as follows:

- Bit 0 in the CiMKIVLR0 register corresponds to mailbox 0 (MB0).
- Bit 31 in the CiMKIVLR0 register corresponds to mailbox 31 (MB31).
- Bit 0 in the CiMKIVLR1 register corresponds to mailbox 32 (MB32).
- Bit 31 in the CiMKIVLR1 register corresponds to mailbox 63 (MB63).

When each bit is "1", the acceptance mask for the mailbox corresponding to the bit number is disabled. In this case, a receiving message is stored into mailbox only its ID matches bits SID and EID in the CiMBj register.

Write to registers CiMKIVLR0 and CiMKIVLR1 either in CAN reset mode or CAN halt mode.

```
CAN0 Mas Invalid Register 1 (C0MKIVLR1)
                                                                                                                                                                                                                                                                                                               <P4 address: location H'FFFF 6428>
CAN1 Mas Invalid Register 1 (C1MKIVLR1)
                                                                                                                                                                                                                                                                                                               <P4 address: location H'FFFF 7428>
CAN2 Mas Invalid Register 1 (C2MKIVLR1)
                                                                                                                                                                                                                                                                                                               <P4 address: location H'FFFF 8428>
CAN3 Mas Invalid Register 1 (C3MKIVLR1)
                                                                                                                                                                                                                                                                                                               <P4 address: location H'FFFF 9428>
CAN4 Mas Invalid Register 1 (C4MKIVLR1)
                                                                                                                                                                                                                                                                                                              <P4 address: location H'FFFF A428>
                            Bit:
                                                 31
                                                                         30
                                                                                                 29
                                                                                                                        28
                                                                                                                                                                       26
                                                                                                                                                                                               25
                                                                                                                                                                                                                      24
                                                                                                                                                                                                                                                                     22
                                                                                                                                                                                                                                                                                            21
                                                                                                                                                                                                                                                                                                                    20
                                                                                                                                                                                                                                                                                                                                            19
                                                                                                                                                                                                                                                                                                                                                                   18
                                                                                                                                                                                                                                                                                                                                                                                          17
                                                                                                                                                                                                                                                                                                                                                                                                                 16
                                             MB63 MB62 MB61 MB60 MB59 MB58 MB57
                                                                                                                                                                                                               MB56 MB55 MB54 MB53 MB52 MB51 MB50 MB49 MB48
After Reset: Undefined Und
                            Bit:
                                              MB47
                                                                   MB46 MB45
                                                                                                                 | MB44 | MB43 | MB42 | MB41 | MB40 | MB39 | MB38 | MB37 | MB36 | MB35 | MB34 | MB33 | MB32
```

After Reset: Undefined Und

<After Reset: Undefined>

Bit	Abbreviation	After Reset	R	w	Description
31 to 0	MB63 to 32	Undefined	R	W	Bit 31 corresponds to mailbox 63 (MB63), and bit 0 corresponds to mailbox 32 (MB32)*1.
					0: Mask valid
					1: Mask invalid

Note: *1 In FIFO mailbox mode, write "0" to bits 24 to 31.

R01UH0286EJ0110

CAN0 Mas Ir CAN1 Mas Ir CAN2 Mas Ir CAN3 Mas Ir CAN4 Mas Ir	nvalid R nvalid R nvalid R	legister legister legister	0 (C1N 0 (C2N 0 (C3N	IKIVLR IKIVLR IKIVLR	(0) (0) (0)							<p4 ac<br=""><p4 ac<br=""><p4 ac<="" th=""><th>ddress: ddress: ddress:</th><th>locatio locatio locatio</th><th>n H'FFI n H'FFI n H'FFI</th><th>FF 6438 FF 7438 FF 8438 FF 9438 FF A438</th><th>> ></th></p4></p4></p4>	ddress: ddress: ddress:	locatio locatio locatio	n H'FFI n H'FFI n H'FFI	FF 6438 FF 7438 FF 8438 FF 9438 FF A438	> >
Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	MB31	MB30	MB29	MB28	MB27	MB26	MB25	MB24	MB23	MB22	MB21	MB20	MB19	MB18	MB17	MB16	
After Reset:	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	MB15	MB14	MB13	MB12	MB11	MB10	MB9	MB8	MB7	MB6	MB5	MB4	МВЗ	MB2	MB1	MB0	

After Reset: Undefined Und

Bit	Abbreviation	After Reset	R	w	Description
31 to 0	MB31 to 0	Undefined	R	W	Bit 31 corresponds to mailbox 31 (MB31), and bit 0 corresponds to mailbox 0 (MB0).
					0: Mask valid
					1: Mask invalid

26.3.7 CANi Mailbox Register j (CiMBj) (i = 0 to 4; j = 0 to 63)

Table 26.5 lists the CANi mailbox memory mapping and table 26.6 lists the CAN data frame construction.

The value after reset of CANi Mailbox is undefined.

Write to the CiMBj register only when the associated CiMCTLj register is "H00" and the corresponding mailbox is not processing an abort request.

Refer to table 26.5 for detailed addresses.

For register configuration, refer to section 26.6, Mailbox and Mask Register Structure.


Table 26.5 CANi Mailbox Memory Mapping (i = 0 to 4)

Address					Message Content
CAN0	CAN1	CAN2	CAN3	CAN4	Memory Mapping
H'FFFF 6000	H'FFFF 7000	H'FFFF 8000	H'FFFF 9000	H'FFFF A000	IDE,RTR,
+ 16 × j + 0	SID10 to SID6				
H'FFFF 6000	H'FFFF 7000	H'FFFF 8000	H'FFFF 9000	H'FFFF A000	SID5 to SID0,
+ 16 × j + 1	EID17, EID16				
H'FFFF 6000	H'FFFF 7000	H'FFFF 8000	H'FFFF 9000	H'FFFF A000	EID15 to EID8
+ 16 × j + 2					
H'FFFF 6000	H'FFFF 7000	H'FFFF 8000	H'FFFF 9000	H'FFFF A000	EID7 to EID0
+ 16 × j + 3					
H'FFFF 6000	H'FFFF 7000	H'FFFF 8000	H'FFFF 9000	H'FFFF A000	
+ 16 × j + 4					
H'FFFF 6000	H'FFFF 7000	H'FFFF 8000	H'FFFF 9000	H'FFFF A000	Data length code (DLC)
+ 16 × j + 5					
H'FFFF 6000	H'FFFF 7000	H'FFFF 8000	H'FFFF 9000	H'FFFF A000	Data byte 0
+ 16 × j + 6					
H'FFFF 6000	H'FFFF 7000	H'FFFF 8000	H'FFFF 9000	H'FFFF A000	Data byte 1
+ 16 × j + 7					
: H'FFFF 6000 + 16 × j + 13	: H'FFFF 7000 + 16 × j + 13	: H'FFFF 8000 + 16 × j + 13	: H'FFFF 9000 + 16 × j + 13	: H'FFFF A000 + 16 × j + 13	: Data byte 7
H'FFFF 6000	H'FFFF 7000	H'FFFF 8000	H'FFFF 9000	H'FFFF A000	Time stamp upper byte
+ 16 × j + 14					
H'FFFF 6000	H'FFFF 7000	H'FFFF 8000	H'FFFF 9000	H'FFFF A000	Time stamp lower byte
+ 16 × j + 15					

Table 26.6 CAN Data Frame Construction

SID10 to	SID5 to	EID17 to	EID15 to	EID7 to	DLC3 to	DATA0	DATA1	 DATA7
SID6	SID0	EID16	EID8	EID0	DLC0			

The previous value of each mailbox is retained unless a new message is received.



After Reset: Undefined Und

					<after reset:="" undefined=""></after>
		After			
Bit	Abbreviation	Reset	R	W	Description
31	IDE	Undefined	R	W	ID Extension Bit*1
					The IDE bit sets the ID format of standard IDs or extended IDs.
					The IDE bit is enabled when the IDFM bit in the CiCTLR register is "10" (mixed ID mode).
					When the IDFM bit is "10", the IDE bit specifies the following operation.
					Receive mailbox receives only ID format specified by the IDE bit.
					Transmit mailbox transmits with ID format specified by the IDE bit.
					 Receive FIFO mailbox receives messages with the standard ID, extended ID, or both IDs specified by the IDE bit in registers CiFIDCR0 and CiFIDCR1.
					 Transmit FIFO mailbox transmits messages with the standard ID or extended ID specified by the IDE bit in the relevant transmitting
					message.
					0: Standard ID 1: Extended ID
	DTD		_	147	
30	RTR	Undefined	н	VV	Remote Frame Request Bit
					The RTR bit sets the frame format of data frames or remote frames. This bit specifies the following operation:
					 Receive mailbox receives only frames with the format specified by the RTR bit.
					 Transmit mailbox transmits according to the frame format specified by the RTR bit.
					 Receive FIFO mailbox receives the data frame, remote frame, or both frames specified by the RTR bit in registers CiFIDCR0 and CiFIDCR1.
					 Transmit FIFO mailbox transmits the data frame or remote frame specified by the RTR bit in the relevant transmitting message. Data frame Remote frame

Bit	Abbreviation	After Reset	R	w	Description
29	_	Undefined	0	0	The reset value is undefined. The write value should be "0".
					This bit is read as "0" after "0" is written to.
28 to 18	SID	Undefined	R	W	Standard ID Bits
					The SID bit sets the standard ID of data frames and remote frames.
					The SID bit is used to transmit or receive both standard ID and extended ID messages.
					0: Corresponding SID bit is "0"
					1: Corresponding SID bit is "1"
17 to 0	EID	Undefined	R	W	Extended ID Bits*2
					The EID bit sets the extended ID of data frames and remote frames.
					The EID bit is used to transmit or receive extended ID messages.
					0: Corresponding EID bit is "0"
					1: Corresponding EID bit is "1"

Notes: *1 When the IDFM bit is not "10", it should be written with "0".

^{*2} If the mailbox has received a standard ID message, the EID bit in the mailbox is undefined.

[•] For register configuration, refer to section 26.6, Mailbox and Mask Register Structure.


CAN0 Mailbo CAN1 Mailbo CAN2 Mailbo CAN3 Mailbo CAN4 Mailbo	ox Regis ox Regis ox Regis	ster 0 to ster 0 to ster 0 to	63 (C 63 (C 63 (C	1MB0 t 2MB0 t 3MB0 t	o 63) o 63) o 63)			< < <	P4 add P4 add P4 add	ress: lo ress: lo ress: lo	cation I cation I cation I	d'FFFF d'FFFF d'FFFF	7000 t 8000 t 9000 t	o H'FFF o H'FFF o H'FFF	FF 63FF> FF 73FF> FF 83FF> FF 93FF>	
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														DI	_C	

After Reset: Undefined Und

<After Reset: Undefined>

		After			
Bit	Abbreviation	Reset	R	W	Description
15 to 4	_	Undefined	0	0	The reset value is undefined. The write value should be "0".
					These bits are read as "0" after "0" is written to.
3 to 0	DLC	Undefined	R	W	Data Length Code Bits*1
					The DLC is used to set the number of data bytes to be transmitted in a data frame. When data is requested using a remote frame, the number of data bytes to be requested is set.
					When a data frame is received, the number of received data bytes is stored. When a remote frame is received, the number of requested data bytes is stored.
					0000: Data length = 0 byte
					0001: Data length = 1 byte
					0010: Data length = 2 bytes
					0011: Data length = 3 bytes
					0100: Data length = 4 bytes
					0101: Data length = 5 bytes
					0110: Data length = 6 bytes
					0111: Data length = 7 bytes
					1xxx: Data length = 8 bytes
					Legend: x represents any value.

Notes: *1 If the mailbox has received a message with n bytes less than 8 bytes, the values of DATAn to DATA7 in the mailbox are undefined.



<After Reset: Undefined>

Bit	Abbreviation	After Reset	R	W	Description
7 to 0	DATA0 to 7	Undefined	R	W	Data Bytes 0 to 7*1*2
					DATA0 to DATA7 store the transmitted or received CAN message data. Transmission or reception starts from DATA0. The bit order on the CAN bus is MSB first, and transmission or reception starts from bit 7.

Notes: *1 If the mailbox has received a message with n bytes less than 8 bytes, the values of DATAn to DATA7 in the mailbox are undefined.

^{*2} If the mailbox has received a remote frame, the previous values of DATA0 to DATA7 in the mailbox are retained.

CAN1 Mailbo CAN2 Mailbo CAN3 Mailbo	CAN0 Mailbox Register 0 to 63 (C0MB0 to 63) CAN1 Mailbox Register 0 to 63 (C1MB0 to 63) CAN2 Mailbox Register 0 to 63 (C2MB0 to 63) CAN3 Mailbox Register 0 to 63 (C3MB0 to 63) CAN4 Mailbox Register 0 to 63 (C4MB0 to 63)											cation cation cation	H'FFFF H'FFFF H'FFFF	7000 t 8000 t 9000 t	o H'FF o H'FF o H'FF	FF 63FF FF 73FF FF 83FF FF 93FF FF A3FF	=> => =>
Bit:	15	14	13	12 T:	11 SH	10	9	7	6	5	4 TS	3 SL	2	1	0		

After Reset: Undefined Und

		After			
Bit	Abbreviation	Reset	R	W	Description
15 to 8	TSH	Undefined	R	W	Time Stamp Higher Byte
					TSL and TSH store the counter value of the time stamp when received messages are stored in the mailbox.
7 to 0	TSL	Undefined	R	W	Time Stamp Lower Byte
					TSL and TSH store the counter value of the time stamp when received messages are stored in the mailbox.

26.3.8 CANi Mailbox Interrupt Enable Registers (CiMIER0 and CiMIER1) (i = 0 to 4)

Interrupts can enabled individually for each mailbox.

In normal mailbox mode (all bits) and in FIFO mailbox mode (bits 23 to 0 in the CiMIER1 register and all bits in the CiMIER0 register), each bit corresponds to the mailbox with the related number. These bits enable or disable transmission/reception complete interrupts for the corresponding mailboxes.

- Bit 0 in the CiMIER0 register corresponds to mailbox 0 (MB0).
- Bit 31 in the CiMIER0 register corresponds to mailbox 31 (MB31).
- Bit 0 in the CiMIER1 register corresponds to mailbox 32 (MB32).
- Bit 31 in the CiMIER1 register corresponds to mailbox 63 (MB63).

In FIFO mailbox mode, bits 29, 28, 25, and 24 of the CiMIER1 register specify whether transmit/receive FIFO interrupts are enabled/disabled and timing when interrupt requests are generated.

Write to registers CiMIER0 and CiMIER1 only when the associated CiMCTLj register (i = 0 to 4) (j = 0 to 63) is "H'00" and the corresponding mailbox is not processing a transmission or reception abort request. In FIFO mailbox mode, change the bits in the CiMIER1 register for the associated FIFO only when:

- The TFE bit in the CiTFCR register is 0 and the TFEST bit is 1, and
- The RFE bit in the CiRFCR register is 0 and the RFEST bit is 1.

```
CANO Mailbox Interrupt Enable Register 1 (C0MIER1)
                                                                                                                                                                                                                                                                                                       <P4 address: location H'FFFF 642C>
CAN1 Mailbox Interrupt Enable Register 1 (C1MIER1)
                                                                                                                                                                                                                                                                                                       <P4 address: location H'FFFF 742C>
CAN2 Mailbox Interrupt Enable Register 1 (C2MIER1)
                                                                                                                                                                                                                                                                                                       <P4 address: location H'FFFF 842C>
CAN3 Mailbox Interrupt Enable Register 1 (C3MIER1)
                                                                                                                                                                                                                                                                                                       <P4 address: location H'FFFF 942C>
CAN4 Mailbox Interrupt Enable Register 1 (C4MIER1)
                                                                                                                                                                                                                                                                                                       <P4 address: location H'FFFF A42C>
                                                                                                                                                                                                                24
                                                31
                                                                                                                                                                  26
                                                                                                                                                                                                                                                                                     21
                           Bit:
                                           MB63
                                                                 MB62 MB61 MB60 MB59 MB58 MB57
                                                                                                                                                                                                           MB56 MB55
                                                                                                                                                                                                                                                        MB54 MB53 MB52 MB51 MB50 MB49 MB48
After Reset:
                                         Undefined Undefi
                                                                                               13
                                                                                                                                                                   10
                                           MB47
                                                                 MB46 MB45 MB44 MB43 MB42 MB41
                                                                                                                                                                                                           MB40 MB39 MB38 MB37
                                                                                                                                                                                                                                                                                                     MB36 MB35 MB34 MB33 MB32
```

After Reset: Undefined Und

• Normal mailbox mode

Bit Abbreviation Reset R W Description

31 to 0 MB63 to 32 Undefined R W Interrupt Enable Bits
Bit 31 corresponds to mailbox 63 (MB63), and bit 0 corresponds to mailbox 32 (MB32).
0: Interrupt disabled

1: Interrupt enabled



• FIFO mailbox mode (CiMIER1 only)

<After Reset: Undefined>

		After			
Bit	Abbreviation	Reset	R	W	Description
31, 30	MB63, 62	Undefined	0	0	Reserved Bits
					Should be written with "0".
29	MB61	Undefined	R	W	Receive FIFO Interrupt Generation Timing Control Bit*1
					Receive FIFO interrupt request is generated
					0: Every time reception is completed
					When receive FIFO becomes buffer warning by completion of reception
28	MB60	Undefined	R	W	Receive FIFO Interrupt Enable Bit
					0: Interrupt disabled
					1: Interrupt enabled
27, 26	MB59, 58	Undefined	0	0	Reserved Bits
					Should be written with "0".
25	MB57	Undefined	R	W	Transmit FIFO Interrupt Generation Timing Control Bit
					Transmit FIFO interrupt request is generated
					0: Every time transmission is completed
					When transmit FIFO becomes empty due to completion of transmission
24	MB56	Undefined	R	W	Transmit FIFO Interrupt Enable Bit
					0: Interrupt disabled
					1: Interrupt enabled
23 to 0	MB55 to 32	Undefined	R	W	Interrupt Enable Bits
					Bit 23 corresponds to mailbox 55 (MB55), and bit 0 corresponds to mailbox 32 (MB32).
					0: Interrupt disabled
					1: Interrupt enabled

Note: *1 No interrupt request is generated when the receive FIFO becomes buffer warning from full. "Buffer warning" indicates a state in which the third unread message is stored in the receive FIFO.



CAN0 Mailbox Interrupt Enable Register 0 (C0MIER0) <P4 address: location H'FFFF 643C> CAN1 Mailbox Interrupt Enable Register 0 (C1MIER0) <P4 address: location H'FFFF 743C> CAN2 Mailbox Interrupt Enable Register 0 (C2MIER0) <P4 address: location H'FFFF 843C> CAN3 Mailbox Interrupt Enable Register 0 (C3MIER0) <P4 address: location H'FFFF 943C> CAN4 Mailbox Interrupt Enable Register 0 (C4MIER0) <P4 address: location H'FFFF A43C> 31 29 28 26 22 20 30 27 25 24 23 21 19 18 17 16 | MB31 | MB30 | MB29 | MB28 | MB27 | MB26 | MB25 | MB24 | MB23 | MB22 | MB21 | MB20 | MB19 | MB18 | MB17 | MB16 After Reset: Undefined Und Bit: 15 14 13 12 11 10 9 8 7 6 5 3 2 0 MB15 MB14 MB13 MB12 MB11 MB10 MB9 MB8 MB7 MB6 MB5 MB4 MB3 MB2 MB1

After Reset: Undefined Und

		After			
Bit	Abbreviation	Reset	R	W	Description
31 to 0	MB31 to 0	Undefined	R	W	Interrupt Enable Bits
					Bit 31 corresponds to mailbox 31 (MB31), and bit 0 corresponds to mailbox 0 (MB0).
					0: Interrupt disabled
					1: Interrupt enabled

26.3.9 CANi Message Control Register j (CiMCTLj) (i = 0 to 4; j = 0 to 63)

Write to the CiMCTLj register in CAN operation mode or CAN halt mode.


Do not use registers CiMCTL56 to CiMCTL63 in FIFO mailbox mode.

CANO Message Control Register 0 to 63 (COMCTL0 to COMCTL63) CAN1 Message Control Register 0 to 63 (C1MCTL0 to C1MCTL63) CAN2 Message Control Register 0 to 63 (C2MCTL0 to C2MCTL63) CAN3 Message Control Register 0 to 63 (C3MCTL0 to C3MCTL63) CAN4 Message Control Register 0 to 63 (C4MCTL0 to C4MCTL63)


<P4 address: location H'FFFF 6800 to H'FFFF 683F> <P4 address: location H'FFFF 7800 to H'FFFF 783F> <P4 address: location H'FFFF 8800 to H'FFFF 883F> <P4 address: location H'FFFF 9800 to H'FFFF 983F> <P4 address: location H'FFFF A800 to H'FFFF A83F>

Registers CiMCTL32 to CiMCTL63


• Transmit mailbox setting enabled (When the TRMREQ bit is "1" and the RECREQ bit is "0")



• Receive mailbox setting enabled (When the TRMREQ bit is "0" and the RECREQ bit is "1")



Registers CiMCTL0 to CiMCTL31



<After Reset: H'00>

for transmission of a data frame or a remote frame. When TRMREQ bit is set to "0", the corresponding mailbox is not configured for transmission of a data frame or a remote frame. If the TRMREQ bit is changed from "1" to "0" to cancel the correspond transmission request, either the TRMABT or SENTDATA bit is set to "1" When setting the TRMREQ bit to "1", do not set the RECREQ bit to "1" To change the configuration of a mailbox from reception to transmission first abort the reception and then set bits NEWDATA and MSGLOST to "0" before changing to transmission O: Not configured for transmission O: Not Register Bit (Registers CIMCTL0 to CIMCTL31) Should be written with "0" and read as "0". RECREQ 0 R W Receive Mailbox Request Bit***2***** The RECREQ bit is set to "1", the corresponding mailbox is configured for reception of a data frame or a remote frame. When the RECREQ bit is set to "1", the corresponding mailbox is configured for reception of a data frame or a remote frame. When the RECREQ bit is set to "0", the corresponding mailbox is not configured for reception of a data frame or a remote frame. Due to hardware protection the RECREQ bit cannot be set to "0" by writing "0" by a program during the following period. Hardware protection is started From the acceptance filter procedure. (the beginning of CRC field) Hardware protection is released For the mailbox that is specified to receive the incoming messa after the received data is stored into the mailbox or a CAN bus error occurs. (i.e. a maximum period of hardware protection is f the beginning of CRC field to the end of the 7th bit of EOF.) For the other mailboxes, after the acceptance filter procedure. When setting the RECREQ bit to "1", do not set "1" to the TRMREQ bit To change the configuration of a mailbox from transmission to reception first abort the transmission and then set bits SENTDATA and TRMABT "0" before changing to reception. O: Not configured for reception	Bit	Abbreviation	After Reset	R	w	Description
When TRMREQ bit is set to "1", the corresponding mailbox is configure for transmission of a data frame or a remote frame. When TRMREQ bit is set to "0", the corresponding mailbox is not configured for transmission of a data frame or a remote frame. If the TRMREQ bit is changed from "1" to "0" to cancel the correspond transmission request, either the TRMABT or SENTDATA bit is set to "When setting the TRMREQ bit to "1", do not set the RECREQ bit to "1" To change the configuration of a mailbox from reception to transmission first abort the reception and then set bits NEWDATA and MSGLOST to "0" before changing to transmission O Not configured for transmission C Not configured for transmission RECREQ O R W Receive Mailbox Request Bit****** The RECREQ bit selects receive modes shown in table 26.11. When the RECREQ bit set to "1", the corresponding mailbox is configured for reception of a data frame or a remote frame. When the RECREQ bit is set to "0", the corresponding mailbox is configured for reception of a data frame or a remote frame. Due to hardware protection the RECREQ bit to set to "0" by writing "0" by a program during the following period. Hardware protection is started From the acceptance filter procedure. (the beginning of CRC field) Hardware protection is released For the mailbox that is specified to receive the incoming messa after the received data is stored into the mailbox or a CAN bus error occurs. (i.e. a maximum period of hardware protection is the beginning of CRC field) Hardware protection is released For the other mailbox stays after the acceptance filter procedure. If no mailbox is specified to receive the message, after the acceptance filter procedure. When setting the RECREQ bit to "1", do not set "1" to the TRMREQ bit To change the configuration of a mailbox from transmission to reception of "0" before changing to reception. O: Not configured for reception	7	TRMREQ	0	R	W	Transmit Mailbox Request Bit*2*4
for transmission of a data frame or a remote frame. When TRMREQ bit is set to "0", the corresponding mailbox is not configured for transmission of a data frame or a remote frame. If the TRMREQ bit is changed from "1" to "0" to cancel the correspond transmission request, either the TRMABT or SENTDATA bit is set to "1" When setting the TRMREQ bit to "1", do not set the RECREQ bit to "1" To change the configuration of a mailbox from reception to transmission first abort the reception and then set bits NEWDATA and MSGLOST to "0" before changing to transmission O: Not configured for transmission O: Not Register Bit (Registers CIMCTL0 to CIMCTL31) Should be written with "0" and read as "0". RECREQ 0 R W Receive Mailbox Request Bit***2***** The RECREQ bit is set to "1", the corresponding mailbox is configured for reception of a data frame or a remote frame. When the RECREQ bit is set to "1", the corresponding mailbox is configured for reception of a data frame or a remote frame. When the RECREQ bit is set to "0", the corresponding mailbox is not configured for reception of a data frame or a remote frame. Due to hardware protection the RECREQ bit cannot be set to "0" by writing "0" by a program during the following period. Hardware protection is started From the acceptance filter procedure. (the beginning of CRC field) Hardware protection is released For the mailbox that is specified to receive the incoming messa after the received data is stored into the mailbox or a CAN bus error occurs. (i.e. a maximum period of hardware protection is f the beginning of CRC field to the end of the 7th bit of EOF.) For the other mailboxes, after the acceptance filter procedure. When setting the RECREQ bit to "1", do not set "1" to the TRMREQ bit To change the configuration of a mailbox from transmission to reception first abort the transmission and then set bits SENTDATA and TRMABT "0" before changing to reception. O: Not configured for reception						The TRMREQ bit selects transmit modes shown in Table 26.11.
configured for transmission of a data frame or a remote frame. If the TRMREQ bit is changed from "1" to "0" to cancel the correspond transmission request, either the TRMAET or SENTDATA bit is set to "Vhen setting the TRMREQ bit to "1", do not set the RECREQ bit to "1". To change the configuration of a mailbox from reception to transmissio first abort the reception and then set bits NEWDATA and MSGLOST to "0" before changing to transmission. 0: Not configured for transmission 1: Configured for transmission No Register Bit (Registers CiMCTL0 to CiMCTL31) Should be written with "0" and read as "0". RECREQ 0 R W Receive Mailbox Request Bite*2**4** The RECREQ bit selects receive modes shown in table 26.11. When the RECREQ bit is set to "1", the corresponding mailbox is configured for reception of a data frame or a remote frame. When the RECREQ bit is set to "0", the corresponding mailbox is not configured for reception of a data frame or a remote frame. Due to hardware protection the RECREQ bit cannot be set to "0" by writing "0" by a program during the following period. Hardware protection is released From the acceptance filter procedure. (the beginning of CRC field) Hardware protection is released From the acceptance filter procedure into the mailbox or a CAN bus error occurs. (i.e. a maximum period of hardware protection is f the beginning of CRC field to the end of the 7th bit of EOF.) For the other mailboxes, after the acceptance filter procedure. If no mailbox is specified to receive the message, after the acceptance filter procedure. When setting the RECREQ bit to "1", do not set "1" to the TRMREQ bit or change the configuration of a mailbox from transmission to receptic first abort the transmission and then set bits SENTDATA and TRMABI" "0" before changing to reception. O: Not configured for reception						When TRMREQ bit is set to "1", the corresponding mailbox is configured for transmission of a data frame or a remote frame.
transmission request, either the TRMABT or SENTDATA bit is set to "When setting the TRMREC bit to "1", do not set the RECREC bit to "1" To change the configuration of a mailbox from reception to transmissios first abort the reception and then set bits NEWDATA and MSGLOST to "0" before changing to transmission. 0: Not configured for transmission						
To change the configuration of a mailbox from reception to transmission first abort the reception and then set bits NEWDATA and MSGLOST to "0" before changing to transmission. 0: Not configured for transmission 1: Configured for transmission 0: No Register Bit (Registers CiMCTL0 to CiMCTL31) Should be written with "0" and read as "0". RECREQ 0 R W Receive Mailbox Request Bit********* The RECREQ bit selects receive modes shown in table 26.11. When the RECREQ bit is set to "1", the corresponding mailbox is configured for reception of a data frame or a remote frame. When the RECREQ bit is set to "0", the corresponding mailbox is configured for reception of a data frame or a remote frame. Due to hardware protection the RECREQ bit cannot be set to "0" by writing "0" by a program during the following period. • Hardware protection is started From the acceptance filter procedure. (the beginning of CRC field) • Hardware protection is released — For the mailbox that is specified to receive the incoming messa after the received data is stored into the mailbox or a CAN bus error occurs. (i.e. a maximum period of hardware protection is f the beginning of CRC field to the end of the 7th bit of EOF.) — For the other mailboxes, after the acceptance filter procedure. — If no mailbox is specified to receive the message, after the acceptance filter procedure. When setting the RECREQ bit to "1", do not set "1" to the TRMREQ bit To change the configuration of a mailbox from transmission to receptic first abort the transmission and then set bits SENTDATA and TRMABT "0" before changing to reception. 0: Not configured for reception						If the TRMREQ bit is changed from "1" to "0" to cancel the corresponding transmission request, either the TRMABT or SENTDATA bit is set to "1".
first abort the reception and then set bits NEWDATA and MSGLOST to "0" before changing to transmission. 0: Not configured for transmission 1: Configured for transmission 1: Configured for transmission No Register Bit (Registers CIMCTL0 to CIMCTL31) Should be written with "0" and read as "0". RECREQ 0 R W Receive Mailbox Request Bit**2**4**** The RECREQ bit selects receive modes shown in table 26.11. When the RECREQ bit is set to "1", the corresponding mailbox is configured for reception of a data frame or a remote frame. When the RECREQ bit is set to "0", the corresponding mailbox is not configured for reception of a data frame or a remote frame. Due to hardware protection the RECREQ bit cannot be set to "0" by writing "0" by a program during the following period. Hardware protection is started From the acceptance filter procedure. (the beginning of CRC field) Hardware protection is released For the mailbox that is specified to receive the incoming messa after the received data is stored into the mailbox or a CAN bus error occurs. (i.e. a maximum period of hardware protection is f the beginning of CRC field to the end of the 7th bit of EOF.) For the other mailboxes, after the acceptance filter procedure. When setting the RECREQ bit to "1", do not set "1" to the TRMREQ bit To change the configuration of a mailbox from transmission to receptic first abort the transmission and then set bits SENTDATA and TRMABT "0" before changing to reception. 0: Not configured for reception						When setting the TRMREQ bit to "1", do not set the RECREQ bit to "1".
1: Configured for transmission						To change the configuration of a mailbox from reception to transmission, first abort the reception and then set bits NEWDATA and MSGLOST to "0" before changing to transmission.
						0: Not configured for transmission
Should be written with "0" and read as "0". RECREQ 0 R W Receive Mailbox Request Bit******** The RECREQ bit is selects receive modes shown in table 26.11. When the RECREQ bit is set to "1", the corresponding mailbox is configured for reception of a data frame or a remote frame. When the RECREQ bit is set to "0", the corresponding mailbox is not configured for reception of a data frame or a remote frame. Due to hardware protection the RECREQ bit cannot be set to "0" by writing "0" by a program during the following period. Hardware protection is started From the acceptance filter procedure. (the beginning of CRC field) Hardware protection is released For the mailbox that is specified to receive the incoming messa after the received data is stored into the mailbox or a CAN bus error occurs. (i.e. a maximum period of hardware protection is f the beginning of CRC field to the end of the 7th bit of EOF.) For the other mailboxes, after the acceptance filter procedure. If no mailbox is specified to receive the message, after the acceptance filter procedure. When setting the RECREQ bit to "1", do not set "1" to the TRMREQ bit To change the configuration of a mailbox from transmission to reception first abort the transmission and then set bits SENTDATA and TRMAB1 "0" before changing to reception. O: Not configured for reception						1: Configured for transmission
RECREQ 0 R W Receive Mailbox Request Bit***********************************		_	0	0	0	No Register Bit (Registers CiMCTL0 to CiMCTL31)
The RECREQ bit selects receive modes shown in table 26.11. When the RECREQ bit is set to "1", the corresponding mailbox is configured for reception of a data frame or a remote frame. When the RECREQ bit is set to "0", the corresponding mailbox is not configured for reception of a data frame or a remote frame. Due to hardware protection the RECREQ bit cannot be set to "0" by writing "0" by a program during the following period. • Hardware protection is started From the acceptance filter procedure. (the beginning of CRC field) • Hardware protection is released — For the mailbox that is specified to receive the incoming messa after the received data is stored into the mailbox or a CAN bus error occurs. (i.e. a maximum period of hardware protection is f the beginning of CRC field to the end of the 7th bit of EOF.) — For the other mailboxes, after the acceptance filter procedure. — If no mailbox is specified to receive the message, after the acceptance filter procedure. When setting the RECREQ bit to "1", do not set "1" to the TRMREQ bit To change the configuration of a mailbox from transmission to receptic first abort the transmission and then set bits SENTDATA and TRMABT "0" before changing to reception. 0: Not configured for reception						Should be written with "0" and read as "0".
When the RECREQ bit is set to "1", the corresponding mailbox is configured for reception of a data frame or a remote frame. When the RECREQ bit is set to "0", the corresponding mailbox is not configured for reception of a data frame or a remote frame. Due to hardware protection the RECREQ bit cannot be set to "0" by writing "0" by a program during the following period. • Hardware protection is started From the acceptance filter procedure. (the beginning of CRC field) • Hardware protection is released — For the mailbox that is specified to receive the incoming messa after the received data is stored into the mailbox or a CAN bus error occurs. (i.e. a maximum period of hardware protection is f the beginning of CRC field to the end of the 7th bit of EOF.) — For the other mailboxes, after the acceptance filter procedure. — If no mailbox is specified to receive the message, after the acceptance filter procedure. When setting the RECREQ bit to "1", do not set "1" to the TRMREQ bit to change the configuration of a mailbox from transmission to reception first abort the transmission and then set bits SENTDATA and TRMABT" "0" before changing to reception. 0: Not configured for reception	6	RECREQ	0	R	W	Receive Mailbox Request Bit*2*4*5
configured for reception of a data frame or a remote frame. When the RECREQ bit is set to "0", the corresponding mailbox is not configured for reception of a data frame or a remote frame. Due to hardware protection the RECREQ bit cannot be set to "0" by writing "0" by a program during the following period. • Hardware protection is started From the acceptance filter procedure. (the beginning of CRC field) • Hardware protection is released — For the mailbox that is specified to receive the incoming messa after the received data is stored into the mailbox or a CAN bus error occurs. (i.e. a maximum period of hardware protection is f the beginning of CRC field to the end of the 7th bit of EOF.) — For the other mailboxes, after the acceptance filter procedure. — If no mailbox is specified to receive the message, after the acceptance filter procedure. When setting the RECREQ bit to "1", do not set "1" to the TRMREQ bit to change the configuration of a mailbox from transmission to reception first abort the transmission and then set bits SENTDATA and TRMABTOR before changing to reception. 0: Not configured for reception						The RECREQ bit selects receive modes shown in table 26.11.
configured for reception of a data frame or a remote frame. Due to hardware protection the RECREQ bit cannot be set to "0" by writing "0" by a program during the following period. • Hardware protection is started From the acceptance filter procedure. (the beginning of CRC field) • Hardware protection is released — For the mailbox that is specified to receive the incoming messa after the received data is stored into the mailbox or a CAN bus error occurs. (i.e. a maximum period of hardware protection is f the beginning of CRC field to the end of the 7th bit of EOF.) — For the other mailboxes, after the acceptance filter procedure. — If no mailbox is specified to receive the message, after the acceptance filter procedure. When setting the RECREQ bit to "1", do not set "1" to the TRMREQ bit To change the configuration of a mailbox from transmission to reception first abort the transmission and then set bits SENTDATA and TRMABT "0" before changing to reception. 0: Not configured for reception						·
 writing "0" by a program during the following period. Hardware protection is started From the acceptance filter procedure. (the beginning of CRC field) Hardware protection is released — For the mailbox that is specified to receive the incoming messa after the received data is stored into the mailbox or a CAN bus error occurs. (i.e. a maximum period of hardware protection is f the beginning of CRC field to the end of the 7th bit of EOF.) — For the other mailboxes, after the acceptance filter procedure. — If no mailbox is specified to receive the message, after the acceptance filter procedure. When setting the RECREQ bit to "1", do not set "1" to the TRMREQ bi To change the configuration of a mailbox from transmission to reception first abort the transmission and then set bits SENTDATA and TRMABT "0" before changing to reception. 0: Not configured for reception 						
From the acceptance filter procedure. (the beginning of CRC field) • Hardware protection is released — For the mailbox that is specified to receive the incoming messa after the received data is stored into the mailbox or a CAN bus error occurs. (i.e. a maximum period of hardware protection is f the beginning of CRC field to the end of the 7th bit of EOF.) — For the other mailboxes, after the acceptance filter procedure. — If no mailbox is specified to receive the message, after the acceptance filter procedure. When setting the RECREQ bit to "1", do not set "1" to the TRMREQ bi To change the configuration of a mailbox from transmission to reception first abort the transmission and then set bits SENTDATA and TRMABT "0" before changing to reception. 0: Not configured for reception						
 Hardware protection is released For the mailbox that is specified to receive the incoming messar after the received data is stored into the mailbox or a CAN bus error occurs. (i.e. a maximum period of hardware protection is for the beginning of CRC field to the end of the 7th bit of EOF.) For the other mailboxes, after the acceptance filter procedure. If no mailbox is specified to receive the message, after the acceptance filter procedure. When setting the RECREQ bit to "1", do not set "1" to the TRMREQ bit To change the configuration of a mailbox from transmission to reception first abort the transmission and then set bits SENTDATA and TRMABT "0" before changing to reception. O: Not configured for reception 						Hardware protection is started
 For the mailbox that is specified to receive the incoming messare after the received data is stored into the mailbox or a CAN bustown error occurs. (i.e. a maximum period of hardware protection is for the beginning of CRC field to the end of the 7th bit of EOF.) For the other mailboxes, after the acceptance filter procedure. If no mailbox is specified to receive the message, after the acceptance filter procedure. When setting the RECREQ bit to "1", do not set "1" to the TRMREQ bit To change the configuration of a mailbox from transmission to reception first abort the transmission and then set bits SENTDATA and TRMABT "0" before changing to reception. O: Not configured for reception 						From the acceptance filter procedure. (the beginning of CRC field)
after the received data is stored into the mailbox or a CAN bus error occurs. (i.e. a maximum period of hardware protection is f the beginning of CRC field to the end of the 7th bit of EOF.) — For the other mailboxes, after the acceptance filter procedure. — If no mailbox is specified to receive the message, after the acceptance filter procedure. When setting the RECREQ bit to "1", do not set "1" to the TRMREQ bit To change the configuration of a mailbox from transmission to reception first abort the transmission and then set bits SENTDATA and TRMABT "0" before changing to reception. 0: Not configured for reception						Hardware protection is released
 If no mailbox is specified to receive the message, after the acceptance filter procedure. When setting the RECREQ bit to "1", do not set "1" to the TRMREQ bit to change the configuration of a mailbox from transmission to reception first abort the transmission and then set bits SENTDATA and TRMABT "0" before changing to reception. Not configured for reception 						error occurs. (i.e. a maximum period of hardware protection is from
acceptance filter procedure. When setting the RECREQ bit to "1", do not set "1" to the TRMREQ bit to change the configuration of a mailbox from transmission to reception first abort the transmission and then set bits SENTDATA and TRMABT "0" before changing to reception. O: Not configured for reception						 For the other mailboxes, after the acceptance filter procedure.
When setting the RECREQ bit to "1", do not set "1" to the TRMREQ bit To change the configuration of a mailbox from transmission to reception first abort the transmission and then set bits SENTDATA and TRMABT "0" before changing to reception. 0: Not configured for reception						 If no mailbox is specified to receive the message, after the
To change the configuration of a mailbox from transmission to reception first abort the transmission and then set bits SENTDATA and TRMABT "0" before changing to reception. O: Not configured for reception						acceptance filter procedure.
first abort the transmission and then set bits SENTDATA and TRMABT "0" before changing to reception. 0: Not configured for reception						When setting the RECREQ bit to "1", do not set "1" to the TRMREQ bit.
						To change the configuration of a mailbox from transmission to reception, first abort the transmission and then set bits SENTDATA and TRMABT to "0" before changing to reception.
1: Configured for reception						0: Not configured for reception
						1: Configured for reception

Bit	Abbreviation	After Reset	R	w	Description
5	_	0	0	0	No Register Bit
					Should be written with "0" and read as "0".
4	ONESHOT	0	R	W	One-shot Enable Bit*3
					The ONESHOT bit can be used in the following two ways, receive mode and transmit mode:
					One-Shot Receive Mode
					When the ONESHOT bit is set to "1" in receive mode (RECREQ bit = "1" and TRMREQ bit = "0"), the mailbox receives a message only one time. The mailbox does not behave as a receive mailbox after having received a message one time. The behavior of bits NEWDATA and INVALDATA is the same as in normal reception mode. In one-shot receive mode, the MSGLOST bit is not set to "1". To set the ONESHOT bit to "0", first write "0" to the RECREQ bit and ensure that it has been set to "0".
					One-Shot Transmit Mode
					When the ONESHOT bit is set to "1" in transmit mode (RECREQ bit = "0" and TRMREQ bit = "1"), the CAN module transmits a message only one time.
					The CAN module does not transmit the message again if a CAN bus error or CAN bus arbitration lost occurs. When transmission is completed, the SENTDATA bit is set to "1". If transmission is not completed due to a CAN bus error or CAN bus arbitration lost, the TRMABT bit is set to "1".
					Set the ONESHOT bit to "0" after the SENTDATA or TRMABT bit is set to "1".
					0: One-shot reception or one-shot transmission disabled
					1: One-shot reception or one-shot transmission enabled
	_	0	0	0	No Register Bit (Registers CiMCTL0 to CiMCTL31)
					Should be written with "0" and read as "0".
3		0	0	0	No Register Bit
					Should be written with "0" and read as "0".

2 T	RMABT	0	R		
			п	W	Transmission Abort Complete Flag (Transmit mailbox setting enabled)* ¹ * ² The TRMABT bit is set to "1" in the following cases:
					• Following a transmission abort request, when the transmission abort is completed before starting transmission.
					 Following a transmission abort request, when the CAN module detects CAN bus arbitration lost or a CAN bus error.
					• In one-shot transmission mode (RECREQ bit = "0", TRMREQ bit = "1", and ONESHOT bit = "1"), when the CAN module detects CAN bus arbitration lost or a CAN bus error.
					The TRMABT bit is not set to "1" when data transmission is completed. In this case, the SENTDATA bit is set to "1".
					The TRMABT bit is set to "0" by writing "0" by a program.
					Transmission has started, transmission abort failed because transmission is completed, or transmission abort is not requested
					1: Transmission abort is completed
M	ISGLOST	0	R	W	Message Lost Flag (Receive mailbox setting enabled)*1*2
					The MSGLOST bit is set to "1" when the mailbox is overwritten or overrun by a new received message while the NEWDATA bit is "1". The MSGLOST bit is set to "1" at the end of the 6th bit of EOF. The MSGLOST bit is set to "0" by writing "0" by a program.
					In both overwrite and overrun modes, the MSGLOST bit is not set to "0" by writing "0" by a program during the 5 peripheral clock (Pck) cycles following the 6th bit of EOF.
					0: Message is not overwritten or overrun
					1: Message is overwritten or overrun
1 T	RMACTIVE	0	R	0	Transmission-in-Progress Status Flag (Transmit mailbox setting enabled)
					The TRMACTIVE bit is set to "1" when the corresponding mailbox of the CAN module begins transmitting a message.
					The TRMACTIVE is set to "0" when the CAN module has lost CAN bus arbitration, a CAN bus error occurs, or data transmission is completed.
					0: Transmission is pending or transmission is not requested
					From acceptance of transmission request to completion of transmission, or error/arbitration lost
IN	NVALDATA	0	R	0	Reception-in-Progress Status Flag (Receive mailbox setting enabled)
					After the completion of a message reception, the INVALDATA bit is set to "1" while the received message is being updated into the corresponding mailbox.
					The INVALDATA bit is set to "0" immediately after the message has been stored. If the mailbox is read while the INVALDATA bit is "1", the data is undefined.
					0: Message valid
					1: Message being updated



		After			
Bit	Abbreviation	Reset	R	W	Description
0	SENTDATA	0	R	W	Transmission Complete Flag (Transmit mailbox setting enabled)*1*2
					The SENTDATA bit is set to "1" when data transmission from the corresponding mailbox is completed.
					The SENTDATA bit is set to "0" by writing "0" by a program.
					To set the SENTDATA bit to "0", first set the TRMREQ bit to "0".
					Bits SENTDATA and TRMREQ cannot be set to "0" simultaneously.
					To transmit a new message from the corresponding mailbox, set the SENTDATA bit to "0".
					0: Transmission is not completed (pending)
					1: Transmission is completed (success)
	NEWDATA	0	R	W	Reception Complete Flag (Receive mailbox setting enabled)*1*2
					The NEWDATA bit is set to "1 when a new message is being stored or has been stored to the mailbox. The timing for setting this bit to "1" is simultaneous with the INVALDATA bit.
					The NEWDATA bit is set to "0" by writing "0" by a program.
					The NEWDATA bit is not set to "0" by writing "0" by a program while the related INVALDATA bit is "1".
					0: No data has been received or "0" is written to the NEWDATA bit
					1: A new message is being stored or has been stored to the mailbox

Notes: *1 Write "0" only. Writing "1" has no effect.

- *2 When writing "0" to bits NEWDATA, SENTDATA, MSGLOST, TRMABT, RECREQ, and TRMREQ by a program, use the MOV instruction to ensure that only the specified bit is set to "0" and the other bits are set to "1".
- *3 To enter one-shot receive mode, write "1" to the ONESHOT bit at the same time as setting the RECREQ bit to "1".

To exit one-shot receive mode, write "0" to the ONESHOT bit after writing "0" to the RECREQ bit and confirming it has been set to "0".

To enter one-shot transmit mode, write "1" to the ONESHOT bit at the same time as setting the TRMREQ bit to "1".

To exit one-shot transmit mode, write "0" to the ONESHOT bit after the message has been transmitted or aborted.

- *4 Do not set both the RECREQ and TRMREQ bits to "1".
- *5 When setting the RECREQ bit to "0", set bits MSGLOST, NEWDATA, RECREQ to "0" simultaneously.



26.3.10 CANi Receive FIFO Control Register (CiRFCR) (i = 0 to 4)

Write to the CiRFCR registers in CAN operation mode or CAN halt mode.

0


CAN0 Receive FIFO Control Register (C0RFCR) CAN1 Receive FIFO Control Register (C1RFCR)
CAN2 Receive FIFO Control Register (C2RFCR) CAN3 Receive FIFO Control Register (C3RFCR) CAN4 Receive FIFO Control Register (C4RFCR) 0 RFEST RFWST RFFST RFMLF RFUST RFE After Reset: 0 0 0 0 0

<P4 address: location H'FFFF 6848> <P4 address: location H'FFFF 7848> <P4 address: location H'FFFF 8848> <P4 address: location H'FFFF 9848> <P4 address: location H'FFFF A848>

<After Reset: H'80>

Bit	Abbreviation	After Reset	R	w	Description
		neset			Description
7	RFEST	1	R	0	Receive FIFO Empty Status Flag
					The RFEST bit is set to "1" (no unread message in receive FIFO) when the number of unread messages in the receive FIFO is "0". The RFEST bit is set to "1" when the RFE bit is set to "0". The RFEST bit is set to "0" (unread message in receive FIFO) when the number of unread messages in the receive FIFO is one or more.
					0: Unread message in receive FIFO
					1: No unread message in receive FIFO
6	RFWST	0	R	0	Receive FIFO Buffer Warning Status Flag
					The RFWST bit is set to "1" (receive FIFO is buffer warning) when the number of unread messages in the receive FIFO is 3. The RFWST bit is "0" (receive FIFO is not buffer warning) when the number of unread messages in the receive FIFO is less than 3 or equal to 4. The RFWST bit is set to "0" when the RFE bit is "0".
					0: Receive FIFO is not buffer warning
					1: Receive FIFO is buffer warning (3 unread messages)
5	RFFST	0	R	0	Receive FIFO Full Status Flag
					The RFFST bit is set to "1" (receive FIFO is full) when the number of unread messages in the receive FIFO is 4. The RFFST bit is "0" (receive FIFO is not full) when the number of unread messages in the receive FIFO is less than 4. The RFFST bit is set to "0" when the RFE bit is "0".
					0: Receive FIFO is not full
					1: Receive FIFO full (4 unread messages)

Bit	Abbreviation	After Reset	R	w	Description
4	RFMLF	0	R	0	Receive FIFO Message Lost Flag
					The RFMLF bit is set to "1" (receive FIFO message lost has occurred) when the receive FIFO receives a new message while the receive FIFO is full. The timing for setting this bit to "1" is at the end of the 6th bit of EOF.
					The RFMLF bit is set to "0" by writing "0" by a program (writing "1" has no effect). In both overwrite and overrun modes, the RFMLF bit cannot be set to "0" (receive FIFO message lost has not occurred) by writing "0" by a program due to hardware protection during the five cycles of peripheral clock (Pck) following the 6th bit of EOF, if the receive FIFO is full and determined to receive the message.
					0: No receive FIFO message lost has occurred
					1: Receive FIFO message lost has occurred
3 to 1	RFUST	All 0	R	0	Receive FIFO Unread Message Number Status Flag
					The RFUST bit indicates the number of unread messages in the receive FIFO.
					The value of the RFUST bit is initialized to "000" when the RFE bit is set to "0".
					000: No unread message
					001: 1 unread message
					010: 2 unread messages
					011: 3 unread messages
					100: 4 unread messages
					101: Reserved
					110: Reserved
					111: Reserved
0	RFE	0	R	W	Receive FIFO Enable Bit
					When the RFE bit is set to "1", the receive FIFO is enabled.
					When this bit is set to "0", the receive FIFO is disabled for reception and becomes empty (RFEST bit = "1"). Write "0" to RFMLF and RFE bits respectively.
					Do not set this bit to "1" in normal mailbox mode (MBM bit in the CiCTLR register = "0").
					Due to hardware protection, the RFE bit is not set to "0" by writing "0" by a program during the following period:
					The hardware protection is started
					 From the acceptance filter procedure (the beginning of CRC field)
					The hardware protection is released
					 If the receive FIFO is specified to receive the incoming message, after the received data is stored into the receive FIFO or a CAN bus error occurs. (i.e. maximum period of hardware protection is from the beginning of CRC field to the end of 7th bit of EOF.)
					 If the receive FIFO is not specified to receive the message, after the acceptance filter procedure.
					0: Receive FIFO disabled
					1: Receive FIFO enabled






Figure 26.2 shows the receive FIFO mailbox operation.


Figure 26.2 Receive FIFO Mailbox Operation (Bits 29 and 28 in CiMIER1 Register = "01" and "11") (i = 0 to 4)

26.3.11 CANi Receive FIFO Pointer Control Register (CiRFPCR) (i = 0 to 4)

When the receive FIFO is not empty, write "H'FF" to the CiRFPCR register by a program to increment the CPU-side pointer for the receive FIFO to the next mailbox location.

Do not write to the CiRFPCR register when the RFE bit in the CiRFCR register is "0" (receive FIFO disabled).

Both the CAN-side pointer and the CPU-side pointer are incremented when a new message is received while the RFFST bit is "1" (receive FIFO is full) in overwrite mode. When the RFMLF bit is "1" in this condition, the CPU-side pointer cannot be incremented by writing to the CiRFPCR register by a program.




Bit	Abbreviation	After Reset	R	W	Description
7 to 0	CiRFPCR	Undefined	R	W	The CPU-side pointer for the receive FIFO is incremented by writing "H'FF"

26.3.12 CANi Transmit FIFO Control Register (CiTFCR) (i = 0 to 4)

Write to the CiTFCR register in CAN operation mode or CAN halt mode.

CANO Transmit FIFO Control Register (COTFCR)
CAN1 Transmit FIFO Control Register (C1TFCR)
CAN2 Transmit FIFO Control Register (C2TFCR)
CAN3 Transmit FIFO Control Register (C3TFCR)
CAN4 Transmit FIFO Control Register (C4TFCR)

<P4 address: location H'FFFF 684A> <P4 address: location H'FFFF 784A> <P4 address: location H'FFFF 884A> <P4 address: location H'FFFF 984A> <P4 address: location H'FFFF A84A>



After

<After Reset: H'80>

Bit	Abbreviation	Reset	R	W	Description
7	TFEST	1	R	0	Transmit FIFO Empty Status Bit
					The TFEST bit is set to "1" (no message in transmit FIFO) when the number of unsent messages in the transmit FIFO is "0". The TFEST bit is set to "1" when transmission from the transmit FIFO has been aborted.
					The TFEST bit is set to "0" (message in transmit FIFO) when the number of unsent messages in the transmit FIFO is not "0".
					0: Unsent message in transmit FIFO
					1: No unsent message in transmit FIFO
6	TFFST	0	R	0	Transmit FIFO Full Status Bit
					The TFFST bit is set to "1" (transmit FIFO is full) when the number of unsent messages in the transmit FIFO is 4. The TFFST bit is set to "0" (transmit FIFO is not full) when the number of unsent messages in the transmit FIFO is less than 4. The TFFST bit is set to "0" when transmission from the transmit FIFO has been aborted.
					0: Transmit FIFO is not full
					1: Transmit FIFO is full (4 unsent messages)
5	_	0	?	0	Reserved Bit
					Should be written with "0" and read as undefined value.
4	_	0	0	0	No Register Bit
					Should be written with "0" and read as "0".

TFUST All 0 R 0 Transmit FIFO Unsent Message Number Status Bit The TFUST bit indicates the number of unsent messages in the transmit FIFO. After the TFE bit is set to "0", the value of the TFUST bit is initialized to "000" when transmission abort or transmission is completed. 000: No unsent message 001: 1 unsent message 010: 2 unsent messages 100: 4 unsent messages 101: Reserved 110: Reserved 111: Reserved 111: Reserved 111: Reserved 111: Reserved 112: When the TFE bit is set to "1", the transmit FIFO is enabled. When the TFE bit is set to "0", the transmit FIFO are lost as described below: • If a message from the transmit FIFO is not scheduled for the next transmission or during transmission. • Following the completion of transmission, a CAN bus error, CAN bus arbitration lost, or entry to CAN halt mode if a message from the transmit FIFO is scheduled for the next transmit FIFO is scheduled for the next transmission. Before setting the TFE bit to set to "1" again, ensure that the TFEST bit has been set to "1". After setting the TFE bit to "1", write transmit data into the CiMB56 register. Do not set the TFE bit to "1" in normal mailbox mode (MBM bit in the CiCTLR register = "0"). 0: Transmit FIFO disabled 1: Transmit FIFO enabled	Bit	Abbreviation	After Reset	R	w	Description
FIFO. After the TFE bit is set to "0", the value of the TFUST bit is initialized to "000" when transmission abort or transmission is completed. 000: No unsent message 001: 1 unsent message 001: 2 unsent messages 010: 2 unsent messages 100: 4 unsent messages 100: 4 unsent messages 101: Reserved 110: Reserved 111: Reserved 111: Reserved 0 TFE 0 R W Transmit FIFO Enable Bit When the TFE bit is set to "1", the transmit FIFO is enabled. When the TFE bit is set to "0", the transmit FIFO are lost as described below: • If a message from the transmit FIFO is not scheduled for the next transmission or during transmission. • Following the completion of transmission, a CAN bus error, CAN bus arbitration lost, or entry to CAN halt mode if a message from the transmit FIFO is scheduled for the next transmission. Before setting the TFE bit to set to "1" again, ensure that the TFEST bit has been set to "1". After setting the TFE bit to "1", write transmit data into the CiMB56 register. Do not set the TFE bit to "1" in normal mailbox mode (MBM bit in the CiCTLR register = "0"). 0: Transmit FIFO disabled	3 to 1	TFUST	All 0	R	0	Transmit FIFO Unsent Message Number Status Bit
"000" when transmission abort or transmission is completed. 000: No unsent message 001: 1 unsent message 010: 2 unsent messages 011: 3 unsent messages 100: 4 unsent messages 101: Reserved 110: Reserved 111: Reserved 111: Reserved 111: Reserved 111: Reserved 0 TFE OR W Transmit FIFO Enable Bit When the TFE bit is set to "1", the transmit FIFO is enabled. When the TFE bit is set to "0", the transmit FIFO becomes empty (TFEST bit = "1") and then unsent messages from the transmit FIFO are lost as described below: If a message from the transmit FIFO is not scheduled for the next transmission or during transmission. Following the completion of transmission, a CAN bus error, CAN bus arbitration lost, or entry to CAN halt mode if a message from the transmit FIFO is scheduled for the next transmission or already during transmission. Before setting the TFE bit to set to "1" again, ensure that the TFEST bit has been set to "1". After setting the TFE bit to "1", write transmit data into the CiMB56 register. Do not set the TFE bit to "1" in normal mailbox mode (MBM bit in the CiCTLR register = "0"). 0: Transmit FIFO disabled						
001: 1 unsent message 010: 2 unsent messages 011: 3 unsent messages 100: 4 unsent messages 100: 4 unsent messages 101: Reserved 110: Reserved 111: Reserved 111: Reserved 111: Reserved 0 TFE 0 R W Transmit FIFO Enable Bit When the TFE bit is set to "1", the transmit FIFO is enabled. When the TFE bit is set to "0", the transmit FIFO becomes empty (TFEST bit = "1") and then unsent messages from the transmit FIFO are lost as described below: • If a message from the transmission. • Following the completion of transmission, a CAN bus error, CAN bus arbitration lost, or entry to CAN halt mode if a message from the transmit FIFO is scheduled for the next transmission. Before setting the TFE bit to set to "1" again, ensure that the TFEST bit has been set to "1". After setting the TFE bit to "1", write transmit data into the CiMB56 register. Do not set the TFE bit to "1" in normal mailbox mode (MBM bit in the CiCTLR register = "0"). 0: Transmit FIFO disabled						
010: 2 unsent messages 011: 3 unsent messages 100: 4 unsent messages 100: 4 unsent messages 101: Reserved 110: Reserved 111: Reserved 0 TFE 0 R W Transmit FIFO Enable Bit When the TFE bit is set to "1", the transmit FIFO is enabled. When the TFE bit is set to "0", the transmit FIFO becomes empty (TFEST bit = "1") and then unsent messages from the transmit FIFO are lost as described below: • If a message from the transmit FIFO is not scheduled for the next transmission or during transmission. • Following the completion of transmission, a CAN bus error, CAN bus arbitration lost, or entry to CAN halt mode if a message from the transmit FIFO is scheduled for the next transmission or already during transmission. Before setting the TFE bit to set to "1" again, ensure that the TFEST bit has been set to "1". After setting the TFE bit to "1", write transmit data into the CiMB56 register. Do not set the TFE bit to "1" in normal mailbox mode (MBM bit in the CiCTLR register = "0"). 0: Transmit FIFO disabled						000: No unsent message
011: 3 unsent messages 100: 4 unsent messages 101: Reserved 110: Reserved 111: Reserved 0 TFE 0 R W Transmit FIFO Enable Bit When the TFE bit is set to "1", the transmit FIFO is enabled. When the TFE bit is set to "0", the transmit FIFO becomes empty (TFEST bit = "1") and then unsent messages from the transmit FIFO are lost as described below: • If a message from the transmit FIFO is not scheduled for the next transmission or during transmission. • Following the completion of transmission, a CAN bus error, CAN bus arbitration lost, or entry to CAN halt mode if a message from the transmit FIFO is scheduled for the next transmission or already during transmission. Before setting the TFE bit to set to "1" again, ensure that the TFEST bit has been set to "1". After setting the TFE bit to "1", write transmit data into the CiMB56 register. Do not set the TFE bit to "1" in normal mailbox mode (MBM bit in the CiCTLR register = "0"). 0: Transmit FIFO disabled						001: 1 unsent message
100: 4 unsent messages 101: Reserved 110: Reserved 111: Reserved 0 TFE 0 R W Transmit FIFO Enable Bit When the TFE bit is set to "1", the transmit FIFO is enabled. When the TFE bit is set to "0", the transmit FIFO becomes empty (TFEST bit = "1") and then unsent messages from the transmit FIFO are lost as described below: • If a message from the transmit FIFO is not scheduled for the next transmission or during transmission. • Following the completion of transmission, a CAN bus error, CAN bus arbitration lost, or entry to CAN halt mode if a message from the transmit FIFO is scheduled for the next transmission or already during transmission. Before setting the TFE bit to set to "1" again, ensure that the TFEST bit has been set to "1". After setting the TFE bit to "1", write transmit data into the CiMB56 register. Do not set the TFE bit to "1" in normal mailbox mode (MBM bit in the CiCTLR register = "0"). 0: Transmit FIFO disabled						010: 2 unsent messages
101: Reserved 110: Reserved 111: Reserved 0 TFE 0 R W Transmit FIFO Enable Bit When the TFE bit is set to "1", the transmit FIFO is enabled. When the TFE bit is set to "0", the transmit FIFO becomes empty (TFEST bit = "1") and then unsent messages from the transmit FIFO are lost as described below: • If a message from the transmit FIFO is not scheduled for the next transmission or during transmission. • Following the completion of transmission, a CAN bus error, CAN bus arbitration lost, or entry to CAN halt mode if a message from the transmit FIFO is scheduled for the next transmission or already during transmission. Before setting the TFE bit to set to "1" again, ensure that the TFEST bit has been set to "1". After setting the TFE bit to "1", write transmit data into the CiMB56 register. Do not set the TFE bit to "1" in normal mailbox mode (MBM bit in the CiCTLR register = "0"). 0: Transmit FIFO disabled						011: 3 unsent messages
110: Reserved 111: Reserved 0 TFE 0 R W Transmit FIFO Enable Bit When the TFE bit is set to "1", the transmit FIFO is enabled. When the TFE bit is set to "0", the transmit FIFO becomes empty (TFEST bit = "1") and then unsent messages from the transmit FIFO are lost as described below: • If a message from the transmit FIFO is not scheduled for the next transmission or during transmission. • Following the completion of transmission, a CAN bus error, CAN bus arbitration lost, or entry to CAN halt mode if a message from the transmit FIFO is scheduled for the next transmission or already during transmission. Before setting the TFE bit to set to "1" again, ensure that the TFEST bit has been set to "1". After setting the TFE bit to "1", write transmit data into the CiMB56 register. Do not set the TFE bit to "1" in normal mailbox mode (MBM bit in the CiCTLR register = "0"). 0: Transmit FIFO disabled						100: 4 unsent messages
111: Reserved O TFE O R W Transmit FIFO Enable Bit When the TFE bit is set to "1", the transmit FIFO is enabled. When the TFE bit is set to "0", the transmit FIFO becomes empty (TFEST bit = "1") and then unsent messages from the transmit FIFO are lost as described below: • If a message from the transmist FIFO is not scheduled for the next transmission or during transmission. • Following the completion of transmission, a CAN bus error, CAN bus arbitration lost, or entry to CAN halt mode if a message from the transmit FIFO is scheduled for the next transmission or already during transmission. Before setting the TFE bit to set to "1" again, ensure that the TFEST bit has been set to "1". After setting the TFE bit to "1", write transmit data into the CiMB56 register. Do not set the TFE bit to "1" in normal mailbox mode (MBM bit in the CiCTLR register = "0"). 0: Transmit FIFO disabled						101: Reserved
O TFE O R W Transmit FIFO Enable Bit When the TFE bit is set to "1", the transmit FIFO is enabled. When the TFE bit is set to "0", the transmit FIFO becomes empty (TFEST bit = "1") and then unsent messages from the transmit FIFO are lost as described below: • If a message from the transmit FIFO is not scheduled for the next transmission or during transmission. • Following the completion of transmission, a CAN bus error, CAN bus arbitration lost, or entry to CAN halt mode if a message from the transmit FIFO is scheduled for the next transmission or already during transmission. Before setting the TFE bit to set to "1" again, ensure that the TFEST bit has been set to "1". After setting the TFE bit to "1", write transmit data into the CiMB56 register. Do not set the TFE bit to "1" in normal mailbox mode (MBM bit in the CiCTLR register = "0"). 0: Transmit FIFO disabled						110: Reserved
 When the TFE bit is set to "1", the transmit FIFO is enabled. When the TFE bit is set to "0", the transmit FIFO becomes empty (TFEST bit = "1") and then unsent messages from the transmit FIFO are lost as described below: If a message from the transmit FIFO is not scheduled for the next transmission or during transmission. Following the completion of transmission, a CAN bus error, CAN bus arbitration lost, or entry to CAN halt mode if a message from the transmit FIFO is scheduled for the next transmission or already during transmission. Before setting the TFE bit to set to "1" again, ensure that the TFEST bit has been set to "1". After setting the TFE bit to "1", write transmit data into the CiMB56 register. Do not set the TFE bit to "1" in normal mailbox mode (MBM bit in the CiCTLR register = "0"). 0: Transmit FIFO disabled 						111: Reserved
 When the TFE bit is set to "0", the transmit FIFO becomes empty (TFEST bit = "1") and then unsent messages from the transmit FIFO are lost as described below: If a message from the transmit FIFO is not scheduled for the next transmission or during transmission. Following the completion of transmission, a CAN bus error, CAN bus arbitration lost, or entry to CAN halt mode if a message from the transmit FIFO is scheduled for the next transmission or already during transmission. Before setting the TFE bit to set to "1" again, ensure that the TFEST bit has been set to "1". After setting the TFE bit to "1", write transmit data into the CiMB56 register. Do not set the TFE bit to "1" in normal mailbox mode (MBM bit in the CiCTLR register = "0"). 0: Transmit FIFO disabled 	0	TFE	0	R	W	Transmit FIFO Enable Bit
 bit = "1") and then unsent messages from the transmit FIFO are lost as described below: If a message from the transmit FIFO is not scheduled for the next transmission or during transmission. Following the completion of transmission, a CAN bus error, CAN bus arbitration lost, or entry to CAN halt mode if a message from the transmit FIFO is scheduled for the next transmission or already during transmission. Before setting the TFE bit to set to "1" again, ensure that the TFEST bit has been set to "1". After setting the TFE bit to "1", write transmit data into the CiMB56 register. Do not set the TFE bit to "1" in normal mailbox mode (MBM bit in the CiCTLR register = "0"). 0: Transmit FIFO disabled 						When the TFE bit is set to "1", the transmit FIFO is enabled.
transmission or during transmission. • Following the completion of transmission, a CAN bus error, CAN bus arbitration lost, or entry to CAN halt mode if a message from the transmit FIFO is scheduled for the next transmission or already during transmission. Before setting the TFE bit to set to "1" again, ensure that the TFEST bit has been set to "1". After setting the TFE bit to "1", write transmit data into the CiMB56 register. Do not set the TFE bit to "1" in normal mailbox mode (MBM bit in the CiCTLR register = "0"). 0: Transmit FIFO disabled						bit = "1") and then unsent messages from the transmit FIFO are lost as
 Following the completion of transmission, a CAN bus error, CAN bus arbitration lost, or entry to CAN halt mode if a message from the transmit FIFO is scheduled for the next transmission or already during transmission. Before setting the TFE bit to set to "1" again, ensure that the TFEST bit has been set to "1". After setting the TFE bit to "1", write transmit data into the CiMB56 register. Do not set the TFE bit to "1" in normal mailbox mode (MBM bit in the CiCTLR register = "0"). 0: Transmit FIFO disabled 						If a message from the transmit FIFO is not scheduled for the next
arbitration lost, or entry to CAN halt mode if a message from the transmit FIFO is scheduled for the next transmission or already during transmission. Before setting the TFE bit to set to "1" again, ensure that the TFEST bit has been set to "1". After setting the TFE bit to "1", write transmit data into the CiMB56 register. Do not set the TFE bit to "1" in normal mailbox mode (MBM bit in the CiCTLR register = "0"). 0: Transmit FIFO disabled						transmission or during transmission.
has been set to "1". After setting the TFE bit to "1", write transmit data into the CiMB56 register. Do not set the TFE bit to "1" in normal mailbox mode (MBM bit in the CiCTLR register = "0"). 0: Transmit FIFO disabled						arbitration lost, or entry to CAN halt mode if a message from the transmit FIFO is scheduled for the next transmission or already during
register. Do not set the TFE bit to "1" in normal mailbox mode (MBM bit in the CiCTLR register = "0"). 0: Transmit FIFO disabled						
CiCTLR register = "0"). 0: Transmit FIFO disabled						-
1: Transmit FIFO enabled						0: Transmit FIFO disabled
						1: Transmit FIFO enabled





Figure 26.3 shows the transmit FIFO mailbox operation.

Figure 26.3 Transmit FIFO Mailbox Operation (Bits 25 and 24 in CiMIER1 Register = "01" and "11") (i = 0 to 4)

26.3.13 CANi Transmit FIFO Pointer Control Register (CiTFPCR) (i = 0 to 4)

When the transmit FIFO is not full, write "H'FF" to the CiTFPCR register by a program to increment the CPU-side pointer for the transmit FIFO to the next mailbox location.


Do not write to the CiTFPCR register when the TFE bit in the CiTFPCR register is "0" (transmit FIFO disabled).



Bit	Abbreviation	After Reset	R	W	Description
7 to 0	CiTFPCR	Undefined	R	W	The CPU-side pointer for the transmit FIFO is incremented by writing "H'FF"

26.3.14 CANi Status Register (CiSTR) (i = 0 to 4)

After Reset:



<After Reset: H'0500>

Bit	Abbreviation	After Reset	R	w	Description
15		0	R	N	No Register Bit
					This bit is read as "0".
14	RECST	0	R	Ν	Receive Status Flag (receiver)
					The RECST bit is set to "1" when the CAN module performs as a receiver node. The RECST bit is set to "0" when the CAN module performs as a transmitter node or is in bus-idle state.
					0: Bus idle or transmission in progress
					1: Reception in progress
13	TRMST	0	R	N	Transmit Status Flag (transmitter)
					The TRMST bit is set to "1" when the CAN module performs as a transmitter node or is in the bus-off state. The TRMST bit is set to "0" when the CAN module performs as a receiver node or is in bus-idle state.
					0: Bus idle or reception in progress
					1: Transmission in progress or in bus-off state
12	BOST	0	R	N	Bus-Off Status Flag
					The BOST bit is set to "1" when the value of the CiTECR register exceeds 255 and the CAN module is in the bus-off state (TEC ≥ 256). The BOST bit is set to "0" when the CAN module is not in the bus-off state.
					0: Not in bus-off state
					1: In bus-off state
11	EPST	0	R	Ν	Error-Passive Status Flag
					The EPST bit is set to "1" when the value of the CiTECR or CiRECR register exceeds 127 and the CAN module is in error-passive state (128 \leq TEC $<$ 256 or 128 \leq REC $<$ 256). The EPST bit is set to "0" when the CAN module is not in the error-passive state.
					TEC indicates the value of the transmit error counter (CiTECR register) and REC indicates the value of the receive error counter (CiRECR register).
					0: Not in error-passive state
					1: In error-passive state
10	SLPST	1	R	N	CAN Sleep Status Flag
					The SLPST bit is set to "1" when the CAN module is in CAN sleep mode. The SLPST bit is set to "0" when the CAN module is not in CAN sleep mode.
					0: Not in CAN sleep mode
					1: In CAN sleep mode

Bit	Abbreviation	After Reset	R	W	Description
9	HLTST	0	R	Ν	CAN Halt Status Flag
					The HLTST bit is set to "1" when the CAN module is in CAN halt mode. The HLTST bit is set to "0" when the CAN module is not in CAN halt mode. Even when the state is changed from CAN halt mode to CAN sleep mode, the HLTST bit remains "1".
					0: Not in CAN halt mode
					1: In CAN halt mode
8	RSTST	1	R	Ν	CAN Reset Status Flag
					The RSTST bit is set to "1" when the CAN module is in CAN reset mode. The RSTST bit is "0" when the CAN module is not in CAN reset mode. Even when the state is changed from CAN reset mode to CAN sleep mode, the RSTST bit remains "1".
					0: Not in CAN reset mode
					1: In CAN reset mode
7	EST	0	R	Ν	Error Status Flag
					The EST bit is "1" when at least one error is detected by the CiEIFR register regardless of the value of the CiEIER register. The EST bit is set to "0" when no error is detected by the CiEIFR register.
					0: No error occurred
					1: Error occurred
6	TABST	0	R	N	Transmission Abort Status Flag
					The TABST bit is set to "1" when at least one TRMABT bit in the CiMCTLj register is "1" regardless of the value of the CiMIER register.
					The TABST bit is set to "0" when all TRMABT bits are "0". 0: No mailbox with TRMABT bit = "1"
					1: Mailbox(es) with TRMABT bit = "1"
5	FMLST	0	R	N	FIFO Mailbox Message Lost Status Flag
J	TWEST	ŭ		IV	The FMLST bit is set to "1" when the RFMLF bit in the CiRFCR register is "1" regardless of the value of the CiMIER register. The FMLST bit is set to "0" when the RFMLF bit is "0".
					0: RFMLF bit = "0"
					1: RFMLF bit = "1"
4	NMLST	0	R	Ν	Normal Mailbox Message Lost Status Flag
					The NMLST bit is set to "1" when at least one MSGLOST bit in the CiMCTLj register is "1" regardless of the value of the CiMIER register. The NMLST bit is set to "0" when all MSGLOST bit is "0".
					0: No mailbox with MSGLOST bit = "1"
					1: Mailbox(es) with MSGLOST bit = "1"
3	TFST	0	R	Ν	Transmit FIFO Status Flag
					The TFST bit is set to "1" when the transmit FIFO is not full. The TFST bit is set to "0" when the transmit FIFO is full. The TFST bit is set to "0" when normal mailbox mode is selected.
					0: Transmit FIFO is full
					1: Transmit FIFO is not full



		After			
Bit	Abbreviation	Reset	R	W	Description
2	RFST	0	R	Ν	Receive FIFO Status Flag
					The RFST bit is set to "1" when the receive FIFO is not empty. The RFST bit is set to "0" when the receive FIFO is empty.
					The RFST bit is set to "0" when normal mailbox mode is selected.
					0: No message in receive FIFO
					1: Message in receive FIFO
1	SDST	0	R	Ν	SENTDATA Status Flag
					The SDST bit is set to "1" when at least one SENTDATA bit in the CiMCTLj (j = 32 to 63) register is "1" regardless of the value of the CiMIER register. The SDST bit is set to "0" when all SENTDATA bits are "0".
					0: No mailbox with SENTDATA bit = "1"
					1: Mailbox(es) with SENTDATA bit = "1"
0	NDST	0	R	Ν	NEWDATA Status Flag
					The NDST bit is set to "1" when at least one NEWDATA bit in the CiMCTLj (j = 0 to 63) register is "1" regardless of the value of the CiMIER register. The NDST bit is set to "0" when all NEWDATA bits are "0".
					0: No mailbox with NEWDATA bit = "1"
					1: Mailbox(es) with NEWDATA bit = "1"



26.3.15 CANi Mailbox Search Mode Register (CiMSMR) (i = 0 to 4)

Write to the CiMSMR register in CAN operation mode or CAN halt mode.

CANO Mailbox Search Mode Register (COMSMR) CAN1 Mailbox Search Mode Register (C1MSMR) CAN2 Mailbox Search Mode Register (C2MSMR) CAN3 Mailbox Search Mode Register (C3MSMR) CAN4 Mailbox Search Mode Register (C4MSMR) <P4 address: location H'FFFF 6853> <P4 address: location H'FFFF 7853> <P4 address: location H'FFFF 8853> <P4 address: location H'FFFF 9853> <P4 address: location H'FFFF A853>



<After Reset: H'00>


Bit	Abbreviation	After Reset	R	w	Description
7 to 2	_	All 0	0	0	No Register Bits
					Should be written with "0" and read as "0".
1, 0	MBSM	All 0	R	W	Mailbox Search Mode Select Bits
					The MBSM bit selects the search mode for the mailbox search function. When the MBSM bit is "00", receive mailbox search mode is selected. In this mode, the search targets are the NEWDATA bit in the CiMCTLj register (j = 0 to 63) for the normal mailbox and the RFEST bit in the CiRFCR register.
					When the MBSM bit is "01", transmit mailbox search mode is selected. In this mode, targets the SENTDATA bit in the CiMCTLj register.
					When the MBSM bit is "10", message lost search mode is selected. In this mode, targets the MSGLOST bit in the CiMCTLj register for the normal mailbox and the RFMLF bit in the CiRFCR register.
					When the MBSM bit is "11", channel search mode is selected. In this mode, the search target is the CiCSSR register.
					Refer to section 26.3.17, CANi Channel Search Support Register (CiCSSR) (i = 0 to 4).
					00: Receive mailbox search mode

01: Transmit mailbox search mode10: Message lost search mode11: Channel search mode

26.3.16 CANi Mailbox Search Status Register (CiMSSR) (i = 0 to 4)







<After Reset: H'80>

					CAITEI Neset. 11002
		After	_		
Bit	Abbreviation	Reset	R	W	Description
7	SEST	1	R	0	Search Result Status Bit
					The SEST bit is set to "1" when no corresponding mailbox is found after searching all mailboxes. For example, in transmit mailbox search mode, the SEST bit is set to "1" when no SENTDATA bit for mailboxes is "1". The SEST bit is set to "0" when at least one SENTDATA bit is "1". When the SEST bit is "1", the value of the MBNST bits is undefined.
					0: Search result found
					1: No search result
6	_	0	0	0	No Register Bit
					Should be written with "0" and read as "0".
5 to 0	MBNST	All 0	R	0	Search Result Mailbox Number Status Bit
					The MBNST bit outputs the smallest mailbox number that is searched in each mode of the CiMSMR register. In receive mailbox, transmit mailbox, and message lost search modes, the value of the mailbox i.e., the search result to be output, is updated as described below:
					 When the NEWDATA, SENTDATA or MSGLOST bit for the output mailbox is set to "0".
					 When the NEWDATA, SENTDATA or MSGLOST bit for a higher- priority mailbox is set to "1".
					In receive mailbox search and message lost search modes, the receive FIFO (mailbox [60]) is output when the receive FIFO is not empty and there are no unread received messages or no lost messages in any of the normal mailboxes (mailboxes [0] to [55]). In transmit mailbox search

mode, the transmit FIFO (mailbox [56]) is not output. Table 26.7 lists the

In channel search mode, the MBNST bit outputs the corresponding channel number. After the CiMSSR register is read by a program, the

behavior of MBNST bit in FIFO mailbox mode.

next target channel number is output.

Table 26.7 Behavior of MBNST Bit in FIFO Mailbox Mode


MBSM Bit	Mailbox [56] (Transmit FIFO)	Mailbox [60] (Receive FIFO)
"00"	Mailbox [56] is not output.	Mailbox [60] is output when no NEWDATA bit for the normal mailbox is set to "1" and the receive FIFO is not empty.
"01"	_	Mailbox [60] is not output.
"10"	_	Mailbox [60] is output when no MSGLOST bit for the normal mailbox is set to "1" and the RFMLF bit is set to "1" (receive FIFO message lost has occurred) in the receive FIFO.
"11"	_	Mailbox [60] is not output.

26.3.17 CANi Channel Search Support Register (CiCSSR) (i = 0 to 4)

The bits in the CiCSSR register, which are set to "1", are encoded by an 8/3 encoder (the lower bit position, the higher priority) and output to the MBNST bits in the CiMSSR register.

The CiMSSR register outputs the updated value whenever the CiMSSR register is read by a program.

Write to the CiCSSR register only when the MBSM bit in the CiMSMR register is "11" (channel search mode). Write to this register in CAN operation mode or CAN halt mode.



Undefined Undefined Undefined Undefined Undefined Undefined Undefined

Bit	Abbreviation	After Reset	R	w	Description
7 to 0	CiCSSR	Undefined	R	W	When the value for the channel search is input, the channel number is output to the CiMSSR register.




Figure 26.4 shows the write and read of registers CiCSSR and CiMSSR.

Figure 26.4 Write and Read of Registers CiCSSR and CiMSSR (i = 0 to 4)

The value of the CiCSSR register is also updated whenever the CiMSSR register is read. When the CiCSSR register is read, the value before the 8/3 encoder conversion is read.


26.3.18 CANi Acceptance Filter Support Register (CiAFSR) (i = 0 to 4)

The acceptance filter support unit (ASU) can be used for data table (8 bits \times 256) search. In the data table, all standard IDs created by the user are set to be valid/invalid in bit units. When the CAFSR register is written with the 16-bit unit data including the SID bit in the CiMBj register (j = 0 to 63), in which a received ID is stored, a decoded row (byte offset) position and column (bit) position for data table search can be read. The ASU can be used for standard (11-bit) IDs only.

The ASU is enabled in the following cases:

- When the ID to receive cannot be masked by the acceptance filter. (Example) IDs to receive: H'078, H'087, H'111
- When there are too many IDs to receive and software filtering time is expected to be shortened.

Write to the CiAFSR register in CAN operation mode or CAN halt mode.



After Reset: Undefined Und

<After Reset: Undefined>

Bit	Abbreviation	After Reset	R	w	Description
15 to 0	CiAFSR	Undefined	R	W	After the standard ID of a received message is written, the value converted for data table search can be read.

Figure 26.5 shows the write and read of CiAFSR register.




Figure 26.5 Write and Read of CiAFSR Register (i = 0 to 4)

26.3.19 CANi Error Interrupt Enable Register (CiEIER) (i = 0 to 4)


OLIE ORIE BORIEBOEIE EPIE

The CiEIER register is used to set the error interrupt enabled/disabled individually for each error interrupt source in the CiEIFR register.

Write to the CiEIER register in CAN reset mode.

BLIE

After Reset:




BEIE

0

EWIE

		After			
Bit	Abbreviation	Reset	R	W	Description
7	BLIE	0	R	W	Bus Lock Interrupt Enable Bit
					When the BLIE bit is "0", no error interrupt request is generated even if the BLIF bit in the CiEIFR register is set to "1".
					When the BLIE bit is "1", an error interrupt request is generated if the BLIF bit is set to "1".
					0: Bus lock interrupt disabled
					1: Bus lock interrupt enabled
6	OLIE	0	R	W	Overload Frame Transmit Interrupt Enable Bit
					When the OLIE bit is "0", no error interrupt request is generated even if the OLIF bit in the CiEIFR register is set to "1".
					When the OLIE bit is "1", an error interrupt request is generated if the OLIF bit is set to "1".
					0: Overload frame transmit interrupt disabled
					1: Overload frame transmit interrupt enabled
5	ORIE	0	R	W	Receive Overrun Interrupt Enable Bit
					When the ORIE bit is "0", an error interrupt request is not generated even if the ORIF bit in the CiEIFR register is set to "1".
					When the ORIE bit is "1", an error interrupt request is generated if the ORIF bit is set to "1".
					0: Receive overrun interrupt disabled
					1: Receive overrun interrupt enabled
4	BORIE	0	R	W	Bus-Off Recovery Interrupt Enable Bit
					When the BORIE bit is "0", an error interrupt request is not generated even if the BORIF bit in the CiEIFR register is set to "1". When the BORIE bit is set to "1", an error interrupt request is generated if the BORIF bit is set to "1".
					0: Bus-off recovery interrupt disabled
					1: Bus-off recovery interrupt enabled

Bit	Abbreviation	After Reset	R	w	Description
3	BOEIE	0	R	W	·
				••	When the BOEIE bit is "0", no error interrupt request is generated even if the BOEIF bit in the CiEIFR register is set to "1".
					When the BOEIE bit is "1", an error interrupt request is generated if the BOEIF bit is set to "1".
					0: Bus-off entry interrupt disabled
					1: Bus-off entry interrupt enabled
2	EPIE	0	R	W	Error-Passive Interrupt Enable Bit
					When the EPIE bit is "0", no error interrupt request is generated even if the EPIF bit in the CiEIFR register is set to "1".
					When the EPIE bit is "1", an error interrupt request is generated if the EPIF bit is set to "1".
					0: Error-passive interrupt disabled
					1: Error-passive interrupt enabled
1	EWIE	0	R	W	Error-Warning Interrupt Enable Bit
					When the EWIE bit is "0", no error interrupt request is generated even if the EWIF bit in the CiEIFR register is set to "1".
					When the EWIE bit is "1", an error interrupt request is generated if the EWIF bit is set to "1".
					0: Error-warning interrupt disabled
					1: Error-warning interrupt enabled
0	BEIE	0	R	W	Bus Error Interrupt Enable Bit
					When the BEIE bit is "0", no error interrupt request is generated even if the BEIF bit in the CiEIFR register is set to "1".
					When the BEIE bit is "1", an error interrupt request is generated if the BEIF bit is set to "1".
					0: Bus error interrupt disabled
					1: Bus error interrupt enabled




26.3.20 CANi Error Interrupt Factor Judge Register (CiEIFR) (i = 0 to 4)

Aftor

If an event corresponding to each bit occurs, the corresponding bit in the CiEIFR register is set to "1" regardless of the setting of the CiEIER register.

To set each bit to "0", write "0" by a program. If the set timing occurs simultaneously with the clear timing by the program, the bit becomes "1".

When writing "0" to a single bit by a program, use the MOV instruction to ensure that only the specified bit is set to "0" and the other bits are set to "1". Writing "1" has no effect to these bit values.



Bit	Abbreviation	After Reset	R	w	Description
7	BLIF	0	R	W	Bus Lock Detect Flag* ¹
					The BLIF bit is set to "1" if 32 consecutive dominant bits are detected on the CAN bus while the CAN module is in CAN operation mode.
					After the bit is set to "1", redetection takes place under either of the following conditions:
					• After this bit is set to "0" from "1", recessive bits are detected.
					 After this bit is set to "0" from "1", the CAN module enters CAN reset mode or CAN halt mode and then enters CAN operation mode again. 0: No bus lock detected
					1: Bus lock detected
6	OLIF	0	R	۱۸/	Overload Frame Transmission Detect Flag* ¹
O	OLIF	U	n	VV	The OLIF bit is set to "1" if the transmitting condition of an overload frame is detected when the CAN module performs transmission or reception.
					0: No overload frame transmission detected
					1: Overload frame transmission detected
5	ORIF	0	R	W	Receive Overrun Detect Flag*1
					The ORIF bit is set to "1" when a receive overrun occurs.
					This bit is not to set to "1" in overwrite mode. In overwrite mode, a reception complete interrupt request is generated if an overwrite condition occurs and the ORIF bit is not set to "1".
					In normal mailbox mode, if an overrun occurs in any of mailboxes [0] to [63] in overrun mode, this bit is set to "1".
					In FIFO mailbox mode, if an overrun occurs in any of mailboxes [0] to [55] or the receive FIFO in overrun mode, this bit is set to "1".
					0: No receive overrun detected
					1: Receive overrun detected

Bit	Abbreviation	After Reset	R	w	Description
4	BORIF	0	R	W	Bus-Off Recovery Detect Flag*1
					The BORIF bit is set to "1" when the CAN module recovers from the bus- off state normally by detecting 11 consecutive bits 128 times in the following conditions:
					When the BOM bit in the CiCTLR register is "00".
					When the BOM bit is "10".
					When the BOM bit is "11".
					The BORIF bit is not set to "1" if the CAN module recovers from the bus- off state in the following conditions:
					• When the CANM bit in the CiCTLR register is set to "01" or "11" (CAN reset mode).
					When the RBOC bit in the CiCTLR register is set to "1" (forcible return from bus-off).
					When the BOM bit is "01".
					When the BOM bit is "11" and the CANM bit is set to "10" (CAN halt
					mode) before normal recovery occurs.
					0: No bus-off recovery detected
					1: Bus-off recovery detected
3	BOEIF	0	R	W	Bus-Off Entry Detect Flag* ¹
					The BOEIF bit is set to "1" when the CAN error state becomes bus-off (the TEC value exceeds 255).
					The BOEIF bit is also set to "1" when the BOM bit in the CiCTLR register is "01" (entry to CAN halt mode automatically at bus-off entry) and the CAN module becomes the bus-off state.
					0: No bus-off entry detected
					1: Bus-off entry detected
2	EPIF	0	R	W	Error Passive Detect Flag* ¹
					The EPIF bit is set to "1" when the CAN error state becomes error-passive (the REC or TEC value exceeds 127).
					The EPIF bit is set to "1" only when the REC or TEC initially exceeds 127. Thus, if "0" is written to the EPIF bit by a program while the REC or TEC remains greater than 127, the EPIF bit is not set to "1" until the REC and TEC goes below 127 and then exceeds 127 again.
					0: No error passive detected
					1: Error passive detected
1	EWIF	0	R	W	Error Warning Detect Flag*1
					The EWIF bit is set to "1" when the value of the receive error counter (REC) or transmit error counter (TEC) exceeds 95.
					The EWIF bit is set to "1" only when the REC or TEC initially exceeds 95. Thus, if "0" is written to the EWIF bit by a program while the REC or TEC remains greater than 95, the EWIF bit is not set to "1" until the REC and TEC goes below 95 and then exceeds 95 again.
					0: No error warning detected
					1: Error warning detected



Bit	Abbreviation	After Reset	R	w	Description
0	BEIF	0	R	W	Bus Error Detect Flag* ¹
					The BEIF bit is set to "1" when a bus error is detected.
					0: No bus error detected
					1: Bus error detected

Note: *1 Only "0" may be written to this bit. (Writing "1" has no effect.) When writing "0" to specific bits in software, use the MOV instruction and write "0" to each bit to be cleared to "0" and "1" to all other bits.

Table 26.8 lists the behavior of bits BOEIF and BORIF according to BOM bit setting value.

Table 26.8 Behavior of Bits BOEIF and BORIF according to BOM Bit Setting Value

BOM Bit	BOEIF Bit	BORIF Bit
00	Set to "1" on entry to the bus-off	Set to "1" on exit from the bus-off state.
01	state.	Do not set to "1".
10	_	Set to "1" on exit from the bus-off state.
11	_	Set to "1" if normal bus-off recovery occurs before the CANM bit is set to "10" (CAN halt mode).




26.3.21 CANi Receive Error Count Register (CiRECR) (i = 0 to 4)

The CiRECR register indicates the value of the receive error counter.

Refer to the CAN Specifications (ISO11898-1) about the increment/decrement conditions of the receive error counter.

The value in bus-off state is undefined.




Bit	Abbreviation	After Reset	R	w	Description
7 to 0	CiRECR	All 0	R	Ν	Receive Error Count Function
					The CiRECR register increments or decrements the counter value according to error status of the CAN module during reception.

26.3.22 CANi Transmit Error Count Register (CiTECR) (i = 0 to 4)

The CiTECR register indicates the value of the TEC error counter.

Refer to the CAN Specifications (ISO11898-1) about the increment/decrement conditions of the transmit error counter.

The value in bus-off state is undefined.




Bit	Abbreviation	After Reset	R	w	Description
7 to 0	CiTECR	All 0	R	Ν	Transmit Error Count Function
					The CiTECR register increments or decrements the counter value according to error status of the CAN module during transmission.

26.3.23 CANi Error Code Store Register (CiECSR) (i = 0 to 4)

The CiECSR register can be used to monitor whether an error has occurred on the CAN bus. Refer to the CAN Specifications (ISO11898-1) to check the generation conditions of each error.

To set each bit except the EDPM bit to "0", write "0" by a program. If the timing at which each bit is set to "1" and the timing at which "0" is written by a program are the same, the relevant bit is set to "1".



		After			
Bit	Abbreviation	Reset	R	W	Description
7	EDPM	0	R	W	Error Display Mode Select Bit*1*2
					The EDPM bit selects the output mode of the CiECSR register.
					When the EDPM bit is set to "0", the CiECSR register outputs the first error code.
					When the EDPM bit is set to "1", the CiECSR register outputs the accumulated error code.
					0: Output of first detected error code
					1: Output of accumulated error code
6	ADEF	0	R	W	ACK Delimiter Error Flag*3*4
					The ADEF bit is set to "1" when a form error is detected with the ACK
					delimiter during transmission.
					0: No ACK delimiter error detected
					1: ACK delimiter error detected
5	BE0F	0	R	W	Bit Error (dominant) Flag*3*4
					The BE0F bit is set to "1" when a dominant bit error is detected.
					0: No bit error (dominant) detected
					1: Bit error (dominant) detected
4	BE1F	0	R	W	Bit Error (recessive) Flag*3*4
					The BE1F bit is set to "1" when a recessive bit error is detected.
					0: No bit error (recessive) detected
					1: Bit error (recessive) detected
3	CEF	0	R	W	CRC Error Flag*3*4
					The CEF bit is set to "1" when a CRC error is detected.
					0: No CRC error detected
					1: CRC error detected

		After			
Bit	Abbreviation	Reset	R	W	Description
2	AEF	0	R	W	ACK Error Flag*3*4
					The AEF bit is set to "1" when an ACK error is detected.
					0: No ACK error detected
					1: ACK error detected
1	FEF	0	R	W	Form Error Flag* ³ * ⁴
					The FEF bit is set to "1" when a form error is detected.
					0: No form error detected
					1: Form error detected
0	SEF	0	R	W	Stuff Error Flag*3*4
					The SEF bit is set to "1" when a stuff error is detected.
					0: No stuff error detected
					1: Stuff error detected

Notes: *1 Write to the EDPM bit in CAN reset mode or CAN halt mode.

^{*2} If more than one error condition is detected simultaneously, all related bits are set to "1".

^{*3} Writing "1" has no effect to these bit values.

^{*4} When writing "0" to bits SEF, FEF, AEF, CEF, BE1F, BE0F, and ADEF by a program, use the MOV instruction to ensure that only the specified bit is set to "0" and the other bits are set to "1".


26.3.24 CANi Time Stamp Register (CiTSR) (i = 0 to 4)

When the CiTSR register is read, the value of the time stamp counter (16-bit free-running counter) at that moment is read.

The value of the time stamp counter reference clock is a multiple of 1 bit time, as configured by the TSPS bit in the CiCTLR register.

The time stamp counter stops in CAN sleep mode and CAN halt mode, and is initialized in CAN reset mode.

The time stamp counter value is stored to TSL and TSH in the CiMBj register when a received message is stored in a receive mailbox.



<After Reset: H'0000>

Bit	Abbreviation	After Reset	R	W	Description
15 to 0	CiTSR	All 0	R	Ν	Free-running counter value for the time stamp function

Note: • Read the CiTSR register in 16-bit units.

26.3.25 CANi Test Control Register (CiTCR) (i = 0 to 4)

Write to the CiTCR register in CAN halt mode only.

CAN0 Test Control Register (C0TCR) CAN1 Test Control Register (C1TCR) CAN2 Test Control Register (C2TCR) CAN3 Test Control Register (C3TCR) CAN4 Test Control Register (C4TCR)



<P4 address: location H'FFFF 6858> <P4 address: location H'FFFF 7858> <P4 address: location H'FFFF 8858> <P4 address: location H'FFFF 9858> <P4 address: location H'FFFF A858>

Bit	Abbreviation	After Reset	R	w	Description
7 to 3	_	All 0	0	0	Reserved Bits
					Should be written with "0".
2, 1	TSTM	All 0	R	W	CAN Test Mode Select Bits
					The TSTM bit selects the CAN test mode. For details on the CAN test modes, see section 26.3.25 (1), Listen-Only Mode, section 26.3.25 (2), Self-Test Mode 0 (External Loop Back), and section 26.3.25 (3), Self-Test Mode 1 (Internal Loop Back).
					00: Other than CAN test mode
					01: Listen-only mode
					10: Self-test mode 0 (external loop back)
					11: Self-test mode 1 (internal loop back)
0	TSTE	0	R	W	CAN Test Mode Enable Bit
					When the TSTE bit is set to "0", CAN test mode is disabled.
					When the TSTE bit is set to "1", CAN test mode is enabled.
					0: CAN test mode disabled
					1: CAN test mode enabled

(1) Listen-Only Mode

The ISO 11898-1 recommends an optional bus monitoring mode. In listen-only mode, the CAN node is able to receive valid data frames and valid remote frames. It sends only recessive bits on the CAN bus, and the protocol controller is not required to send the ACK bit, overload flag, or active error flag.

Listen-only mode can be used for baud rate detection.

Do not request transmission from any mailboxes in this mode.

Figure 26.6 shows the connection when listen-only mode is selected.




Figure 26.6 Connection when Listen-Only Mode is Selected

(2) Self-Test Mode 0 (External Loop Back)

Self-test mode 0 is provided for CAN transceiver tests.

In this mode, the protocol controller treats its own transmitted messages as messages received via the CAN transceiver and stores them into the receive mailbox. To be independent from external stimulation, the protocol controller generates the ACK bit.

Connect the CTXi/CRXi pins to the transceiver.

Figure 26.7 shows the connection when self-test mode 0 is selected.




Figure 26.7 Connection when Self-Test Mode 0 is Selected

(3) Self-Test Mode 1 (Internal Loop Back)

Self-test mode 1 is provided for self-test functions.

In this mode, the protocol controller treats its transmitted messages as received messages and stores them into the receive mailbox. To be independent from external stimulation, the protocol controller generates the ACK bit.

In self-test mode 1, the protocol controller performs an internal feedback from the internal CTXi pin to the internal CRXi pin. The input value of the external CRXi pin is ignored. The external CTXi pin outputs only recessive bits. The CTXi/CRXi pins do not need to be connected to the CAN bus or any external device.

Figure 26.8 shows the connection when self-test mode 1 is selected.




Figure 26.8 Connection when Self-Test Mode 1 is Selected

26.3.26 CANi Interrupt Status Register (CiISR) (i = 0 to 4)

The CiISR register shows interrupt sources before masking by the CiIER register.

Bit	Abbreviation	After Reset	R	W	Description
7, 6	_	All 0	0	0	No Register Bits
					Should be written with "0" and read as "0".
5	ERSF	0	R	0	Error (ERS) Interrupt Status Bit*1
					The ERSF bit shows the error interrupt source status.
					0: ERS interrupt source not detected
					1: ERS interrupt source detected
4	RXFF	0	R	W	Reception FIFO (RXF) Interrupt Status Bit*2
					The RXFF bit shows the FIFO receive interrupt source status.
					0: RXF interrupt source not detected
					1: RXF interrupt source detected
					The RXFF is cleared to "0" by writing "0" to it by software. (writing "1" has no effect)
3	TXFF	0	R	W	Transmission FIFO (TXF) Interrupt Status Bit*3
					The TXFF bit shows the FIFO transmit interrupt source status.
					0: TXF interrupt source not detected
					1: TXF interrupt source detected
					The TXFF is cleared to "0" by writing "0" to it by software. (writing "1" has no effect)
2	RXM0F	0	R	0	Mailbox 0 Successful Reception (RXM0) Interrupt Status Bit*4
					The RXM0F bit shows the successful reception interrupt source status for mailbox 0.
					0: RXM0 interrupt source not detected
					1: RXM0 interrupt source detected
1	RXM1F	0	R	0	Mailbox 1 to 63 Successful Reception (RXM1) Interrupt Status Bit*5
					The RXM1F bit shows the successful reception interrupt source status for mailboxes 1 to 63.
					0: RXM1 interrupt source not detected
					1: RXM1 interrupt source detected
0	TXMF	0	R	0	Mailbox 32 to 63 Successful Transmission (TXM) Interrupt Status Bit*6
					The TXMF bit shows the successful transmission interrupt source status for mailboxes 32 to 63.
					0: TXM interrupt source not detected
					1: TXM interrupt source detected

Notes: *1 The ERSF bit is set to "1" when a bit in one of the CiEIFR[j] registers is set to "1" due to a communication error while the corresponding bit in the CiEIER[j] register is set to "1" (j = 0 to 7).

- *2 The RXFF bit is set to "1" when bit 6 or 5 in the CiRFCR register is set to "1" because of a reception FIFO full or warning condition due to the setting of CiMIER[61].
- *3 The TXFF bit is set to "1" when the transmission FIFO message count reaches the specified value due to the setting of CiMIER[57].
- *4 After the NEWDATA bit in CiMCTL0 is set to "1" at the end of a receive operation, the RXM0F bit is set to "1" if storing of the receive data is complete (corresponding INVALDATA bit value changed from "1" to "0") and the CiMIER0[0] bit has the been set to "1".
- *5 After the NEWDATA bit in CiMCTLj is set to "1" at the end of a receive operation, the RXM1F bit is set to "1" if storing of the receive data is complete (corresponding INVALDATA bit value changed from "1" to "0") and the bit in CiMIER0 or CiMIER1 corresponding to mailbox j has the been set to "1" (j = 1 to 63).
- *6 The TXMF bit is set to "1" when the bit in the CiMIER1 register corresponding to mailbox j is set to "1" while the value of the SENTDATA bit in the CiMCTLj register is "1" following a successful reception (j = 32 to 63).



After Reset:

26.3.27 CANi Interrupt Enable Register (CiIER) (i = 0 to 4)

The CiIER register can be used by an application to cause some interrupts to be ignored while processing by an interrupt service routine is taking place. Each bit affects the individual interrupt source corresponding to it.

0

0

CAN0 Interrupt Enable Register (C0IER)
CAN1 Interrupt Enable Register (C1IER)
CAN2 Interrupt Enable Register (C2IER)
CAN3 Interrupt Enable Register (C3IER)
CAN4 Interrupt Enable Register (C4IER)

Bit: 7 6 5 4 3 2 1 0

ERS RXF TXF RXM0 RXM1 TXM
IE IE IE IE IE IE IE IE IE

0

0

0

0

0

<P4 address: location H'FFFF 6860> <P4 address: location H'FFFF 7860> <P4 address: location H'FFFF 8860> <P4 address: location H'FFFF 9860> <P4 address: location H'FFFF A860>

Bit	Abbreviation	After Reset	R	w	Description	
7, 6	_	All 0	0	0	No Register Bits	
					Should be written with "0" and read as "0".	
5	ERSIE	0	R	W	Error (ERS) Interrupt Enable Bit	
					The ERSIE bit enables or disables the ERS interrupt controller.	
					0: ERS interrupt disabled	
					1: ERS interrupt enabled	
4	RXFIE	0	R	W	Reception FIFO (RXF) Interrupt Enable Bit	
					The RXFIE bit enables or disables the RXF interrupt controller.	
					0: RXF interrupt disabled	
					1: RXF interrupt enabled	
3	TXFIE	0	R	W	Transmission FIFO (TXF) Interrupt Enable Bit	
					The TXFIE bit enables or disables the TXF interrupt controller.	
					0: TXF interrupt disabled	
					: TXF interrupt enabled	
2	RXM0IE	0	R	W	Mailbox 0 Successful Reception (RXM0) Interrupt Enable Bit	
					The RXM0IE bit enables or disables the RXM0 interrupt controller.	
					0: RXM0 interrupt disabled	
					1: RXM0 interrupt enabled	
1	RXM1IE	0	R	W	Mailbox 1 to 63 Successful Reception (RXM1) Interrupt Enable Bit	
					The RXM1IE bit enables or disables the RXM1 interrupt controller.	
					0: RXM1 interrupt disabled	
					1: RXM1 interrupt enabled	
0	TXMIE	0	R	W	Mailbox 32 to 63 Successful Transmission (TXM) Interrupt Enable Bit	
					The TXMIE bit enables or disables the TXM interrupt controller.	
					0: TXM interrupt disabled	
					1: TXM interrupt enabled	

26.3.28 CANi Mailbox Search Mask Register (CiMBSMR) (i = 0 to 4)

Write to the CiMBSMR register in CAN halt mode only.

CAN0 Mailbox Search Mask Register (C0MBSMR)

CAN1 Mailbox Search Mask Register (C1MBSMR)

CAN2 Mailbox Search Mask Register (C2MBSMR)

CAN3 Mailbox Search Mask Register (C3MBSMR)

CAN4 Mailbox Search Mask Register (C4MBSMR)

CAN5 Mailbox Search Mask Register (C4MBSMR)

CAN6 Mailbox Search Mask Register (C4MBSMR)

Bit:

After Reset:



<After Reset: H'00>

Bit	Abbreviation	After Reset	R	w	Description	
7 to 6	_	All 0	0	0	No Register Bits	
					Should be written with "0" and read as "0".	
0	MB0SM	0	R	W	Mailbox 0 Search Mask Bit*1	
					When the MB0SM bit is set to "1", message box 0 is excluded from the search target for the CANi mailbox search status register.	

Note: *1 The MB0SM bit is enabled in the search modes except channel search mode. In the RXM1 interrupt handling, this bit is usable to exclude message box 0 from the search target for the CiMSSR register in receive mailbox search mode.

26.4 Operating Mode

The CAN module has the following four operating modes.

- CAN reset mode
- CAN halt mode
- CAN operation mode
- CAN sleep mode

Figure 26.9 shows the transition between CAN operating modes.




Figure 26.9 Transition between CAN Operating Modes (i = 0 to 4)

26.4.1 CAN Reset Mode

CAN reset mode is provided for CAN communication configuration.

When the CANM bit in the CiCTLR register is set to "01" or "11", the CAN module enters CAN reset mode. Then the RSTST bit in the CiSTR register is set to "1". Do not change the CANM bit until the RSTST bit is set to "1". Configure the CiBCR register before exiting CAN reset mode to any other modes.

The following registers are initialized to their reset values after entering CAN reset mode and their initialized values are retained during CAN reset mode:

- CiMCTLj register
- CiSTR register (except bits SLPST and TFST)
- CiEIFR register
- CiRECR register
- CiTECR register
- · CiTSR register
- CiMSSR register
- CiMSMR register
- CiRFCR register
- CiTFCR register
- CiTCR register
- CiECSR register (except EDPM bit)
- CiISR register
- CiMBSMR register

The following registers retain their values after entering CAN reset mode.

- · CiCLKR register
- CiCTLR register
- CiSTR register (bits SLPST and TFST)
- Registers CiMIER0 and CiMIER1
- CiEIER register
- CiBCR register
- CiCSSR register
- CiECSR register (EDPM bit only)
- CiMBj register
- Registers CiMKR0 to CiMKR9
- Registers CiFIDCR0 and CiFIDCR1
- Registers CiMKIVLR0 and CiMKIVLR1
- CiAFSR register
- · CiRFPCR register
- CiTFPCR register
- · CiIER register



26.4.2 CAN Halt Mode

CAN halt mode is used for mailbox configuration and test mode setting.

When the CANM bit in the CiCTLR register is set to "10", CAN halt mode is selected. Then the HLTST bit in the CiSTR register is set to "1". Do not change the CANM bit until the HLTST bit is set to "1".

Refer to table 26.9, Operation in CAN Reset Mode and CAN Halt Mode regarding the state transition conditions when transmitting or receiving.

All registers except bits RSTST, HLTST, and SLPST in the CiSTR register remain unchanged when the CAN module enters CAN halt mode.

Do not change registers CiCLKR, CiCTLR (except bits CANM and SLPM), and CiEIER in CAN halt mode. The CiBCR register can be changed in CAN halt mode only when listen-only mode is selected to use for automatic bit rate detection.

Table 26.9 Operation in CAN Reset Mode and CAN Halt Mode

Mode	Receiver	Transmitter	Bus-Off
CAN reset mode (forcible transition) CANM = "11"	CAN module enters CAN reset mode without waiting for the end of message reception.	CAN module enters CAN reset mode without waiting for the end of message transmission.	CAN module enters CAN reset mode without waiting for the end of bus-off recovery.
CAN reset mode CANM = "01"	CAN module enters CAN reset mode without waiting for the end of message reception.	CAN module enters CAN reset mode after waiting for the end of message transmission* ¹ * ⁴ .	CAN module enters CAN reset mode without waiting for the end of bus-off recovery.
CAN halt mode	CAN module enters CAN halt mode after waiting for the end of message reception*2*3.	CAN module enters CAN halt mode after waiting for the end of message transmission* ¹ * ⁴ .	[When the BOM bit is "00"] A halt request from a program will be acknowledged only after bus-off recovery.
			[When the BOM bit is "01"] CAN module enters automatically to CAN halt mode without waiting for the end of bus-off recovery (regardless of a halt request from a program).
			[When the BOM bit is "10"] CAN module enters automatically to CAN halt mode after waiting for the end of bus-off recovery (regardless of a halt request from a program). [When the BOM bit is "11"]
			CAN module enters CAN halt mode (without waiting for the end of bus-off recovery) if a halt is requested by a program during bus-off.

Legend: BOM bit: Bit in CiCTLR register (i = 0 to 4)



Notes: *1 If several messages are requested to be transmitted, mode transition occurs after the completion of the first transmission. In a case that the CAN reset mode is being requested during suspend transmission, mode transition occurs when the bus is idle, the next transmission ends, or the CAN module becomes a receiver.

- *2 If the CAN bus is locked at the dominant level, the program can detect this state by monitoring the BLIF bit in the CiEIFR register.
- *3 If a CAN bus error occurs during reception after CAN halt mode is requested, the CAN mode transits to CAN halt mode.
- *4 If a CAN bus error or arbitration lost occurs during transmission after CAN reset mode or CAN halt mode is requested, the CAN mode transits to the requested CAN mode.

26.4.3 CAN Sleep Mode

CAN sleep mode is used for reducing current consumption by stopping the clock supply to the CAN module. After MCU hardware reset or software reset, the CAN module starts from CAN sleep mode.

When the SLPM bit in the CiCTLR register is set to "1", the CAN module enters CAN sleep mode. Then the SLPST bit in the CiSTR register is set to "1". Do not change the value of the SLPM bit until the SLPST bit is set to "1". The other registers remain unchanged when the MCU enters CAN sleep mode.

Write to the SLPM bit in CAN reset mode and CAN halt mode. Do not change any registers (except the SLPM bit) during CAN sleep mode. Read operation is still allowed.

When the SLPM bit is set to "0", the CAN module is released from CAN sleep mode. When the CAN module exits CAN sleep mode, the other registers remain unchanged.

26.4.4 CAN Operation Mode (Excluding Bus-Off State)

CAN operation mode is used for CAN communication.

When the CANM bit in the CiCTLR register is set to "00", the CAN module enters CAN operation mode.

Then bits RSTST and HLTST in the CiSTR register are set to "0". Do not change the value of the CANM bit until these bits are set to "0".

If 11 consecutive recessive bits are detected after entering CAN operation mode, the CAN module is in the following states:

- The CAN module becomes an active node on the network that enables transmission and reception of CAN messages.
- Error monitoring of the CAN bus, such as receive and transmit error counters, is performed.

During CAN operation mode, the CAN module may be in one of the following three sub-modes, depending on the status of the CAN bus:

- Idle mode: Transmission or reception is not being performed.
- Receive mode: A CAN message sent by another node is being received.
- Transmit mode: A CAN message is being transmitted. The CAN module may receive its own message simultaneously when self-test mode 0 (TSTM bit in the CiSTR register = "10") or self-test mode 1 (TSTM bit = "11") is selected.



Figure 26.10 shows the sub mode in CAN operation mode.




Figure 26.10 Sub Mode in CAN Operation Mode (i = 0 to 4)

26.4.5 CAN Operation Mode (Bus-Off State)

The CAN module enters the bus-off state according to the increment/decrement rules for the transmit/error counters in the CAN Specifications.

The following cases apply when recovering from the bus-off state. When the CAN module is in bus-off state, the values of the associated registers, except registers CiSTR, CiEIFR, CiRECR, CiTECR and CiTSR, remain unchanged.

- When the BOM bit in the CiCTLR register is "00" (normal mode)
 The CAN module enters the error-active state after it has completed the recovery from the bus-off state and CAN communication is enabled instantly. The BORIF bit in the CiEIFR register is set to "1" (bus-off recovery detected) at this time.
- 2. When the RBOC bit in the CiCTLR register is set to "1" (forcible return from bus-off)

 The CAN module enters the error-active state when it is in bus-off state and the RBOC bit is set to "1". CAN communication is enabled again after 11 consecutive recessive bits are detected. The BORIF bit is not set to "1" at this time.
- 3. When the BOM bit is "01" (entry to CAN halt mode automatically at bus-off entry)

 The CAN module enters CAN halt mode when it reaches the bus-off state. The BORIF bit is not set to "1" at this time.
- 4. When the BOM bit is "10" (entry to CAN halt mode automatically at bus-off end)

 The CAN module enters CAN halt mode when it has completed the recovery from bus-off. The BORIF bit is set to "1" at this time.
- 5. When the BOM bit is "11" (entry to CAN halt mode by a program) and the CANM bit in the CiCTLR register is set to "10" (CAN halt mode) during the bus-off state
 - The CAN module enters CAN halt mode when it is in bus-off state and the CANM bit is set to "10" (CAN halt mode). The BORIF bit is not set to "1" at this time.
 - If the CANM bit is not set to "10" during bus-off, the same behavior as (1) applies.



26.5 CAN Communication Speed Configuration

The following description explains about the CAN communication speed configuration.

26.5.1 CAN Clock Configuration

This MCU has a CAN clock selector.

The CAN clock can be configured by setting the CCLKS bit in the CiCLKR register and the BRP bit in the CiBCR register.

Figure 26.11 shows the block diagram of CAN clock generator.




Figure 26.11 Block Diagram of CAN Clock Generator (i = 0 to 4)

26.5.2 Bit Timing Configuration

The bit time consists of the following three segments.

Figure 26.12 shows the bit timing.




Figure 26.12 Bit Timing

26.5.3 Bit-rate

The bit rate depends on the division value of the fCAN (CAN clock source), the division value of the baud rate prescaler, and the number of Tq of one bit time.

Bit rate [bps] =
$$\frac{fCAN}{\text{Baud rate prescaler division value*}^1 \times \text{number of Tq of one bit}} = \frac{fCANCLK}{\text{Number of Tq of one bit time}}$$

Note: *1 Division value of the baud rate prescaler = P + 1 (P: 0 to 1023) P: Setting value of the BRP bit in the CiBCR register (i = 0 to 4)

Table 26.10 lists bit rate examples.

Table 26.10 Example of Bit-rate

fCAN	40M	Hz	32M	Hz	20M	Hz	16MHz	
Bit-rate	No. of Tq	P + 1						
1 Mbps	10Tq	4	8Tq	4	10Tq	2	8Tq	2
	20Tq	2	16Tq	2	20Tq	1	16Tq	1
500 kbps	10Tq	8	8Tq	8	10Tq	4	8Tq	4
	20Tq	4	16Tq	4	20Tq	2	16Tq	2
250 kbps	10Tq	16	8Tq	16	10Tq	8	8Tq	8
	20Tq	8	16Tq	8	20Tq	4	16Tq	4
83.3 kbps	8Tq	60	8Tq	48	8Tq	30	8Tq	24
	10Tq	48	16Tq	24	10Tq	24	16Tq	12
	16Tq	30			16Tq	15		
	20Tq	24			20Tq	12		
33.3 kbps	8Tq	150	8Tq	120	8Tq	75	8Tq	60
	10Tq	120	10Tq	96	10Tq	60	10Tq	48
	20Tq	60	16Tq	60	20Tq	30	16Tq	30
			20Tq	48			20Tq	24

26.6 Mailbox and Mask Register Structure

Figure 26.13 shows the structure of the CiMBj register.

There are 64 mailboxes with the same structure.




Figure 26.13 Structure of CiMBj Register (i = 0 to 4; j = 0 to 63)

Figure 26.14 shows the structure of registers CiMKR0, CiMKR1, and CiMKR2 to CiMKR9.

There are 10 mask registers with the same structure.




Figure 26.14 Structure of CiMKRk Register (i = 0 to 4; k = 0 to 9)

Figure 26.15 shows the structure of the CiFIDCRn register.

There are 2 FIFO received ID compare registers with the same structure.




Figure 26.15 Structure of CiFIDCRn register (i = 0 to 4; n = 0, 1)

26.7 Acceptance Filtering and Masking Function

Acceptance filtering allows the user to receive messages with a specified range of multiple IDs for mailboxes. Registers CiMKR0 to CiMKR9 can perform masking of the standard ID and the extended ID of 29 bits.

- The CiMKR0 register corresponds to mailboxes [0] to [15].
- The CiMKR1 register corresponds to mailboxes [16] to [31].
- The CiMKR2 register corresponds to mailboxes [32] to [35].
- The CiMKR3 register corresponds to mailboxes [36] to [39].
- The CiMKR4 register corresponds to mailboxes [40] to [43].
- The CiMKR5 register corresponds to mailboxes [44] to [47].
- The CiMKR6 register corresponds to mailboxes [48] to [51].
- The CiMKR7 register corresponds to mailboxes [52] to [55].
- The CiMKR8 register corresponds to mailboxes [56] to [59] in normal mailbox mode and the receive FIFO mailboxes [60] to [63] in FIFO mailbox mode.
- The CiMKR9 register corresponds to mailboxes [60] to [63] in normal mailbox mode and the receive FIFO mailboxes [60] to [63] in FIFO mailbox mode.

Registers CiMKIVLR0 and CiMKIVLR1 disable acceptance filtering individually for each mailbox.

The IDE bit in the CiMBj register is enabled when the IDFM bit in the CiCTLR register is "10" (mixed ID mode).

The RTR bit in the CiMBj register selects a data frame or a remote frame.

In FIFO mailbox mode, normal mailboxes (mailboxes [0] to [55]) use the single corresponding register among registers CiMKR0 to CiMKR7 for acceptance filtering. Receive FIFO mailboxes (mailboxes [60] to [63]) use two registers CiMKR8 and CiMKR9 for the acceptance filtering.

Also, the receive FIFO uses two registers CiFIDCR0 and CiFIDCR1 for ID comparison. Bits EID, SID, RTR, and IDE in registers CiMB60 to CiMB63 for the receive FIFO are disabled. As acceptance filtering depends on the result of two ID-mask sets, two ranges of IDs can be received into the receive FIFO.

Registers CiMKIVLR0 and CiMKIVLR1 are disabled for the receive FIFO.

If both setting of standard ID and extended ID are set in the IDE bits in registers CiFIDCR0 and CiFIDCR1 individually, both ID formats are received.

If both setting of data frame and remote frame are set in the RTR bits in registers CiFIDCR0 and CiFIDCR1 individually, both data and remote frames are received.

When combination with two ranges of IDs is not necessary, set the same mask value and the same ID into both of the FIFO ID/mask register sets.



R01UH0286EJ0110

FIFO mailbox mode Normal mailbox mode Mailbox [0] Mailbox [0] CiMKR0 register CiMKR0 register Mailbox [15] Mailbox [15] Mailbox [16] Mailbox [16] CiMKR1 register CiMKR1 register Mailbox [31] Mailbox [31] Mailbox [32] Mailbox [32] CiMKR2 register CiMKR2 register Mailbox [35] Mailbox [35] Mailbox [36] Mailbox [36] CiMKR3 register CiMKR3 register Mailbox [39] Mailbox [39] Mailbox [40] Mailbox [40] CiMKR4 register CiMKR4 register Mailbox [43] Mailbox [43] Mailbox [44] Mailbox [44] CiMKR5 register CiMKR5 register Mailbox [47] Mailbox [47] Mailbox [48] Mailbox [48] CiMKR6 register CiMKR6 register Mailbox [51] Mailbox [51] Mailbox [52] Mailbox [52] CiMKR7 register CiMKR7 register Mailbox [55] Mailbox [55] Mailbox [56] Mailbox [56] CiMKR8 register Transmit FIFO CiMKR8 register CiFIDCR0 register Mailbox [59] Mailbox [59] Mailbox [60] Mailbox [60] CiMKR9 register CiMKR9 register Receive FIFO CiFIDCR1 register Mailbox [63] Mailbox [63]

Figure 26.16 shows the correspondence of mask registers to mailboxes. Figure 26.17 shows the acceptance filtering.

Figure 26.16 Correspondence of Mask Registers to Mailboxes (i = 0 to 4)




Figure 26.17 Acceptance Filtering (i = 0 to 4)

26.8 Reception and Transmission

Table 26.11 list the CAN communication mode configuration.

Table 26.11 Configuration for CAN Reception Mode and Transmission Mode

TRMREQ	RECREQ	ONESHOT	Communication Mode of Mailbox
0	0	0	Mailbox disabled or transmission being aborted
0	0	1 Configurable only when transmission or reception from a mailbox (programmed in one-shot mode) is aborted.	
0	1	0	Configured as a receive mailbox for a data frame or a remote frame.
0	1	1	Configured as a one-shot receive mailbox for a data frame or a remote frame.
1	0	0	Configured as a transmit mailbox for a data frame or a remote frame.
1	0	1	Configured as a one-shot transmit mailbox for a data frame or a remote frame.
1	1	0	Do not set.
1	1	1	Do not set.

Note: TRMREQ, RECREQ, ONESHOT: Bits in CiMCTLj register (i = 0 to 4; j = 32 to 63)

When a mailbox is configured as a receive mailbox or a one-shot receive mailbox, note the following:

- 1. Before a mailbox is configured as a receive mailbox or a one-shot receive mailbox, set the CiMCTLj register to "H'00".
- 2. A received message is stored into the first mailbox that matches the condition according to the result of receive mode configuration and acceptance filtering. Upon deciding a mailbox which stores the received message, the mailbox with the smaller number has higher priority.
- 3. In CAN operation mode, when a CAN module transmits a message whose ID matches with the ID/mask set of a mailbox configured to receive messages, the CAN module never receives the transmitted data. In self-test mode, however, the CAN module may receive its transmitted data. In this case, the CAN module sends an ACK.

When configuring a mailbox as a transmit mailbox or a one-shot transmit mailbox, note the following:

1. Before a mailbox is configured as a transmit mailbox or one-shot transmit mailbox, ensure that the CiMCTLj register is "H'00" and that there is no pending abort process.



26.8.1 Reception

Figure 26.18 shows an operation example of data frame reception in overwrite mode.

This example shows the operation of overwriting the first message when the CAN module receives two consecutive CAN messages that matches the receiving conditions of the CiMCTLj register.




Figure 26.18 Operation Example of Data Frame Reception in Overwrite Mode (i = 0 to 4)

- 1. When a SOF is detected on the CAN bus, the RECST bit in the CiSTR register is set to "1" (reception in progress) if the CAN module has no message ready to start transmission.
- 2. The acceptance filter procedure starts at the beginning of the CRC field to select the receive mailbox.
- 3. After a message has been received, the NEWDATA bit in the CiMCTLj register for the receive mailbox is set to "1" (new data being updated/stored in the mailbox). The INVALDATA bit in the CiMCTLj register is set to "1" (message is being updated) at the same time, and then the INVALDATA bit is set to "0" (message valid) again after the complete message is transferred to the mailbox.
- 4. When the interrupt enable bit in the CiMIER register for the receive mailbox is "1" (interrupt enabled), the CANi reception complete interrupt request is generated. This interrupt is generated when the INVALDATA bit is set to "0".
- 5. After reading the message from the mailbox, the NEWDATA bit needs to be set to "0" by a program.
- 6. In overwrite mode, if the next CAN message has been received into a mailbox whose NEWDATA bit is still set to "1", the MSGLOST bit in the CiMCTLj register is set to "1" (message has been overwritten). The new received message is transferred to the mailbox. The CANi reception complete interrupt request is generated the same as in 4.



Figure 26.19 shows the operation example of data frame reception in overrun mode. This example shows the operation of overruning the second message when the CAN module receives two consecutive CAN messages that matches the receiving conditions of the CiMCTLj register.





Figure 26.19 Operation Example of Data Frame Reception in Overrun Mode (i = 0 to 4)

- 1. to 5. are the same as overwrite mode.
- 6. In overrun mode, if the next message has been received before the NEWDATA bit is set to "0", the MSGLOST bit in the CiMCTLj register is set to "1" (message has been overrun). The new received message is discarded and a CANi error interrupt request is generated if the corresponding interrupt enable bit in the CiEIER register is set to "1" (interrupt enabled).

26.8.2 Transmission






Figure 26.20 Operation Example of Data Frame Transmission (i = 0 to 4)

- 1. When a TRMREQ bit in the CiMCTLj register is set to 1 (transmit mailbox) in bus-idle state, the mailbox scan procedure starts to decide the highest-priority mailbox for transmission. Once the transmit mailbox is decided, the TRMACTIVE bit in the CiMCTLj register is set to "1" (from when a transmission request is received until transmission is completed, or an error/arbitration lost has occurred), the TRMST bit in the CiSTR register is set to "1" (transmission in progress), and the CAN module starts transmission. *
- 2. If other TRMREQ bits are set, the transmission scan procedure starts with the CRC delimiter for the next transmission.
- 3. If transmission is completed without losing arbitration, the SENTDATA bit in the CiMCTLj register is set to "1" (transmission completed) and the TRMACTIVE bit is set to "0" (transmission is pending, or no transmission request). If the interrupt enable bit in the CiMIER register is "1" (interrupt enabled), the CANi transmission complete interrupt request is generated.
- 4. When requesting the next transmission from the same mailbox, set bits SENDTDATA and TRMREQ to "0", then set the TRMREQ bit to "1" after checking that bits SENDTDATA and TRMREQ have been set to "0".
- Note: *1 If arbitration is lost after the CAN module starts transmission, the TRMACTIVE bit is set to "0". The transmission scan procedure is performed again to search for the highest-priority transmit mailbox from the beginning of the CRC delimiter. If an error occurs either during transmission or following the arbitration lost the transmission scan procedure is performed again from the start of the error delimiter to search for the highest-priority transmit mailbox.



26.9 CAN Interrupt

The CAN module provides the following CAN interrupts for each channel. Table 26.12 lists CAN interrupts.

- CANi reception complete interrupt (mailbox 0) [RXM0i]
- CANi reception complete interrupt (mailbox 1 to 63) [RXM1i]
- CANi transmission complete interrupt (mailbox 32 to 63) [TXMi]
- CANi reception FIFO interrupt [RXFi]
- CANi transmission FIFO interrupt [TXFi]
- CANi error interrupt [ERSi]

There are eight types of interrupt sources for the CANi error interrupts. These sources can be determined by checking the CiEIFR register.

- Bus error
- Error-warning
- Error-passive
- Bus-off entry
- Bus-off recovery
- Receive overrun
- Overload frame transmission
- Bus lock

Table 26.12 CAN Interrupts

Module	Interrupt Abbreviation	Interrupt Source	Source Flag
CANi	ERSi	Bus lock detected	CiEIFR.BLIF
		Overload frame transmission detected	CiEIFR.OLIF
		Overrun detected	CiEIFR.ORIF
		Bus-off recovery detected	CiEIFR.BORIF
		Bus-off entry detected	CiEIFR.BOEIF
		Error-passive detected	CiEIFR.EPIF
		Error-warning detected	CiEIFR.EWIF
		Bus error detected	CiEIFR.BEIF
	RXFi	Receive FIFO message received (CiMIER1[29] = 0)	CilSR.RXFF
		Receive FIFO warning (CiMIER1[29] = 1)	
	TXFi	Transmit FIFO message transmission completed (CiMIER1[25] = 0)	CilSR.TXFF
		FIFO last message transmission completed (CiMIER1[25] = 1)	
	RXM0i	Mailbox 0 message received	CiMCTL0.NEWDATA
	RXM1i	Mailbox 1 to 63 message received	CIMCTL1.NEWDATA to CIMCTL63.NEWDATA
	TXMi	Mailbox 32 to 63 message transmission completed	CiMCTL32.SENTDATA to CiMCTL63.SENTDATA

Legend: i = 0 to 4

(1) CANi reception complete interrupt (mailbox 0) [RXM0i]

After the CiMCTL0.NEWDATA bit is set by the completion of reception, if received data has been stored (the corresponding INVALDATA bit changes from "1" to "0"), the CiISR.RXM0F bit is set to "1" when CiMIER0[0] has been set to "1". When the mailbox 0 reception complete (RXM0) interrupt has been enabled, the RXM0 interrupt is requested to the interrupt controller.

To clear the RXM0 interrupt, clear the CiMCTL0.NEWDATA bit in the RXM0 interrupt handling routine. To change the CiIER.RXM0IE bit to disabled after having set the bit, make the change while no RXM0 interrupt is generated or during the RXM0 interrupt handling routine. This also applies to CiMIER0[0].




Figure 26.21 Block Diagram of CANi Reception Complete Interrupt (Mailbox 0) [RXM0i]

(2) CANi reception complete interrupt (mailbox 1 to 63) [RXM1i]

After the CiMCTLj.NEWDATA bit is set by the completion of reception, if received data has been stored (the corresponding INVALDATA bit changes from "1" to "0"), the CiISR.RXM1F bit is set to "1" when the CiMIER0 or CiMIER1 register bit corresponding to mailbox j has been set to "1". When the mailbox 1 to 63 reception complete (RXM1) interrupt has been enabled, the RXM1 interrupt is requested to the interrupt controller.

To clear the RXM1 interrupt, clear the CiMCTLj.NEWDATA bit in the RXM1 interrupt handling routine. To change the CiIER.RXM1IE bit to disabled after having set the bit, make the change while no RXM1 interrupt is generated or during the RXM1 interrupt handling routine. This also applies to CiMIER0[j] (j = 1 to 31) or CiMIER1[j-32] (j = 32 to 63).




Figure 26.22 Block Diagram of CANi Reception Complete Interrupt (Mailbox 1 to 63) [RXM1i]

(3) CANi transmission complete interrupt (mailbox 32 to 63) [TXMi]

If the CiMCTLj.SENTDATA bit is set by the completion of transmission, the CiISR.TXMF bit is set to "1" when the CiMIER1 register bit corresponding to mailbox j has been set to "1". When the mailbox 32 to 63 transmission complete (TXM) interrupt has been enabled, the TXM interrupt is requested to the interrupt controller.

To clear the TXM interrupt, clear the CiMCTLj.SENTDATA bit in the TXM interrupt handling routine. To change the CiIER.TXMIE bit to disabled after having set the bit, make the change while no TXM interrupt is generated or during the TXM interrupt handling routine. This also applies to CiMIER1[j-32] (j = 32 to 63).




Figure 26.23 Block Diagram of CANi Transmission Complete Interrupt (Mailbox 32 to 63) [TXMi]

(4) CANi receive FIFO interrupt [RXFi]

If CiRFCR[6:5] are set by the reception of a receive FIFO message or by a warning with the settings of CiMIER1[29:28], the CiISR.RXFF bit is set to "1". When the receive FIFO (RXF) interrupt has been enabled with the CiIER.RXFIE bit, the RXF interrupt is requested to the interrupt controller.

To clear the RXF interrupt, clear the CiISR.RXFF bit in the RXF interrupt handling routine. To change the CiIER.RXFIE bit to disabled after having set the bit, make the change while no RXF interrupt is generated or during the RXF interrupt handling routine. This also applies to CiMIER1[28].




Figure 26.24 Block Diagram of CANi Receive FIFO Interrupt [RXFi]

(5) CANi transmit FIFO interrupt [TXFi]

When the transmission of a transmit FIFO message is counted for the specified number of times with the settings of CiMIER1 [25:24], the CiISR.TXFF bit is set to "1". When the transmit FIFO (TXF) interrupt has been enabled with the CiIER.TXFIE bit, the TXF interrupt is requested to the interrupt controller.

To clear the TXF interrupt, clear the CiISR.TXF bit in the TXF interrupt handling routine. To change the CiIER.TXFIE bit to disabled after having set the bit, make the change while no TXF interrupt is generated or during the TXF interrupt handling routine. This also applies to CiMIER1[24].




Figure 26.25 Block Diagram of CANi Transmit FIFO Interrrupt [TXFi]

(6) CANi error interrupt [ERSi]

If CiEIFR[j] is set by a communication error, the CiISR.ERSF bit is set to "1" when the corresponding CiEIER[j] has been set to "1". When the error (ERS) interrupt has been enabled with the CiIER.ERSIE bit, the ERS interrupt is requested to the interrupt controller.

To clear the ERS interrupt, clear each CiEIFR[j] register bit in the ERS interrupt handling routine. To change the CiIER.ERSIE bit to disabled after having set the bit, make the change while no ERS interrupt is generated or during the ERS interrupt handling routine. This also applies to CiEIER[j] (j = 7 to 0).




Figure 26.26 Block Diagram of CANi Error Interrrupt [ERSi]

This page is blank for reasons of layout.

Section 27 A/D Converter (ADC)

27.1 Overview

This MCU includes a 12-bit successive approximation A/D converter, which consists of two independent units (AD0 and AD1). Up to 24 channel analog inputs can be selected by software. Note that in this chapter the i used in the register names ADi, pin names, and signal names is 0 or 1, that m is 0 to 15, and that n is 0 to 7. (For pin specifications, see table 27.2.)

Table 27.1 lists the overview of the ADC.

Table 27.1 Overview of the ADC

Item	Description
Resolution	• 12 bits
Input channels	24 channels
	AD0: 16 channels (AD0INm (m = 0 to 15)), AD1: 8 channels (AD1INn (n = 0 to 7))
Minimum conversion time	• 1.25 μs/channel (operating at Pck = 40 MHz, 50 conversion states)
Scan conversion modes	• 2 modes
	Single cycle scan mode: Scanning performed only once
	Continuous scan mode: Scanning performed repeatedly
	The channels subject to scanning are selectable. A/D conversion proceeds in order from lower-numbered to higher-numbered channels (AD0IN0 to AD0IN15 for AD0 and AD1IN0 to AD1IN7 for AD1).
A/D-converted value addition mode	The same channel is A/D converted two to four times in succession, and the sum of the converted values is stored in the A/D data registers. (Only channels AD0IN0 to AD0IN7 and AD1IN0 to AD1IN7 are supported.)
Registers	Twenty-four 12-bit A/D data registers
Sample and hold function	Each A/D converter module (AD0 and AD1) includes a sample and hold circuit.
Three ways of starting scan conversion	AD0: Selectable software trigger (ADST bit in AD0CSR register), external trigger (AD0TRG#), or ATU-IIIS timer trigger (timer G4)
	 AD1: Selectable software trigger (ADST bit in AD1CSR register), external trigger (AD1TRG#), or ATU-IIIS timer trigger (timer G5)



Item	Description
Interrupt-triggered conversion	Independently from scan conversion, it is possible to preferentially process channels requested by an ATU-IIIS timer trigger or software trigger for A/D conversion. This function supports channels AD0INm and AD1INn. When an interrupt conversion and a scan conversion conflict, the scan conversion is suspended and A/D conversion is executed preferentially on the channel for which the interrupt conversion was requested. On completion of the interrupt conversion, the scan conversion is resumed on the channel there A/D conversion was interrupted.
Support for scan conversion end interrupt (ADI), interrupt conversion end interrupt, and DMA transfer function	On completion of scanning for scan conversion, a scan conversion end interrupt request (AD0I. AD1I) can be generated or the DMAC can be started. On completion of interrupt conversion on channels AD0INm and AD1INn, an interrupt conversion end interrupt request (AD0IDm and AD1IDn) can be generated, or the DMAC (AD0ID0 to AD0ID3 and AD0ID15) can be started.
Programmable analog input voltage range	The analog conversion voltage range is programmable by using the AVREFH pin.
ADEND output	When channels AD0IN0 and AD1IN0 are used for scan conversion, the conversion timing signals are output on pins AD0END and AD1END.
A/D converter self-diagnosis function	This function A/D converts the internally generated voltage values of AVREF (AVREFH) \times 0, AVREF \times 1/2, and AVREF \times 1, and returns the A/D converted values and the converted voltage information to the AD0DRD register and the AD1DRD register, respectively. Then the function reads the AD0DRD and AD1DRD registers by software to determine whether or not the A/D converted values are within the normal range, and detects an error in the A/D converter.




Figure 27.1 shows a block diagram of the A/D converter.

Figure 27.1 Block Diagram of A/D Converter

27.2 Input/Output Pins

Table 27.2 shows the pin configuration of the A/D converter.

To maintain reliable operation of this MCU, ensure the appropriate relation between AVcc and AVss to Vcc and Vss. For details, see section 27.8, Usage Notes.

Pin switching is required for pins which are multiplexed with other functions. For details, see section 18, I/O Ports and Pin Function Unit.

Table 27.2 Pin Configuration

Pin Name	I/O	Function
AV _{cc}	Input	Analog power supply
AV _{ss}	Input	Analog ground
AVREFL	Input	Input pin for analog reference voltage (AVREFL < AVREFH)
AVREFH	Input	Input pin for analog reference voltage (AVREFL < AVREFH)
AD0IN0	Input	AD0 analog input pin 0
AD0IN1	Input	AD0 analog input pin 1
AD0IN2	Input	AD0 analog input pin 2
AD0IN3	Input	AD0 analog input pin 3
AD0IN4	Input	AD0 analog input pin 4
AD0IN5	Input	AD0 analog input pin 5
AD0IN6	Input	AD0 analog input pin 6
AD0IN7	Input	AD0 analog input pin 7
AD0IN8	Input	AD0 analog input pin 8
AD0IN9	Input	AD0 analog input pin 9
AD0IN10	Input	AD0 analog input pin 10
AD0IN11	Input	AD0 analog input pin 11
AD0IN12	Input	AD0 analog input pin 12
AD0IN13	Input	AD0 analog input pin 13
AD0IN14	Input	AD0 analog input pin 14
AD0IN15	Input	AD0 analog input pin 15
AD1IN0	Input	AD1 analog input pin 0
AD1IN1	Input	AD1 analog input pin 1
AD1IN2	Input	AD1 analog input pin 2
AD1IN3	Input	AD1 analog input pin 3
AD1IN4	Input	AD1 analog input pin 4
AD1IN5	Input	AD1 analog input pin 5
AD1IN6	Input	AD1 analog input pin 6
AD1IN7	Input	AD1 analog input pin 7
AD0TRG#	Input	Input pin for scan conversion trigger of AD0
AD1TRG#	Input	Input pin for scan conversion trigger of AD1
AD0END	Output	Output pin for monitoring AD0 conversion timing of AD0IN0
AD1END	Output	Output pin for monitoring AD1 conversion timing of AD1IN0



27.3 Functions Assigned to Each Channel

Table 27.3 lists the functions assigned to each channel.

Table 27.3 List of Functions Assigned to Each Channel

П				Scan Conversion										(B)	Interrupt Conversion								
	<u></u>			ı	igge		lection		equest Signal	(î	(6	werted Value)	ted Value ode	DENDA or ADENI		Trigger Source	1	quest Signal	er Function	election)	rce Selection		ot Enable
	Conversion Time/Channel	A/D Conversion Cha	annel	Source 1	Source 2	Source 3	Channel Selection	Mode 1	IA Transfer Re	inction (DMA	ın Completior	er er for A/D-Cor	A/D-Converted Value Addition Mode	ng Monitor Pin (A	Source 1	Source 2	Source 3	IA Transfer Re	DMA Transfer	Enable (Channel Selection)	Trigger Source	End Flag	End Interrupt Enable
A/D Converter	A/D Conversion	Pin Name	Symbol	Software	Pin	ATU-IIIS	ADICER and ADIANS	Scan Conversion Mode	End Interrupt/DMA Transfer Request	DMA Transfer Function (DMAC)	End Flag (at Scan Completion)	A/D Data Register (Storage Register for A/D-Converted Value)	AD0ADS and AD1ADS	A/D Conversion Timing Monitor Pin (ADENDA or ADENDB)	ATU	J-IIIS	Software (ADOSTRG and AD1STRG)	End Interrupt/DMA Transfer Request Signal	DMAC	ADOTRE and AD1TRE	ADOTRS and AD1TRS	ADOTRF and AD1TRF	AD0TRD and AD1TRD
П		For self diagnosis 0	DIAG0	П			DIAGM (ADOCER)				А	AD0DRD	×	×	×	×	×	×	×	×	×	×	×
Ш	Ī	AD0 analog input pin 0	AD0IN0				AD0ANS0				Α	AD0DR0	AD0ADS0	0	Timer TOU00	Timer TOU00	AD0STRG0	AD0ID0	0	AD0TRGE0	AD0TRS0	AD0TF0	AD0IDE0
Ш		AD0 analog input pin 1	AD0IN1				AD0ANS1				Α	AD0DR1	AD0ADS1	×	Timer TOU00	Timer TOU01	AD0STRG1	AD0ID1	0	AD0TRGE1	AD0TRS1	AD0TF1	AD0IDE1
Ш		AD0 analog input pin 2	AD0IN2				AD0ANS2				Α	AD0DR2	AD0ADS2	×	Timer TOU00	Timer TOU02	AD0STRG2	AD0ID2	0	AD0TRGE2	AD0TRS2	AD0TF2	AD0IDE2
Ш		AD0 analog input pin 3	AD0IN3				AD0ANS3	scanning	1		Α	AD0DR3	AD0ADS3	×	Timer TOU00	Timer TOU03	AD0STRG3	AD0ID3	0	AD0TRGE3	AD0TRS3	AD0TF3	AD0IDE3
Ш		AD0 analog input pin 4	AD0IN4		AD0 external trigger (AD0TRG)		AD0ANS4	scan			Α	AD0DR4	AD0ADS4	×	Timer TOU01	Timer TOU04	AD0STRG4	AD0ID4	×	AD0TRGE4	AD0TRS4	AD0TF4	AD0IDE4
AD0)		AD0 analog input pin 5	AD0IN5	æ	AD0		AD0ANS5	snor			А	AD0DR5	AD0ADS5	×	Timer TOU01	Timer TOU04	AD0STRG5	AD0ID5	×	AD0TRGE5	AD0TRS5	AD0TF5	AD0IDE5
A/D converter 0 (AD0)	SII	AD0 analog input pin 6	AD0IN6	ADST(AD0CS	ger (8	AD0ANS6	scanning or continuous			Œ A	AD0DR6	AD0ADS6	×	Timer TOU02	Timer TOU04	AD0STRG6	AD0ID6	×	AD0TRGE6	AD0TRS6	AD0TF6	AD0IDE6
nvert	1.25	AD0 analog input pin 7	AD0IN7	T(AL	trig	imer	AD0ANS7	orc	ADOI	0	ADF(ADOREF)	AD0DR7	AD0ADS7	×	Timer TOU02	Timer TOU04	AD0STRG7	AD0ID7	×	AD0TRGE7	AD0TRS7	AD0TF7	AD0IDE7
0 Q		AD0 analog input pin 8	AD0IN8	ADS	tern		AD0ANS8	ning	A		PF(A	AD0DR8	×	×	Timer TOU03	Timer TOU05	AD0STRG8	AD0ID8	×	AD0TRGE8	AD0TRS8	AD0TF8	AD0IDE8
◄		AD0 analog input pin 9	AD0IN9		ê 0		AD0ANS9	scan			Ā	AD0DR9	×	×	Timer TOU03	Timer TOU05	AD0STRG9	AD0ID9	×	AD0TRGE9	AD0TRS9	AD0TF9	AD0IDE9
Ш		AD0 analog input pin 10 AD0IN10		¥		AD0ANS10	cycle			Al	D0DR10	×	×	Timer TOU04	Timer TOU05	AD0STRG10	AD0ID10	×	AD0TRGE10	AD0TRS10	AD0TF10	AD0IDE10	
Ш		AD0 analog input pin 11	AD0IN11				AD0ANS11	Single			Al	D0DR11	×	×	Timer TOU04	Timer TOU05	AD0STRG11	AD0ID11	×	AD0TRGE11	AD0TRS11	AD0TF11	AD0IDE11
Ш		AD0 analog input pin 12	AD0IN12				AD0ANS12	ş			A	D0DR12	×	×	Timer TOU05	Timer TOU05	AD0STRG12	AD0ID12	×	AD0TRGE12	AD0TRS12	AD0TF12	AD0IDE12
Ш		AD0 analog input pin 13	AD0IN13				AD0ANS13				A	D0DR13	×	×	Timer TOU05	Timer TOU05	AD0STRG13	AD0ID13	×	AD0TRGE13	AD0TRS13	AD0TF13	AD0IDE13
Ш		AD0 analog input pin 14	AD0IN14				AD0ANS14				Al	D0DR14	×	×	Timer TOU05	Timer TOU05	AD0STRG14	AD0ID14	×	AD0TRGE14	AD0TRS14	AD0TF14	AD0IDE14
Ш		AD0 analog input pin 15	AD0IN15	Ш			AD0ANS15		Ш		Al	D0DR15	×	×	Timer TOU05	Timer TOU05	AD0STRG15	AD0ID15	0	AD0TRGE15	AD0TRS15	AD0TF15	AD0IDE15
Ш		For self diagnosis 1	DIAG1		٠		DIAGM (AD1CER)					×	×	×	×	×	×	×	×	×	×	×	×
		AD1 analog input pin 0	AD1IN0		TEG		AD1ANS0	scanning	1		Α	AD1DR0	AD1ADS0	0	Timer TOU00	Timer TOU00	AD1STRG0	AD1ID0	×	AD1TRGE0	AD1TRS0	AD1TF0	AD1IDE0
AD1		AD1 analog input pin 1	AD1IN1	Œ((AD1		AD1ANS1				Α	AD1DR1	AD1ADS1	×	Timer TOU00	Timer TOU01	AD1STRG1	AD1ID1	×	AD1TRGE1	AD1TRS1	AD1TF1	AD1IDE1
ter 1	SIT	AD1 analog input pin 2	AD1IN2	100	gger	r G5	AD1ANS2	finuou			Œ A	AD1DR2	AD1ADS2	×	Timer TOU00	Timer TOU02	AD1STRG2	AD1ID2	×	AD1TRGE2	AD1TRS2	AD1TF2	AD1IDE2
A/D converter 1 (AD1)	1.25	AD1 analog input pin 3	AD1IN3	ADST(AD1CS	altri	Timer	AD1ANS3	scanning or continuous	AD11		(AD1REF)	AD1DR3	AD1ADS3	×	Timer TOU00	Timer TOU03	AD1STRG3	AD1ID3	×	AD1TRGE3	AD1TRS3	AD1TF3	AD1IDE3
Δ/D 00		AD1 analog input pin 4	AD1IN4	ADS	xtern		AD1ANS4	guint	A		F(AI	AD1DR4	AD1ADS4	×	Timer TOU01	Timer TOU04	AD1STRG4	AD1ID4	×	AD1TRGE4	AD1TRS4	AD1TF4	AD1IDE4
	L	AD1 analog input pin 5	AD1IN5		AD1 external trigger (AD1TRG) Timer G5	AD1ANS5				ADF	AD1DR5	AD1ADS5	×	Timer TOU01	Timer TOU04	AD1STRG5	AD1ID5	×	AD1TRGE5	AD1TRS5	AD1TF5	AD1IDE5	
		AD1 analog input pin 6	AD1IN6				AD1ANS6	cycle		Α	AD1DR6	AD1ADS6	×	Timer TOU02	Timer TOU04	AD1STRG6	AD1ID6	×	AD1TRGE6	AD1TRS6	AD1TF6	AD1IDE6	
Ш		AD1 analog input pin 7 AD1IN7					AD1ANS7	Single			А	AD1DR7	AD1ADS7	×	Timer TOU02	Timer TOU04	AD1STRG7	AD1ID7	×	AD1TRGE7	AD1TRS7	AD1TF7	AD1IDE7



27.4 Register Descriptions

Table 27.4 lists the register configuration of the A/D converter.

Table 27.4 Register Configuration

Register Name	Abbreviation	After Reset	P4 Address	Size*1	Page
A/D0 data register DIAG0	AD0DRD	H'0000	H'FFFF 403E	16	27-12
A/D0 data register 0	AD0DR0	H'0000	H'FFFF 4040	16	27-9
A/D0 data register 1	AD0DR1	H'0000	H'FFFF 4042	16	27-9
A/D0 data register 2	AD0DR2	H'0000	H'FFFF 4044	16	27-9
A/D0 data register 3	AD0DR3	H'0000	H'FFFF 4046	16	27-9
A/D0 data register 4	AD0DR4	H'0000	H'FFFF 4048	16	27-9
A/D0 data register 5	AD0DR5	H'0000	H'FFFF 404A	16	27-9
A/D0 data register 6	AD0DR6	H'0000	H'FFFF 404C	16	27-9
A/D0 data register 7	AD0DR7	H'0000	H'FFFF 404E	16	27-9
A/D0 data register 8	AD0DR8	H'0000	H'FFFF 4050	16	27-11
A/D0 data register 9	AD0DR9	H'0000	H'FFFF 4052	16	27-11
A/D0 data register 10	AD0DR10	H'0000	H'FFFF 4054	16	27-11
A/D0 data register 11	AD0DR11	H'0000	H'FFFF 4056	16	27-11
A/D0 data register 12	AD0DR12	H'0000	H'FFFF 4058	16	27-11
A/D0 data register 13	AD0DR13	H'0000	H'FFFF 405A	16	27-11
A/D0 data register 14	AD0DR14	H'0000	H'FFFF 405C	16	27-11
A/D0 data register 15	AD0DR15	H'0000	H'FFFF 405E	16	27-11
A/D1 data register DIAG1	AD1DRD	H'0000	H'FFFF 443E	16	27-12
A/D1 data register 0	AD1DR0	H'0000	H'FFFF 4440	16	27-9
A/D1 data register 1	AD1DR1	H'0000	H'FFFF 4442	16	27-9
A/D1 data register 2	AD1DR2	H'0000	H'FFFF 4444	16	27-9
A/D1 data register 3	AD1DR3	H'0000	H'FFFF 4446	16	27-9
A/D1 data register 4	AD1DR4	H'0000	H'FFFF 4448	16	27-9
A/D1 data register 5	AD1DR5	H'0000	H'FFFF 444A	16	27-9
A/D1 data register 6	AD1DR6	H'0000	H'FFFF 444C	16	27-9
A/D1 data register 7	AD1DR7	H'0000	H'FFFF 444E	16	27-9
A/D0 control register	AD0CSR	H'00	H'FFFF 4000	8	27-13
A/D1 control register	AD1CSR	H'00	H'FFFF 4400	8	27-13
A/D0 conversion status register	AD0REF	H'00	H'FFFF 4002	8	27-18
A/D1 conversion status register	AD1REF	H'00	H'FFFF 4402	8	27-18
A/D0 interrupt trigger enable register	AD0TRE	H'0000	H'FFFF 4004	8, 16	27-22
A/D1 interrupt trigger enable register	AD1TRE	H'00	H'FFFF 4410	8	27-22
A/D0 interrupt trigger conversion end flag register	AD0TRF	H'0000	H'FFFF 4006	8, 16	27-27
A/D1 interrupt trigger conversion end flag register	AD1TRF	H'00	H'FFFF 4412	8	27-28
A/D0 interrupt trigger source select register	AD0TRS	H'0000	H'FFFF 4008	8, 16	27-23
A/D1 interrupt trigger source select register	AD1TRS	H'00	H'FFFF 4414	8	27-24

Register Name	Abbreviation	After Reset	P4 Address	Size*1	Page
A/D0 interrupt software trigger register	AD0STRG	H'0000	H'FFFF 400A	8, 16	27-25
A/D1 interrupt software trigger register	AD1STRG	H'00	H'FFFF 4416	8	27-26
A/D0 interrupt trigger conversion end interrupt enable register	AD0TRD	H'0000	H'FFFF 400C	8, 16	27-29
A/D1 interrupt trigger conversion end interrupt enable register	AD1TRD	H'00	H'FFFF 4418	8	27-30
A/D0 converted value addition mode select register	AD0ADS	H'00	H'FFFF 401C	8	27-19
A/D1 converted value addition mode select register	AD1ADS	H'00	H'FFFF 441C	8	27-20
A/D0 converted value addition count select register	AD0ADC	H'00	H'FFFF 401E	8	27-21
A/D1 converted value addition count select register	AD1ADC	H'00	H'FFFF 441E	8	27-21
A/D0 channel select register	AD0ANS	H'0000	H'FFFF 4020	8, 16	27-17
A/D1 channel select register	AD1ANS	H'0000	H'FFFF 4420	8, 16	27-17
A/D0 control extended register	AD0CER	H'0000	H'FFFF 4030	8, 16	27-15
A/D1 control extended register	AD1CER	H'0000	H'FFFF 4430	8, 16	27-15

Notes: *1 16-bit access can be made only at word boundaries.

• The P4 address applies when the P4 area of the virtual address space is used. When the upper three bits of the 32-bit P4 area address are cleared to "0", the result is an area 7 address. This address is used when accessing area 7 of the physical address space using the TLB.

27.4.1 A/D0 Data Registers m and DIAG0 (AD0DRm and AD0DRD) A/D1 Data Registers n and DIAG1 (AD1DRn and AD1DRD)

The AD0DRm and AD1DRn registers are read-only registers that hold the results of A/D conversion of the AD0INm and AD1INn. The registers should be read in words. See table 27.3 for the correspondence between the AD0DRm registers and the AD0INm and between the AD1DRn registers and the AD1INn. The registers should be read in words.

The AD0DRD and AD1DRD registers are read-only registers that store the self-diagnosed A/D-converted results of channels AD0 and AD1, respectively.

The AD0DRm, AD1DRn, AD0DRD, and AD1DRD registers use different formats depending on the settings of the A/D data register format select bit (ADRFMT) and the A/D-converted value addition channel select bits (AD0ADS0 to 7 and AD1ADS0 to 7). Note that A/D-converted value addition mode can be selected only for registers AD0DR0 to AD0DR7 and AD1DR0 to AD1DR7. The self-diagnosis status bit is added to AD0DRD and AD1DRD.

(1) A/D0 Data Registers 0 to 7 and A/D1 Data Registers 0 to 7 (AD0DR0 to AD0DR7 and AD1DR0 to AD1DR7)

When A/D-converted value addition mode is not selected, left-shift or right-shift format can be selected by setting the ADRFMT bit in the A/D control extended register. At this time, bits AD11 to AD0 show the 12-bit A/D-converted value. The other bits are reserved. They are always read as "0".

When A/D-converted value addition mode is selected, the setting of the ADRFMT bit is invalid. At this time, bits AD13 to AD0 show the sum of all the values added in A/D converted value addition mode. The other bits are reserved. They are always read as "0".

The following minimum and maximum values apply to channels for which A/D-converted value addition mode is selected:

1st conversion: $H'0000 \le ADiDRn \ (n=0 \ to \ 7) \le H'3FFC$ 2nd conversion: $H'0000 \le ADiDRn \ (n=0 \ to \ 7) \le H'7FF8$ 3rd conversion: $H'0000 \le ADiDRn \ (n=0 \ to \ 7) \le H'BFF4$ 4th conversion: $H'0000 \le ADiDRn \ (n=0 \ to \ 7) \le H'FFF0$

• When A/D-converted value addition mode is not selected

A/D0 Data Registers 0 to 7 (AD0DR0 to AD0DR7) A/D1 Data Registers 0 to 7 (AD1DR0 to AD1DR7) <P4 address: location H'FFFF 4040 to H'FFFF 404E><P4 address: location H'FFFF 4440 to H'FFFF 444E>

• When left-shift format is selected



Bit	Abbreviation	After Reset	R	W	Description
15 to 4	AD11 to AD0	All 0	R	_	12-Bit A/D-Converted Value
3 to 0	_	All 0	0	_	Reserved Bits
					These bits are always read as "0".



• When right-shift format is selected

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	_	_	_	AD11	AD10	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<After Reset: H'0000>

Bit	Abbreviation	After Reset	R	W	Description
15 to 12	5 to 12 — All 0 0				Reserved Bits
					These bits are always read as "0".
11 to 0	AD11 to AD0	All 0	R	_	12-Bit A/D-Converted Value

• When A/D-converted value addition mode is selected

A/D0 Data Registers 0 to 7 (AD0DR0 to AD0DR7) A/D1 Data Registers 0 to 7 (AD1DR0 to AD1DR7) <P4 address: location H'FFFF 4040 to H'FFFF 404E> <P4 address: location H'FFFF 4440 to H'FFFF 444E>

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	AD13	AD12	AD11	AD10	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0		_
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Abbreviation	After Reset	R	W	Description
15 to 2	AD13 to AD0	All 0	R	_	Sum of All Values Added in A/D-Converted Value Addition Mode
1, 0	_	All 0	0	_	Reserved Bits
					These bits are always read as "0".

(2) A/D0 Data Registers 8 to 15 (AD0DR8 to AD0DR15)

Left-shift or right-shift format can be selected by setting the ADRFMT bit in the AD0CER register.

Bits AD11 to AD0 show the 12-bit A/D converted value. The other bits are reserved. They are always read as "0".

Note that registers AD0DR8 to AD0DR15 cannot be set to A/D-converted value addition mode.

A/D0 Data Registers 8 to 15 (AD0DR8 to AD0DR15)

<P4 address: location H'FFFF 4050 to H'FFFF 405E>


• When left-shift format is selected

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	AD11	AD10	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	_	_			
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

<After Reset: H'0000>

Bit	Abbreviation	After Reset	R	W	Description
15 to 4	AD11 to AD0	All 0	R	_	12-Bit A/D-Converted Value
3 to 0	_	All 0	0	_	Reserved Bits
					These bits are always read as "0".

• When right-shift format is selected



Bit	Abbreviation	After Reset	R	W	Description
15 to 12	_	All 0	0	_	Reserved Bits
					These bits are always read as "0".
11 to 0	AD11 to AD0	All 0	R	_	12-Bit A/D-Converted Value

(3) A/D0 Data Register DIAG0 and A/D1 Data Register DIAG1 (AD0DRD and AD1DRD)

Left-shift or right-shift format can be selected by setting the ADRFMT bit in the ADiCER register. At this time, bits AD11 to AD0 show the 12-bit A/D-converted value. The other bits are reserved. They are always read as "0".

Note that registers AD0DRD and AD1DRD cannot be set to A/D-converted value addition mode.

A/D0 Data Registers DIAG0 (AD0DRD) A/D1 Data Registers DIAG1 (AD1DRD) <P4 address: location H'FFFF 403E> <P4 address: location H'FFFF 443E>


When left-shift format is selected

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	AD11	AD10	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0		_	DIA	GST	
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

<After Reset: H'0000>

Bit	Abbreviation	After Reset	R	W	Description
15 to 4	AD11 to AD0	All 0	R	_	12-Bit A/D-Converted Value
3, 2	_	All 0	0	_	Reserved Bits
					These bits are always read as "0".
1, 0	DIAGST	All 0	R	_	Self-Diagnosis Status
					These bits show the converted voltage based on self diagnosis. For details on self diagnosis, see section 27.4.3, A/Di Control Extended Register (ADiCER).
					00: Indicate not a single self diagnosis is performed after hardware reset
					01: Indicate the AVREF \times 0 voltage value is self-diagnosed
					10: Indicate the AVREF \times 1/2 voltage value is self-diagnosed
					11: Indicate the AVREF \times 1 voltage value is self-diagnosed

• When right-shift format is selected



Bit	Abbreviation	After Reset	R	W	Description
15, 14	DIAGST	All 0	R	_	Self-Diagnosis Status
					These bits show the converted voltage based on self diagnosis. For details on self diagnosis, see section 27.4.3, A/Di Control Extended Register (ADiCER).
					00: Indicate not a single self diagnosis is performed after hardware reset
					01: Indicate the AVREF \times 0 voltage value is self-diagnosed
					10: Indicate the AVREF \times 1/2 voltage value is self-diagnosed
					11: Indicate the AVREF \times 1 voltage value is self-diagnosed
13, 12	_	All 0	0	_	Reserved Bits
					These bits are always read as "0".
11 to 0	AD11 to AD0	All 0	R	_	12-Bit A/D-Converted Value

27.4.2 A/Di Control Register (ADiCSR)

The ADiCSR register is used to make settings for scan conversion mode.

A/D0 Control Register (AD0CSR) A/D1 Control Register (AD1CSR)

<P4 address: location H'FFFF 4000> <P4 address: location H'FFFF 4400>

Bit:	7	6	5	4 3		2	1	0
	ADST	ADCS		ADIE			TRGE	EXTRG
After Reset:	0	0	0	0	0	0	0	0

Bit	Abbreviation	After Reset	R	W	Description
7	ADST	0	R	W	Scan Conversion Start Bit
					Starts or stops scan conversion.
					When the ADST bit is set from "0" to "1", the A/D converter detects the rising edge of the ADST bit and then starts scan conversion. When the ADST bit is cleared from "1" to "0", the A/D converter detects the falling edge of the ADST bit and then stops scan conversion. The ADST bit does not affect interrupt conversion. To check whether a scan conversion is being performed, read the ADSCACT bit in the ADIREF register.
					0: Stops a scan conversion process.
					1: Starts a scan conversion process.
6	ADCS	0	R	W	Scan Conversion Mode Select Bit
					Selects scan conversion mode. To prevent incorrect operation, the value of the ADCS bit must be changed while the ADSCACT bit in the ADIREF register is cleared to "0". In single-cycle scan mode, scanning is performed once and, upon completion, scan conversion ends. In continuous scan mode, scanning is repeated indefinitely. Scan conversion can be stopped by writing "0" to the ADST bit when the bit is set to "1". In scan conversion, A/D conversion proceeds in order from lower-numbered to higher-numbered channels (AD0IN0 to AD0IN15 for AD0 and AD1IN0 to AD1IN7 for AD1). In continuous scan mode, the conversion process returns to the first channel when all the selected channels have been converted.
					0: Single-cycle scan mode
					1: Continuous scan mode
5	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
4	ADIE	0	R	W	Interrupt Enable Bit
					Enables or disables generation of the A/D scan conversion end interrupt (ADI). To prevent incorrect operation, the value of the ADIE bit must be changed while the ADSCACT bit in the ADIREF register is cleared to "0".
					When the ADF bit in the ADiREF register is set to "1" upon completion of each scan in the scan conversion process, an ADI interrupt is generated when the ADIE bit is set to "1". The ADI interrupt can be cleared by clearing the ADF bit to "0" or clearing the ADIE bit to "0".
					0: Disables ADI interrupt generation upon scanning completion.
					1: Enables ADI interrupt generation upon scanning completion.

Bit	Abbreviation	After Reset	R	W	Description
3, 2	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
1	TRGE	0	R	W	Trigger Enable Bit
					Enables or disables scan conversion to be started by an external trigger (AD0TGR, AD1TGR) or ATU-IIIS timer trigger (AD0: timer G4, AD1: timer G5).
					 Disables scan conversion to be started by an external trigger or ATU-IIIS timer trigger.
					 Enables scan conversion to be started by an external trigger or ATU-IIIS timer trigger.
0	EXTRG	0	R	W	Trigger Select Bit
					Selects a trigger source for scan conversion. Either the external trigger (AD0TGR, AD1TGR) or the ATU-IIIS timer trigger (AD0: timer G4, AD1: timer G5) is selected.
					0: Scan conversion is started by an ATU-IIIS timer trigger.
					1: Scan conversion is started by an external trigger.

Notes: • Starting AD0 and AD1 scan conversion simultaneously

AD0 and AD1 scan conversion can be started simultaneously by writing "1" to the TRGE bit and "0" to the EXTRG bit in both AD0 and AD1, and by inputting the timer G4 trigger and the timer G5 trigger from the ATU-IIIS simultaneously. For details on the timer G settings, see section 21, Advanced Timer Unit IIIS (ATU-IIIS).

- Starting AD0 and AD1 scan conversion with different timing from each other
 AD0 and AD1 scan conversion can be started with different timings by writing "1" to the TRGE bit and "0" to the EXTRG bit for AD0 and AD1, and by inputting the timer G4 trigger and timer G5 trigger from the ATU-IIIS with different timings. For details on the timer G settings, see section 21, Advanced Timer Unit IIIS (ATU-IIIS).
- Staring an interrupt conversion and a scan conversion simultaneously If "1" is written to the TRGE bit and "0" is written to the EXTRG bit in ADO, and "1" is written to the ADOTRGE4 bit and the ADOTRGE5 bit in the ADOTRE register, and then the timer G4 trigger and the timer TOU01 trigger are simultaneously input from the ATU-IIIS, the ADO executes the following operations in the indicated sequence: ADOIN4 interrupt conversion → ADOIN5 interrupt conversion → scan conversion. To execute a scan conversion only, clear both the ADOTRGE4 and ADOTRGE5 bits to "0". Either ADOIN4 or ADOIN5 can also execute a single-channel interrupt conversion. Similar operations can also be accomplished through combinations of an AD1 scan conversion and an AD1IN4 interrupt conversion by using the timer G5 trigger and the timer TOU01 trigger from the ATU-IIIS.
- Starting a scan conversion using an external trigger

If "1" is written to both the TRGE and EXTRG bits when "H" level signals are input to the external trigger pins (AD0TRG# and AD1TRG#), and then if a "L" level pulse is input to either the AD0TRG# or AD1TRG# pin, either AD0 or AD1 detects a pulse falling edge and starts the scan conversion process. In this case, the "L" pulse width must be 1.5Pck clock or more.

The required high pulse width depends on the settings of the CKS bit in the ADiCER register.

When CKS = "0": 2Pck clock or more


When CKS = "1": 4Pck clock or more

- Independent of the ADST bit, external triggers and ATU-IIIS timer triggers, startup of a scan conversion is enabled when the ADSCACT bit in the ADIREF register is cleared to "0". The startup source for a scan conversion is not retained.
- Regarding the startup cycle time for scan conversion and interrupt conversion initiated by the ATU-IIIS timer trigger, specify an ATU-IIIS timer trigger cycle time that exceeds the scan conversion time (for example, 56 states when the CKS bit is cleared to "0" and 112 states when the CKS bit is set to "1", respectively, for conversion on a single channel) and the interrupt conversion time (for example, 50 states when the CKS bit is cleared to "0" and 100 states when the CKS bit is set to "1", for conversion on a single channel using one trigger source). For details on the timer trigger cycle setting, see section 21, Advanced Timer Unit IIIS (ATU-IIIS).



27.4.3 A/Di Control Extended Register (ADiCER)

The ADiCER register is used to make settings such as self-diagnosis mode, data format, and clock selection.



Bit	Abbreviation	After Reset	R	W	Description
15	ADRFMT	0	R	W	A/D Data Register Format Select Bit
					The format of the A/D data register corresponding to the channel with A/D-converted value addition mode selected is left-shift, regardless of the ADRFMT bit. For details on the A/D data register formats, see section 27.4.1, A/D0 Data Registers m and DIAG0 (AD0DRm and AD0DRD) A/D1 Data Registers n and DIAG1 (AD1DRn and AD1DRD).
					0: A/D data register format is left-shift
					1: A/D data register format is right-shift
14 to	_	All 0	0	0	Reserved Bit
12					This bit is always read as "0". The write value should always be "0".
11	DIAGM	0	R	W	Self-Diagnosis Enable Bit
TT DING					Self diagnosis is a function to detect an error in the A/D converter (AD0, AD1).
		The internal generated three voltage values of AVREF (AVREFH) \times 0, AVREF \times 1/2, and AVREF \times 1 are converted by AD1 and AD1. Then, the function reads AD0DRD and AD1DRD by software to determine whether the converted values are within the normal range (normal) or not (error).			
					Self diagnosis is performed before scan converting the channel with the lowest number.
					The self diagnosis execution time is the same as the A/D conversion time for one channel. To prevent incorrect operation, the DIAGM bit must be switched only while the ADSCACT bit in the ADIREF register is set to "0".
					0: A/D converter is not self-diagnosed
					1: A/D converter is self-diagnosed

Bit	Abbreviation	After Reset	R	w	Description
10	DIAGLD	0	R	W	Self-Diagnosis Mode Select Bit
					Selects whether to rotate or fix the three voltage values that to be converted based on self diagnosis.
					When the DIAGLD bit is set to "0", the voltage values are rotated in order of AVREF \times 0 to AVREF \times 1/2 to AVREF \times 1. When self diagnosis is performed from AVREF \times 0 after a hardware reset, the rotation does not return to AVREF \times 0 even scan conversion is completed. If scan conversion is performed again, the rotation begins from the previous order.
					When the DIAGLD bit is set to "1", the conversion is performed on the fixed voltage selected with the DIAGVAL bit in the ADiCER register (no automatic rotation). When the the DIAGLD bit is also set to "0" again, the rotation begins from the fixed voltage value (load function).
					0: Self diagnosis is performed by automatically rotating the values
					1: Self diagnosis is performed by fixing the values with the DIAGVAL bit setting
9, 8	DIAGVAL	00	R	W	Self-Diagnosis Voltage Select Bits
					For details, refer to the description of the DIAGLD bit. While these bits are "B'00", self diagnosis must not be performed by setting the DIAGLD bit to "1".
					00: Reserved
					01: AVREF \times 0 voltage value is self-diagnosed
					10: AVREF \times 1/2 voltage value is self-diagnosed
					11: AVREF × 1 voltage value is self-diagnosed
7	CKS	0	R	W	Clock Select Bit
					Selects A/D conversion time. To prevent incorrect operation, the values of the ADSCACT and ADITACT bits in the ADIREF register must be "0" when the value of the CKS bit is changed.
					0: A/D conversion time = 50 states (Pck conversion)
					1: A/D conversion time = 100 states (Pck conversion)
6 to 1	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
0	ITTRGS	0	R	W	Expanded Interrupt Conversion Trigger Source Select Bit
					Selects either the source 1 timer or the source 2 timer as the interrupt conversion trigger source for AD0INm and AD1INn. The setting of the ITTRGS bit has effect only when the AD0TRGEm or AD1TRGEn bit in the ADiTRE register is set to "1" and the AD0TRSm or AD1TRSn bit in the ADiTRS register is cleared to "0". See table 27.3.
					0: AD0INm and AD1INn interrupt conversion is triggered by the source 1 timer
					AD0INm and AD1INn interrupt conversion is triggered by the source timer

Legend: m = 0 to 15, n = 0 to 7

27.4.4 A/Di Channel Select Register (ADiANS)

The ADiANS register is used to select channels that are subject to scan conversion. To prevent incorrect operation, the ADSCACT bit in the ADiREF register must be cleared to "0" while the ADiANS register values are changed.


Note: • The ADiANS register selects scan conversion channels; it is not used to select interrupt conversion channels. An interrupt conversion channel is selected by the ADiTRE register.

If a channel is selected by both the ADiANS and ADiTRE registers, it is subject to conversion in both scan conversion and interrupt conversion. A channel that is selected only by the ADiTRE register is excluded from the list of channels eligible for scan conversion, and only receives an interrupt conversion.

(1) A/D0 Channel Select Register (AD0ANS)

A/D0 Channel Select Register (AD0ANS)

<P4 address: location H'FFFF 4020>



<After Reset: H'0000>


Bit	Abbreviation	After Reset	R	W	Description
15 to 0	AD0ANS15 to AD0ANS0	All 0	R	W	Setting the AD0ANSm bit to "1" selects AD0INm. The correspondence between AD0INm and the AD0ANSm bit is shown in table 27.3.
					0: AD0INm is not selected.
					1: AD0INm is selected.

Legend: m = 0 to 15

(2) A/D1 Channel Select Register (AD1ANS)

A/D1 Channel Select Register (AD1ANS)

<P4 address: location H'FFFF 4420>



<After Reset: H'0000>

Abbreviation	After Reset	R	W	Description
_	All 0	0	0	Reserved Bits
				These bits are always read as "0". The write value should always be "0".
AD1ANS7 to AD1ANS0	All 0	R	W	Setting the AD1ANSn bit to "1" selects AD1INn. The correspondence between AD1INn and the AD1ANSn bit is shown in table 27.3.
				0: AD1INn is not selected.
				1: AD1INn is selected.
	— AD1ANS7 to	All 0 AD1ANS7 to All 0	— All 0 0 AD1ANS7 to All 0 R	AD1ANS7 to All 0 R W

Legend: n = 0 to 7

27.4.5 A/Di Conversion Status Register (ADiREF)

The ADiREF register indicates the status of the A/D converter.

A/D0 Conversion Status Register (AD0REF) A/D1 Conversion Status Register (AD1REF)

<P4 address: location H'FFFF 4002> <P4 address: location H'FFFF 4402>

Bit:	7	6	5	4	3	2	1	0
	AD SCACT	AD ITACT	_	_	_			ADF
After Reset:	0	0	0	0	0	0	0	0

<After Reset: H'00>

Bit	Abbreviation	After Reset	R	W	Description
7	ADSCACT	0	R	_	Scan Conversion Status Bit
					Indicates whether the scan conversion process is in the idle state or it is being executed.
					If an interrupt conversion is started during a scan conversion, the A/D converter stops the scan conversion process and preferentially executes the interrupt conversion. However, until such time that all scan conversion is completed, the ADSCACT bit maintains to be set to 1 and is not cleared to "0".
					0: Scan conversion process is in idle state.
					1: Scan conversion process is being executed.
6	ADITACT	0	R		Interrupt Conversion Status Bit
					Indicates whether the interrupt conversion process is in the idle state or it is being executed.
					The ADSCACT and ADITACT bits can indicate the status of the AD0 and AD1. For details, see table 27.5.
					0: Interrupt conversion process is in idle state.
					1: Interrupt conversion process is being executed.
5 to 1	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
0	ADF	0	R	*1	Single Scan End Flag
					This bit is set to 1 each time scanning ends in the scan conversion process (when all selected channels are converted). 1 cannot be written to this bit.
					When the ADF bit is set to 1, either a scan conversion end interrupt or a DMA transfer request to the DMAC can be generated. In this manner, processing such as storing the contents of the A/D data register to the SHwyRAM can be implemented by means of either software or the DMAC.
					0: Scan conversion process is in idle state.
					 Single scan has been completed and the A/D-converted values on all selected AD0INm and AD1INn have been transferred to the A/D data register. [Conditions for clearing to "0"]
					 0 is written to this bit after reading 1. A DMA transfer request from the ADI is accepted by the DMAC.
					[Condition for setting to "1"]
					 All analog conversion has been completed during each scanning in scan conversion process.

Note: *1 Do not write "1" to the ADF bit. To clear the flag, write "0" to it after reading its state as "1".

Table 27.5 Relationship between AD0 and AD1 Status and ADSCACT and ADITACT

ADSCACT Bit	ADITACT Bit	AD0 and AD1 Status	Source of Scan Conversion	Source of Interrupt Conversion
0	0	Idle state	No	No
	1	Interrupt conversion	No	Yes
1	0	Scan conversion	Yes	No
	1	Interrupt conversion	Yes	Yes

27.4.6 A/Di-Converted Value Addition Mode Select Register (ADiADS)

The ADiADS register selects channels AD0INn or AD1INn (n = 0 to 7) on which A/D conversion is performed successively two to four times, after which the converted values are added (integrated).

(1) A/D0-Converted Value Addition Mode Select Register (AD0ADS)

A/D0-Converted Value Addition Mode Select Register (AD0ADS)

<P4 address: location H'FFFF 401C>

Bit:		6						
	AD0 ADS7	AD0 ADS6	AD0 ADS5	AD0 ADS4	AD0 ADS3	AD0 ADS2	AD0 ADS1	AD0 ADS0
After Reset:	0	0	0	0	0	0	0	0

<After Reset: H'00>


Bit	Abbreviation	After Reset	R	w	Description
7 to 0	AD0ADS7 to	All 0	R	W	A/D-Converted Value Addition Channel Select Bits
	AD0ADS0				When the AD0ADSn bit is set to "1", the A/D converter performs conversion on AD0INn successively 2 to 4 times and returns the added (integrated) conversion results to the AD0DRn register. If the AD0ADSn bit is cleared to "0", the A/D converter performs a normal 1-time conversion of AD0INn and returns the conversion result to the AD0DRn register. Irrespective of whether a scan conversion or an interrupt conversion is to be performed, the A/D converter determines whether or not to perform an addition according to the AD0ADSn value. To prevent incorrect operation, both the ADSCACT and ADITACT bits in AD0REF must be cleared to "0" while the AD0ADSn bit value is changed.
				The correspondence between AD0INn and the AD0ADSn bit is shown in table 27.3. How to select the addition count is described in section 27.4.7, A/Di-Converted Value Addition Count Select Register (ADiADC).	
					0: A/D-converted value addition mode is not selected.
					 A/D-converted value addition mode (successively 2 to 4 times of addition) is selected.

Legend: n = 0 to 7

(2) A/D1-Converted Value Addition Mode Select Register (AD1ADS)

A/D1-Converted Value Addition Mode Select Register (AD1ADS)

<P4 address: location H'FFFF 441C>



<After Reset: H'00>

Bit	Abbreviation	After Reset	R	W	Description
7 to 0	AD1ADS7 to	All 0	R	W	A/D-Converted Value Addition Channel Select Bits
	AD1ADS0				When the AD1ADSn bit is set to "1", the A/D converter performs conversion on AD1INn successively 2 to 4 times and returns the added (integrated) conversion results to the AD1DRn register. If the AD1ADSn bit is cleared to "0", the A/D converter performs a normal 1-time conversion of AD1INn and returns the conversion result to the AD1DRn register. Irrespective of whether a scan conversion or an interrupt conversion is to be performed, the A/D converter determines whether or not to perform an addition according to the AD1ADSn bit value. To prevent incorrect operation, both the ADSCACT and ADITACT bits in the AD1REF register must be cleared to "0" while the AD1ADSn bit value is changed.
					The correspondence between AD1INn and the AD1ADSn bit is shown in table 27.3. How to select the addition count is described in section 27.4.7, A/Di-Converted Value Addition Count Select Register (ADiADC).
					0: A/D-converted value addition mode is not selected.
					 A/D-converted value addition mode (successively 2 to 4 times of addition) is selected.

Legend: n = 0 to 7

Figure 27.2 shows a scan conversion sequence in which both the AD0ADS2 and AD0ADS6 bits are set to "1", based on the assumption that the addition count is set to 4, and that channels AD0IN0 to AD0IN7 are selected. The conversion process begins with AD0IN. The AD0IN2 conversion is performed successively 4 times, and the addition (integration) value is returned to the data register, after which the AD0IN3 conversion process is started. If an interrupt conversion is requested in the midst of a scan conversion, the scan conversion process is stopped and an A/D conversion is preferentially executed on the channel in which an interrupt conversion was requested. Upon completion of the interrupt conversion, the scan conversion process is resumed from the A/D conversion on the interrupted channel. However, if the AD0ADSn bit of the interrupted channel (AD0INn) is set to 1, even if addition has been performed at least once (two to four times), the conversion is restarted from the 1st conversion.




Figure 27.2 Scan Conversion Sequence with Bits AD0ADS2 and AD0ADS6 Set to "1"

27.4.7 A/Di-Converted Value Addition Count Select Register (ADiADC)

The ADiADC register sets the addition count for channels for which A/D-converted value addition mode is selected.

A/D0-Converted Value Addition Count Select Register (AD0ADC) A/D1-Converted Value Addition Count Select Register (AD1ADC)

<P4 address: location H'FFFF 401E> <P4 address: location H'FFFF 441E>



Bit	Abbreviation	After Reset	R	W	Description
7 to 2	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
1, 0	ADC	00	R	W	Addition Count Select Bits
					These bits select the number of additions to be performed in A/D-converted value addition mode. These bits have no effect on the A/D conversion of channels for which A/D-converted value addition mode is not selected.
					To prevent incorrect operation, both the ADSCACT and ADITACT bits in the ADIREF register must be cleared to "0" while the ADC1 and ADC0 bit values are changed.
					00: 1-time conversion (normal conversion)
					01: 2-time conversion
					10: 3-time conversion
					11: 4-time conversion

27.4.8 A/Di Interrupt Trigger Enable Register (ADiTRE)

The ADiTRE register enables or disables an interrupt conversion request for AD0INm and AD1INn. Channels for which interrupt conversion is enabled are subjected to an interrupt conversion when a corresponding interrupt conversion request is input.

(1) A/D0 Interrupt Trigger Enable Register (AD0TRE)

A/D0 Interrupt Trigger Enable Register (AD0TRE)

<P4 address: location H'FFFF 4004>



<After Reset: H'0000>

Bit	Abbreviation	After Reset	R	W	Description			
15 to 0	AD0TRGE15	All 0	R	W	Interrupt Conversion Request Enable Bits			
	to AD0TRGE0			Setting the AD0TRGEm bit to "1" enables the interrupt conversion request to the corresponding AD0INm channel.				
					The correspondence among the AD0TRGEm bit, AD0INm, and the interrupt request trigger source is shown in table 27.3.			
					0: Disables an interrupt conversion request to AD0INm by ATU-IIIS timer or software trigger (AD0STRGm).			
					 Enables an interrupt conversion request to AD0INm by ATU-IIIS timer or software trigger (AD0STRGm). 			

Legend: m = 0 to 15

(2) A/D1 Interrupt Trigger Enable Register (AD1TRE)

A/D1 Interrupt Trigger Enable Register (AD1TRE)

<P4 address: location H'FFFF 4410>



<After Reset: H'00>


Bit	Abbreviation	After Reset	R	W	Description
7 to 0	AD1TRGE7 to	All 0	R	W	Interrupt Conversion Request Enable Bits
	AD1TRGE0			Setting the AD1TRGEn bit to "1" enables the interrupt conversion request to the corresponding AD1INn channel.	
					The correspondence among the AD1TRGEn bit, AD1INn, and the interrupt request trigger source is shown in table 27.3.
		 Disables an interrupt conversion request to timer or software trigger (AD1STRGn). 	0: Disables an interrupt conversion request to AD1INn by ATU-IIIS timer or software trigger (AD1STRGn).		
					 Enables an interrupt conversion request to AD1INn by ATU-IIIS timer or software trigger (AD1STRGn).

Legend: n = 0 to 7

27.4.9 A/Di Interrupt Trigger Source Select Register (ADiTRS)

The ADiTRS register selects the trigger source for interrupt conversion. Either an ATU-IIIS timer trigger or a software trigger caused by writing to the ADiTRS register can be selected.

(1) A/D0 Interrupt Trigger Source Select Register (AD0TRS)



<After Reset: H'0000>

Bit	Abbreviation	After Reset	R	W	Description
15 to 0	AD0TRS15 to	All 0	R	W	Interrupt Conversion Trigger Source Select Bits
	AD0TRS0				If the AD0TRSm bit is cleared to "0" and the AD0TREm bit in the AD0TRE register is set to "1", the A/D converter performs edge detection and begins interrupt conversion on AD0INm when a trigger source 1 or trigger source 2 timer trigger is input. If the AD0TRSm bit is set to "1", the A/D converter performs edge detection and begins interrupt conversion on AD0INm when "1" is written to the AD0STRGm bit in the AD0STRG register. Selection of trigger source 1 or trigger source 2 is accomplished by setting the ITTRGS bit in the AD0CER register. The correspondence among the AD0TRSm bit, AD0INm, and the interrupt request trigger source is shown in table 27.3.
					Trigger source 1 or trigger source 2 used as AD0INm interrupt conversion request source
					Software trigger (AD0STRGm) used as AD0INm interrupt conversion request source

Legend: m = 0 to 15

(2) A/D1 Interrupt Trigger Source Select Register (AD1TRS)

A/D1 Interrupt Trigger Source Select Register (AD1TRS)

<P4 address: location H'FFFF 4414>



<After Reset: H'00>

Bit	Abbreviation	After Reset	R	W	Description
7 to 0	AD1TRS7 to AD1TRS0	All 0	R	W	Interrupt Conversion Trigger Source Select Bits If the AD1TRSn bit is cleared to "0" and the AD1TREn bit in the AD1TRE register is set to "1", the A/D converter performs edge detection and begins AD1INn interrupt conversion when a trigger source 1 or trigger source 2 timer trigger is input. If the AD1TRSn bit is set to "1", the A/D converter performs edge detection and begins interrupt conversion on AD1INn when "1" is written to the AD1STRGn bit in the AD1STRG register. Selection of trigger source 1 or trigger source 2 is accomplished by setting the ITTRGS bit in the AD1CER register. The correspondence among the AD1TRSn bit, AD1INn, and the interrupt request trigger sources is shown in table 27.3.
					Trigger source 1 or trigger source 2 used as AD1INn interrupt conversion request source
					Software trigger (AD1STRGn) used as AD1INn interrupt conversion request source

Legend: n = 0 to 7

27.4.10 A/Di Interrupt Software Trigger Register (ADiSTRG)

The ADiSTRG register starts an interrupt conversion by software. The ADiSTRG register is write-only register and it is always read as 0s.

(1) A/D0 Interrupt Software Trigger Register (AD0STRG)



<P4 address: location H'FFFF 400A>



<After Reset: H'0000>

Bit Abbreviation After Reset R W Description 15 to 0 AD0STRG15 All 0 0 W Interrupt Cor

15 to 0 AD0STRG15 to AD0STRG0

W Interrupt Conversion Software Trigger Bits

If the AD0TRSm bit in the AD0TRS register corresponding to AD0INm is set to "1" and the AD0TREm bit in the AD0TRE register is set to "1", the A/D converter performs edge detection and begins interrupt conversion on AD0INm when "1" is written to the AD0STRGm bit. Write "0" to the AD0STRGm bit corresponding to each channel (AD0INm) not subject to interrupt conversion requests. Any AD0INm channel for which "0" is written to the corresponding ADOSTRGm bit is not affected by any of these operations. When interrupt conversion requests are issued, the interrupt sources are stored in internal circuits in AD0INm units. When an interrupt conversion on a channel (AD0INm) with a stored source is performed and completed, the source associated with the AD0INm is cleared. Consequently, writing "1" to the AD0STRGm bit and subsequently writing "0" to it does not clear the source associated with AD0INm, so interrupt conversion is executed. However, writing "1" to the AD0STRGm bit when a source is already pending does not cause interrupt conversion to be performed on AD0INm twice.

There is one source per channel. This also applies to the execution of an interrupt conversion in response to a request from an ATU-IIIS timer trigger. See table 27.3 for the correspondence between each AD0STRGm bit and AD0INm channel.

- 0: No interrupt conversion request (software trigger) on AD0INm
- 1: Interrupt conversion request (software trigger) on AD0INm

Legend: m = 0 to 15

(2) A/D1 Interrupt Software Trigger Register (AD1STRG)

A/D1 Interrupt Software Trigger Register (AD1STRG)

<P4 address: location H'FFFF 4416>

Bit:	7	6	5	4	3	2	1	0
	AD1STRG							
	7	6	5	4	3	2	1	0
After Reset:	0	0	0	0	0	0	0	0

<After Reset: H'00>

Bit .	Abbreviation	After Reset	R	W	Description
-------	--------------	-------------	---	---	-------------

7 to 0 AD1STRG7 to All 0 AD1STRG0 W Interrupt Conversion Software Trigger Bits

If the AD1TRSn bit in the AD1TRS register corresponding to AD1Nn is set to "1" and the AD1TREn bit in the AD1TRE register is set to "1", the A/D converter performs edge detection and begins interrupt conversion on AD1INn when "1" is written to the AD1STRGn bit. Write "0" to the AD1STRGn bit corresponding to each channel (AD1INn) not subject to interrupt conversion requests. Any AD1INn channel for which "0" is written to the corresponding AD1STRGn bit is not affected by any of these operations. When interrupt conversion requests are issued, the interrupt sources are stored in internal circuits in AD1INn units. When an interrupt conversion on a channel (AD1INn) with a stored source is performed and completed, the source associated with the AD1INn is cleared. Consequently, writing "1" to the AD1STRGn bit and subsequently writing "0" to it does not clear the source associated with AD1INn, so interrupt conversion is executed. However, writing "1" to the AD1STRGn bit when a source is already pending does not cause interrupt conversion to be performed on AD1INn twice.

There is one source per channel. This also applies to the execution of an interrupt conversion in response to a request from an ATU-IIIS timer trigger. See table 27.3 for the correspondence between each AD1STRGn bit and AD1INn channel.

0: No interrupt conversion request (software trigger) on AD1INn

1: Interrupt conversion request (software trigger) on AD1INn

Legend: n = 0 to 7

R01UH0286EJ0110

27.4.11 A/Di Interrupt Trigger Conversion End Flag Register (ADiTRF)

The ADiTRF register indicates that an interrupt conversion has been completed. When an interrupt conversion has been completed, the interrupt conversion end flag (AD0TFm and AD1TFn) corresponding to the channel (AD0INm and AD1INn) is set to "1".

(1) A/D0 Interrupt Trigger Conversion End Flag Register (AD0TRF)



<P4 address: location H'FFFF 4006>



<After Reset: H'0000>

Bit	Abbreviation	After Reset	R	W	Description
14 to 4	AD0TF14 to AD0TF4	All 0	R	*1	Interrupt Conversion End Flag
					AD0TFp is a status flag bit which indicates that an interrupt conversion has been completed. "1" must not be written to AD0TFp. When AD0TFp is set to "1", an AD0INp interrupt conversion end interrupt (AD0IDp) can be generated. See table 27.3 for correspondence between AD0TFp and AD0INp.
					0: Interrupt conversion process on AD0INp is in idle state.
					Interrupt conversion process on AD0INp has been completed and the conversion result has been transferred to the AD0DRp register. [Condition for clearing to "0"]
					Writing "0" to the AD0TFp bit after reading it as "1".
					[Condition for setting to "1"]
					An interrupt conversion process on AD0INp has been completed.
15,	AD0TF15,	All 0	R	*1	Interrupt Conversion End Flag
3 to 0	AD0TF3 to AD0TF0	to			AD0TFq is a status flag bit that indicates that an interrupt conversion has been completed.
					Writing "1" to AD0TFq is prohibited. When AD0TFq is set to "1", an AD0INq interrupt conversion end interrupt (AD0IDq) can be generated. See table 27.3 for the correspondence between AD0TFq and AD0INq.
					0: Interrupt conversion on AD0INq is in idle state
					 Interrupt conversion on AD0INq has completed and the A/D- converted value transferred to the AD0DRq register
					[Conditions for clearing to "0"]
					 Writing "0" to the AD0TFq bit after reading it as "1".
					 Receipt by DMAC of DMA transfer request at AD0IDq.
					[Condition for setting to "1"]
					Completion of interrupt conversion on AD0INq.

Notes: *1 Do not write "1" to the AD0TFp or AD0TFq bits. To clear a flag, write "0" to an AD0TFp or AD0TFq bit after reading its state as "1".


Even when AD0TFp or AD0TFq is not cleared to "0", an interrupt conversion request for AD0INp or AD0INq can be accepted. Exercise care regarding the timing of storing values in the AD0DRm register.

Legend: p = 4 to 14, q = 0 to 3, 15

(2) A/D1 Interrupt Trigger Conversion End Flag Register (AD1TRF)

A/D1 Interrupt Trigger Conversion End Flag Register (AD1TRF)

<P4 address: location H'FFFF 4412>



<After Reset: H'00>

Bit	Abbreviation	After Reset	R	W	Description
7 to 0 AD1TF7 to AD1TF0	All 0	R	*1	Interrupt Conversion End Flag	
	AD1TF0				AD1TFn is a status flag bit which indicates that an interrupt conversion has been completed. "1" must not be written to AD1TFn. When AD1TFn is set to "1", an AD1INn interrupt conversion end interrupt (AD1IDn) can be generated. See table 27.3 for correspondence between ADTFn and AD1INn.
					0: Interrupt conversion process on AD1INn is in idle state.
					Interrupt conversion process on AD1INn has been completed and the conversion result has been transferred to AD1DRn. [Condition for clearing to "0"]
					 Writing "0" to the AD1TFn bit after reading it as "1". [Condition for setting to "1"]
					An interrupt conversion process on AD1INn has been completed.

Notes: *1 Do not write "1" to the AD1TFn bits. To clear a flag, write "0" to an AD1TFn bit after reading its state as "1".


• Even when the AD1TFn is not cleared to "0", an interrupt conversion request on AD1INn can be accepted. Storing timing on the AD1DRn register should be provided with care.

Legend: n = 0 to 7

27.4.12 A/Di Interrupt Trigger Conversion End Interrupt Enable Register (ADiTRD)

The ADiTRD register enables or disables an A/D interrupt conversion end interrupt generation when the interrupt conversion end flag (AD0TFm and AD1TFn) in ADiTRF is set to "1".

(1) A/D0 Interrupt Trigger Conversion End Interrupt Enable Register (AD0TRD)



<After Reset: H'0000>


Bit	Abbreviation	After Reset	R	W	Description
14 to 4	AD0IDE14 to	All 0	R	W	Interrupt Conversion End Interrupt Enable Bits
	AD0IDE4				The AD0IDEp bit enables or disables an AD0INp interrupt conversion end interrupt (AD0IDp) to be generated. To prevent incorrect operation, the ADITACT bit in the AD0REF register must be cleared to "0" while the AD0IDEp bit value is changed.
					If the AD0IDEp bit is "1" when the AD0TFp bit in the interrupt conversion end flag register is set to "1" upon completion of AD0INp interrupt conversion, the AD0IDp signal is generated.
					The AD0IDp signal can be cleared by clearing the AD0TFp bit or the AD0IDEp bit to "0".
					The correspondence among the AD0IDEp bit, AD0INp, and AD0IDp is shown in table 27.3.
					0: Disables an interrupt request upon completion of AD0INp interrupt conversion (AD0IDp).
					Enables an interrupt request upon completion of AD0INp interrupt conversion (AD0IDp).
3 to 0 AD0IDE3	AD0IDE15,	All 0	R	W	Interrupt Conversion End Interrupt Enable Bits
	ADOIDE3 to ADOIDE0				The AD0IDEq bit enables or disables an AD0INq interrupt conversion end interrupt (AD0IDq) to be generated. To prevent incorrect operation, the ADITACT bit in AD0REF register must be "0" while the AD0IDEq bit is changed.
					If the AD0IDEq bit is "1" when the AD0TFq bit in the interrupt conversion end flag register is set to "1" upon completion of AD0INq interrupt conversion, the AD0IDq signal is generated.
					The AD0IDq signal can be cleared by clearing AD0TFq or AD0IDEq to "0".
					See table 27.3 for correspondence between AD0IDEq, AD0INq, and AD0IDq.
					0: Disables an interrupt request upon completion of AD0INq interrupt conversion (AD0IDq) or a DMA transfer request.
					Enables an interrupt request upon completion of AD0INq interrupt conversion (AD0IDq) or a DMA transfer request.

Legend: p = 4 to 14, q = 0 to 3, 15

(2) A/D1 Interrupt Trigger Conversion End Interrupt Enable Register (AD1TRD)



<P4 address: location H'FFFF 4418>



<After Reset: H'00>

Bit	Abbreviation	After Reset	R	W	Description
AD1IDE0 The All end in the AE	AD1IDE7 to	All 0	R	W	Interrupt Conversion End Interrupt Enable Bits
	The AD1IDEn bit enables or disables an AD1INn interrupt conversion end interrupt (AD1IDn) to be generated. To prevent incorrect operation, the ADITACT bit in AD1REF1 must be "0" while the AD1IDEn bit is changed.				
					If the AD1IDEn bit is "1" when the AD1TFn bit in the interrupt conversion end flag register is set to "1" upon completion of AD1INn interrupt conversion, the AD1IDn signal is generated.
					The AD1IDn signal can be cleared by clearing AD1TFn or AD1IDEn to "0".
					See table 27.3 for correspondence between AD1IDEn, AD1INn, and AD1IDn.
					0: Disables an interrupt request upon completion of AD1INn interrupt conversion (AD1IDn).
					 Enables an interrupt request upon completion of AD1INn interrupt conversion (AD1IDn).

Legend: n = 0 to 7

27.4.13 Interface with CPU

The AD0DRm and AD1DRn registers are a 16-bit register that is connected to the CPU via the 32-bit peripheral bus. The AD0DRm and AD1DRn registers must be read in units of words (16 bits). If the A/D data register is read in byte (8 bits) units by dividing a word into upper and lower bytes and performing read operations twice on it, the A/D converted value read in the first read operation and that read in the second read operation may change. To avoid this error, the A/D data register should not be read in byte (8 bits) units.




Figure 27.3 Interface between CPU and A/D Converter (ADC)

27.5 Operation

27.5.1 Scan Conversion

A scan conversion is performed in two operating modes: single-cycle scan mode and continuous scan mode. In single-cycle scan mode, one or more specified channels are scanned once. In continuous scan mode, one or more specified channels are scanned until the ADST bit is cleared to "0" (changed from "1" to "0") by software.

Single-cycle scan mode is selected by clearing the ADCS bit in the ADiCSR register to "0", while continuous scan mode is selected by setting the ADCS bit to "1". Scan conversion proceeds in order from lower-numbered to higher-numbered channels: AD0IN0 to AD0IN15 for AD0 and AD1IN0 to AD1IN7 for AD1.

In single-cycle scan mode, after scanning all selected channels once, the A/D converter sets the ADF bit in the ADiREF register to "1" and then clears the ADSCACT bit in ADiREF to "0" to completes the scan conversion. In continuous scan mode, after scanning all selected channels once, the A/D converter sets the ADF bit to "1" and then continues to scanning. The ADF bit is set to "1" each time A/D conversion (scanning) on all the specified channels is completed.

To stop the scanning, write "0" to the ADST bit when it is "1". Writing "0" to the ADST bit when it is "0" does not affect the A/D converter. Similarly, writing "1" to the ADST bit when it is "1" does not affect the A/D converter. Therefore, to stop a scan conversion started by a request other than the ADST bit, first write "1" to the ADST bit and then write "0" to it.

When the ADF bit is set to "1" while the ADIE bit in the ADiCSR register is set to "1", an ADI interrupt request is generated. To clear the ADF bit to "0", write "0" to the ADF bit after reading it as "1". When the DMAC is started by an ADI interrupt, the ADF bit is automatically cleared to "0" and the ADI interrupt is also cleared.

27.5.2 Single-Cycle Scan Conversion Mode

The following is an example operation of single-scan conversion where three channels AD0IN0, AD0IN2, and AD0IN9 are selected and an ADI0 interrupt is enabled. The same operations can also apply to AD1.

- 1. Clear the ADCS bit in the AD0CSR register to "0" and set the ADIE bit in the AD0CSR register to "1".
- 2. Set bits AD0ANS0, AD0ANS2, and AD0ANS9 in the AD0ANS register.
- 3. Set the ADST bit in the AD0CSR register to "1" to start scan conversion. If the ADST bit is already set to "1", write "1" to it after clearing it to "0".

In this case, write "1" to the ADST bit after the interval of a specified period* or more.

Note: *1 When CKS = "0": 2Pck clock
When CKS = "1": 4Pck clock

- 4. Starting the scan conversion sets the ADSCACT bit to "1". Then, the A/D conversion on channel AD0IN0 is started. On completion of the A/D conversion, the A/D converted value is transferred to the AD0DR0 register. After that, channels AD0IN2 and AD0IN9 are scanned in the order in the same way as in AD0IN0.
- 5. When the A/D converted values of all the selected channels (AD0IN0, AD0IN2, and AD0IN9) have been transferred to the AD0DR0, AD0DR2, and AD0DR9 registers, the ADF bit is set to "1". At this time, an AD0I interrupt is generated since the ADIE bit is set to "1". The ADSCACT bit is cleared to "0" and the scan conversion is completed.
- 6. Next, the AD0I interrupt handler is started. In the interrupt handler, clear the AD0I bit by writing "0" to the ADF bit after reading it as "1". After that, read the contents of the AD0DR0, AD0DR2, and AD0DR9 registers.
- 7. Complete the AD0I interrupt handler.






Figure 27.4 Example Operation in Single-Cycle Scan Mode

27.5.3 Continuous Scan Conversion Mode

The following is an example operation of continuous scan conversion where three channels AD0IN0, AD0IN2, and AD0IN9 are selected and an AD10 interrupt is enabled. The same operations can also apply to AD1.

- 1. Set the ADCS bit and ADIE bit in the AD0CSR register to "1".
- 2. Set bits AD0ANS0, AD0ANS2, and AD0ANS9 in the AD0ANS register to "1".
- 3. Set the ADST bit in the AD0CSR register to "1" to start scan conversion. If the ADST bit is already "1", write "1" to it after clearing it to "0".

In this case, write "1" to the ADST bit after the interval of a specified period*1 or more.

Note: *1 When CKS = "0": 2Pck clock When CKS = "1": 4Pck clock

- 4. Starting the scan conversion sets the ADSCACT bit to "1". Then, the A/D conversion on channel AD0IN0 is started. On completion of the A/D conversion, the A/D converted value is transferred to the AD0DR0 register. After that, channels AD0IN2 and AD0IN9 are scanned in the order in the same way as in AD0IN0.
- 5. When the A/D converted values of all the selected channels (AD0IN0, AD0IN2, and AD0IN9) have been transferred to the AD0DR0, AD0DR2, and AD0DR9 registers, the ADF bit is set to "1". At this time, an AD0I interrupt is generated since the ADIE bit is set to "1". Also, the scan conversion returns to the start.
- 6. The AD0I interrupt handler is started simultaneously. In the interrupt handler, clear the AD0I bit by writing "0" to the ADF bit after reading it as "1". After that, read the contents of the AD0DR0, AD0DR2, and AD0DR9 registers.
- 7. Complete the AD0I interrupt handler.
- 8. Steps 4 to 7 are repeated as long as the ADST bit is "1". Clearing the ADST bit to "0" clears the ADSCACT bit to "0", and completes the scan conversion. Setting the ADST bit to "1" initiates scan conversion.




Figure 27.5 Example Operation in Continuous Scan Mode

27.5.4 Interrupt Conversion

When an ATU-IIIS timer trigger or software trigger is requested on channels AD0INm and AD1INn, A/D conversion is performed on the requested channels. In scan conversion all selected channels are converted when a request is received, but in interrupt conversion channels are converted one at a time in response to individual requests.

To perform interrupt conversion, set the AD0TRGEm and AD1TRGEn bits in the ADiTRE register to "1" and select the trigger source by the AD0TRSm and AD1TRSn bits in the ADiTRS register. When interrupt conversion is requested by the selected trigger source, A/D conversion is performed on the corresponding AD0INm and AD1INn channels. On completion of the interrupt conversion on the AD0INm and AD1INn channels, the AD0TFm and AD1TFn bits in the ADiTRF register is set to "1". The AD0TFm and AD1TFn bits is set to "1" each time an interrupt conversion is performed on AD0INm and AD1INn channels. Furthermore, if any interrupt conversion is performed, the ADITACT bit in the ADiREF register is set to "1". When A/D conversion has been completed on all AD0INm and AD1INn channels to which interrupt conversion is requested, the ADITACT bit is cleared to "0".

When interrupt conversion requests conflict, A/D conversion is performed according to the priority. AD0 is prioritized as AD0IN0 > AD0IN1 > ... AD0IN14 > AD0IN15, that is, the lower channel number corresponds to the higher priority. AD1 is prioritized as AD1IN0 > AD1IN1 > ... AD1IN6 > AD1IN7, thus channel AD1IN0 is given the highest priority, and AD1IN7 the lowest. When interrupt conversion is requested on another channel (AD0INj or AD0INk) during the interrupt conversion on channel AD0INi, the A/D conversion is not interrupted during the conversion regardless of the priority. In this case, on completion of the A/D conversion on channel AD0INi, A/D conversion is performed according to the priority on remaining channels (in this case, AD0INj and AD0INk) in which interrupt conversion requests are pending. Therefore, the priority on interrupt conversion determines which channel is to be converted for the next operation. When a single trigger source generates interrupt conversion requests on two channels or multiple trigger sources simultaneously generate interrupt conversion requests, A/D conversion is performed according to this priority.

When interrupt conversion is requested during scan conversion, the scan conversion on channel AD0INi is suspended, and A/D conversion on the other channel (AD0ANj) in which the interrupt conversion was requested is performed. On completion of the interrupt conversion on channel AD0ANj, the scan conversion is resumed from the interrupted channel (AD0INi). This scheme ensures that the length of time required from the initiation of an interrupt conversion request to the completion of it is always constant. This makes it possible, for example, to perform A/D conversion in pin-point accuracy by synchronizing them with the operation of A/D conversion sources that are external to the MCU.

When the AD0TFm and TD1TFn bits is set to "1" while the AD0IDEm and AD1IDEn bits in the ADiTRD register is set to "1", AD0IDm and AD1IDn interrupts are requested. To clear the AD0TFm and AD1TFn bits to "0", write "0" to the AD0TFm and AD1TFn bits after reading it as "1". If the DMAC is started by AD0IDm and AD1IDn interrupts, note that the AD0TFm and AD1TFn bits are automatically cleared to "0" and AD0IDm and AD1IDn interrupts are also cleared. The DMA transfer of the DMAC is supported on channels AD0IN0 (AD0ID0) to AD0IN3 (AD0ID3), and AD0IN15 (AD0ID15).



27.5.5 Example Operation of Interrupt Conversion

The following is an example of interrupt conversion operation where timer TOU00 is selected as the trigger source for channel AD1IN0 and timer TOU01 is selected as the trigger source for channels AD1IN4 and AD1IN5.

- 1. Set bits AD1TRGE0, AD1TRGE4, and AD1TRGE5 in the AD1TRE register to "1".
- 2. Clear the ITTRGS bit in the AD1CER register to "0". Clear bits AD1TRS0, AD1TRS4, and AD1TRS5 in the AD1TRS register to "0".
- 3. Subsequently, interrupt conversion requests are generated by timers TOU00 and TOU01 at intervals specified by the ATU-IIIS registers. For details on the ATU-IIIS registers, see section 21, Advanced Timer Unit IIIS (ATU-IIIS).
- 4. When interrupt conversion is requested by timer TOU00, the ADITACT bit in the AD1REF register is set to "1" and interrupt conversion on channel AD1IN0 is performed. On completion of A/D conversion on AD1IN0, the A/D converted value of AD1IN0 is transferred to the AD1DR0 and the AD1TF0 bit in the AD1TRF register is set to "1". The ADITACT bit is cleared to "0" and the interrupt conversion is completed. Furthermore, if the AD1IDE0 bit in the AD1TRD register is "1", an AD1ID0 interrupt is requested to the CPU.
- 5. When interrupt conversion is requested by timer TOU01, the ADITACT bit in the AD1REF register is set to "1", and interrupt conversion on channels AD1IN4 and AD1IN5 is performed. Then A/D conversion on channel AD1IN4 is performed. On completion of the conversion, the A/D converted value of AD1IN4 is transferred to the AD1DR4 register, and the AD1TF4 bit in the AD1TRF register is set to "1". An A/D conversion on channel AD1IN5 is then performed. On completion of the conversion, the A/D converted value of AD1IN5 is transferred to the AD1DR5 register, and the AD1TF5 bit in the AD1TRF register is set to "1". The ADITACT bit is cleared to "0" and the interrupt conversion is completed. Further, if bits AD1IDE4 and AD1IDE5 in the AD1TRD register are set to "1" when either the AD1TF4 or AD1TF5 bit is set to "1", the A/D converter requests an AD1ID4 or an AD1ID5 interrupt to the CPU.
- 6. Subsequently, steps 4 to 5 are repeated. The following is an example operation when requests by timers TOU00 and TOU01 conflict.

(1) Example Operation 1

When a timer TOU00 interrupt conversion request is input during the A/D conversion on channel AD1IN4 due to a timer TOU01 interrupt conversion request, the request is processed as follows.

The timer TOU00 interrupt source is retained in the A/D converter until conversion on channel AD1IN4 completes. When A/D conversion on channel AD1IN4 finishes, A/D conversion is performed on channels AD1IN0, AD1IN5, in that order, according to their priority.

(2) Example Operation 2

When interrupt conversion requests by timers TOU00 and TOU01 are input simultaneously, the requests are processed as follows.

The timer TOU00 and timer TOU01 interrupt sources are retained in the A/D converter. Then A/D conversion is performed on channels AD1IN0, AD1IN4, and AD1IN5, in that order, according to their priority.






Figure 27.6 Example Operation of Interrupt Conversion

27.5.6 Interrupt Conversion during Scan Conversion

The following is an example operation where single scan conversion on three channels AD0IN0, AD0IN2, and AD0IN9 is started by a scan conversion request from timer G4 and then an interrupt conversion on channel AD0IN6 is started by a interrupt conversion request from timer TOU02.

- 1. Clear the ADCS and EXTRG bits in the AD0CSR register to "0", and set the TRGE bit in AD0CSR to "1".
- 2. Set the AD0ANS0 bits, AD0ANS2 and AD0ANS9 bits in the AD0ANS register to "1".
- 3. Set the AD0TRGE6 bit in the AD0TRE register to "1".
- 4. Clear the ITTRGS bit in the AD0CER register to "0". Clear the AD0TRS6 bit in the AD0TRS register to "0".
- 5. Subsequently, a scan conversion request is generated by timer G4 and an interrupt conversion request is generated by timer TOU02 at intervals specified by the ATU-IIIS registers. For details on the ATU-IIIS registers, see section 21, Advanced Timer Unit IIIS (ATU-IIIS).
- 6. When scan conversion is requested by timer G4, the ADSCACT bit is set to "1". Then, A/D conversion on channels AD0IN0, AD0IN2, and AD0IN9 is performed in the order. On completion of the conversion, the ADF bit is set to "1" and the ADSCACT bit is cleared to "0", indicating that the scan conversion is completed.
- 7. When interrupt conversion is requested by timer TOU02, the ADITACT bit is set to "1" and interrupt conversion on channel AD0IN6 is performed. On completion of the A/D conversion on channel AD0IN6, the AD0TF6 bit in the AD0TRF register is set to "1" and the ADITACT bit is cleared to "0", indicating that the interrupt conversion is completed.
- 8. Subsequently, steps 6 to 7 are repeated. The following is an example operation where a scan conversion and an interrupt conversion conflict.



(1) Example Operation

When a timer TOU02 interrupt conversion request is input during the A/D conversion on channel AD0IN2 in the scan conversion due to a timer G4 scan conversion request, the request is processed as follows.

The timer TOU02 interrupt source is retained in the A/D converter, and the scan conversion on channel AD0IN2 is suspended. The priority is applied to channels AD0IN2 and AD0IN9 on which scan conversion is pending, and is applied to AD0IN6 which is the current request. In this case, the A/D conversion on channels AD0IN6, AD0IN2, and AD0IN9 in the order.




Figure 27.7 Operation Example of Interrupt Conversion during Scan Conversion

27.5.7 Analog Input Sampling and Scan Conversion Time

The A/D converter includes the sample and hold circuit. When start-of-scan-conversion delay time (t_D) have passed after the ADST bit in the ADiCSR register is set to "1", the A/D converter samples the analog input, and then begins the conversion process.

Figure 27.8 shows a timing chart for a scan conversion on one channel in single-cycle scan mode. Scan conversion time (t_{SCAN}) includes start-of-scan-conversion delay time (t_{D}) , analog input sampling time (t_{SPL}) , A/D conversion processing time (t_{CONV}) and end-of-scan-conversion delay time (t_{ED}) . The scan conversion time is shown in table 27.6.

The scan conversion time (t_{SCAN}) in single-cycle scan mode for which the number of selected channels is n can be determined according to the following equation:

$$t_{\text{SCAN}} = t_{\text{D}} + \{(t_{\text{SPL}} + t_{\text{CONV}}) \times n\} + t_{\text{ED}}$$

The scan conversion time for the first cycle in continuous scan mode is $t_{\text{\tiny SCAN}}$ for single-cycle scan minus $t_{\text{\tiny ED}}$.

The scan conversion time for the second and subsequent cycles in continuous scan mode is a fixed time, which is equal to $\{(t_{SPL} + t_{CONV}) \times n\}$.

Table 27.6 Scan Conversion Time

Pck = 40 MH	łz (Pck co	nversion)
-------------	------------	-----------

Item	Symbol	CKS = "0"	CKS = "1"	Unit
Start-of-scan-conversion delay time	t _D	7	11, 12	State
Write cycle	t _{D1}	2	2	
Synchronization time	t _{D2}	2	3, 4	
Time until sampling is started after the rising of the ADSCACT bit	t _{D3}	3	6	
Analog input sampling time	t _{spl}	20	40	
A/D conversion processing time	t _{conv}	30	60	
End-of-scan-conversion delay time	t _{ED}	4	7	
Scan conversion time	t _{scan}	61	118, 119	




Figure 27.8 Timing Diagram for Scan Conversion (Single Channel, Single Cycle)

27.5.8 Starting Scan Conversion with External Trigger

The A/D converter can be activated by the input of an external trigger. To start up the A/D converter by an external trigger, the pin function should be set up using the pin function unit. After applying a "H" level signal to the ADiTRG# pin, both the TRGE and EXTRG bits in the ADiCSR register should be set to "1". If a "L" level signal is then input to the ADiTRG# pin, the A/D converter detects a pulse fall edge and sets the ADSCACT bit to "1".

Figure 27.9 shows an external of trigger input timing. Table 27.7 lists scan conversion time for external trigger input.

The timing at which a scan conversion is started after the ADSCACT bit is set to "1" is the same as the case where the ADST bit is set to "1" from "0" by software. For details on pin function setting, see section 18, I/O Ports and Pin Function Unit.

To stop the scan conversion process while it is in progress, write "1" to the ADST bit and then write "0" to it.



Table 27.7 Scan Conversion Time for External Trigger Input

Item	Symbol	CKS = "0"	CKS = "1"	Unit
Start-of-scan-conversion delay time	t _D	8	13, 14	State
Time until the rising of the ADSCACT bit after the falling of the ADiTRG# pin is sampled	t _{D4}	5	7, 8	
Time until sampling is started after the falling of the ADSCACT bit	t _{D3}	3	6	
Analog input sampling time	t _{SPL}	20	40	
A/D conversion processing time	t _{conv}	30	60	
End-of-scan-conversion delay time	t _{ED}	4	7	
Scan conversion time	t _{scan}	62	120, 121	
	SCAN		-,	




Figure 27.9 External Trigger Input Timing

27.5.9 Starting Scan Conversion with ATU-IIIS Timer Trigger

A scan conversion can be activated by an ATU-IIIS timer trigger. To start up a scan conversion by an ATU-IIIS timer trigger, the TRGE bit in the ADiCSR register is set to "1", and the EXTRG bit is set to "0". If a timer trigger (timer G4 or timer G5) is entered in this situation, the ADSCACT bit is set to "1". The timing at which a scan conversion is started after the ADSCACT bit is set to "1" is the same as the case where the ADST bit is set to "1" from "0" by software.

To stop the scan conversion process while it is in progress, write "1" to the ADST bit and then write "0" to it.

27.5.10 Monitoring via AD0END and AD1END Pins

The timing at which AD0IN0 and AD1IN0 are scan-converted can be monitored via the AD0END and AD1END pins, respectively. For details on pin function setting, see section 18, I/O Ports and Pin Function Unit.

Figure 27.10 shows AD0END and AD1END output examples. If AD0END and AD1END outputs are selected by the pin function unit, monitor signals are output, respectively, from the AD0END and AD1END output pins during the conversion processing of channels AD0IN0 and AD1IN0. Upon completion of the AD0IN0 and AD1IN0 samplings, outputs are produced from the AD0END and AD1END pins, respectively.




Figure 27.10 Example of AD0END and AD1END Outputs

Note: • If an interrupt conversion is performed while "H" level signals are output from the AD0END and AD1END pins, "L" level signals are output once from these pins. After that, because channels AD0IN0 and AD1IN0 are converted again in a scan conversion process, "H" level signals are output from the AD0END and AD1END pins again. In addition, if channels AD0IN0 and AD1IN0 are converted in an interrupt conversion process, "H" level signals are also output from the AD0END and AD1END pins. Further, if channels AD0IN0 and AD1IN0 are set to A/D-converted value addition mode, "H" level signals are output from the AD0END and AD1END pins only during the final A/D conversion (in the 4th conversion if four-addition conversion is performed, for example).

27.6 Interrupt Sources and DMA Transfer Request

27.6.1 Interrupt Requests on Completion of Scan Conversion

The A/D converter can generate a scan conversion end interrupt request (ADI) to the CPU. By setting the ADIE bit in the ADiCSR register to "1", an ADI interrupt is enabled; by clearing the bit to "0", an ADI interrupt is disabled. In addition, the DMAC can be started up when an ADI interrupt is generated. In this case, interrupts are not generated to the CPU. If the DMAC is started upon an ADI interrupt, the ADF bit in the ADiREF register is automatically cleared to "0" when the data transfer request is accepted by the DMAC.

For details on DMAC settings, see section 20, Direct Memory Access Controller (DMAC).

Note: • The ADF bit is not cleared by an interrupt request to the CPU.

27.6.2 Interrupt Requests on Completion of Interrupt Conversion

The A/D converter can generate interrupt conversion end interrupt requests (AD0IDm and AD1IDn) to the CPU upon completion of an interrupt conversion. By setting the AD0IDEm and AD1IDEn bits in the ADiTRD register to "1", the AD0IDm and AD1IDn interrupts are enabled, respectively; by clearing the bits to "0", the AD0IDm and AD1IDn interrupts are disabled, respectively. If the DMAC is activated by AD0ID0 to AD0ID3 or AD0ID15, the corresponding bit (AD0ID0 to AD0ID3 or AD0ID15) in the AD0TRF register is automatically cleared to "0" when the DMAC accepts the data transfer request.

For details on DMAC settings, see section 20, Direct Memory Access Controller (DMAC).

Note: • The ADiTF bit is not cleared by an interrupt request to the CPU.



27.7 Definition of A/D Conversion Accuracy

The definition of A/D conversion accuracy is described below.

Resolution

This indicates the number of digital output codes in the A/D converter

• Quantization error

This error, which is inherent to the A/D converter, is given as 1/2LSB (figure 27.11).

Offset error

This error, which is exclusive of quantization error, is a deviation of the analog input voltage value from the ideal A/D conversion characteristics when the digital output changes from a minimum voltage value B'000000000000 to B'000000000001 (figure 27.11).

Full scale error

This error, which is exclusive of quantization error, is a deviation of the analog input voltage value from the ideal A/D conversion characteristics when the digital output changes from B'111111111111 to B'111111111111 (figure 27.11).

• Nonlinearity error

This error, which is exclusive of offset error, full scale error and quantization error, is a deviation from the ideal A/D conversion characteristics through the zero-scale and full-scale transitions (figure 27.11).

Absolute accuracy

This is a deviation of the digital value from the analog input value. This includes offset error, full scale error, quantization error, and nonlinearity error.




Figure 27.11 Definition of A/D Conversion Accuracy

27.8 Usage Notes

27.8.1 Analog Input Voltage Range

The voltage applied to the analog input pin (AD0INm and AD1INn) during A/D conversion should be within a range of AVREFL \leq AD0INm (m = 0 to 15)/AD1INn (n = 0 to 7) \leq AVREFH.

27.8.2 Relationship among AV_{cc} , AV_{ss} , V_{cc} , and V_{ss}

When using the A/D converter, make sure that the following relationships are held among AV_{cc} , AV_{ss} , V_{cc} and V_{ss} :

$$\mathsf{AVcc} \geq \mathsf{Vcc},\, \mathsf{AV}_{\mathsf{SS}} = \mathsf{V}_{\mathsf{SS}}$$

When the A/D converter is not used, AV_{cc} pin must not be open. In this case, the following relationship should be held between AV_{ss} and V_{ss} :

$$AV_{SS} = V_{SS}$$

27.8.3 Allowable Settings for Pins AVREFH and AVREFL

The allowable settings for the AVREFH pin are as follows:

When the A/D converter is used: AVREFH = 4.5 V to AVcc when AVcc = 5.0 V

$$AVREFH = 3.0 V$$
 to $AVcc$ when $AVcc = 3.3 V$

When the A/D converter is not used: AVREFH \leq AV_{CC}

If any value outside the above range is set, it can adversely affect the reliability of the MCU. For the AVREFL pin, set $AVREFL = AV_{ss} = V_{ss}$.

27.8.4 Precautions on Board Design

For designing a board, to the maximum extent possible the digital circuits should be laid out separately from the analog circuits. Layouts involving the crossing of signal lines for digital circuits and signal lines for analog circuits, or placing them in proximity to each other, should be avoided. If the dissimilar signal lines are placed in close proximity to each other, the resulting induction can lead to a malfunction of the analog circuits or produce an adverse impact on A/D conversion values.

It should be noted that the analog input pins (AD0INm and AD1INn), the analog reference voltages (AVREFH, AVREFL), and the analog power supply (AV $_{cc}$) should be isolated from the digital circuits by means of analog grounding (AV $_{ss}$). In addition, the analog ground (AV $_{ss}$) should be connected in one point to a stable digital ground (V $_{ss}$) on the board.



27.8.5 Precautions on Noise Measures

A protection circuit to prevent the analog input pin (AD0INm and AD1INn) from damages, by such abnormal voltages as excessive surges, should be connected between AV_{cc} and AV_{ss} , as illustrated in figure 27.12. Also bypass capacitors connected between AVREFH and AVREFL, or a filter capacitor connected to an analog input pin (AD0INm and AD1INn), should be connected to the AV_{ss} . Since connecting a filter capacitor can cause an error by averaging the input currents to the analog input pins (AD0INm and AD1INn), care must be taken to choose appropriate circuit constants, as shown in figure 27.12.




Figure 27.12 Example of Protection Circuit for Analog Input Pin


27.8.6 Notes on Use of Analog Input Pins as Digital Inputs

The pin function unit is used for function selection when using analog input pins as digital inputs, but the following should be kept in mind.

When multiple analog input pins are used as a mixture of analog and digital inputs, to not mix analog and digital inputs within the same module (for example, by using AD0IN0 as an analog input and AD0IN1 as a digital input).

Table 27 8	Lice of Apole	Thout Ding o	s Digital Inputs
Table 4/.8	Use of Analog	2 Indut Pins a	is Digital Induts

AD0	AD1	Setting	
Mixed	Don't care	Prohibited	
Don't care	Mixed	Prohibited	
Digital only	Analog only	Allowed	
Analog only	Digital only	Allowed	
Digital only	Digital only	Allowed	
Analog only	Analog only	Allowed	



This page is blank for reasons of layout.

Section 28 Direct RAM Input Interface (DRI)

28.1 Overview

The direct RAM input interface (DRI) is a parallel interface that acquires parallel data input to this MCU in synchronization with a clock signal and stores that data in SHwyRAM. The DRIi modules acquire data without stopping CPU operation by using a separate dedicated DRI/DRO bus to write data to SHwyRAM. The DRIi modules also selectively acquire data through the decimal control function using an internal event counter. Note that the lower case "i" that appears in DRIi and the register names indicates the numbers 0 to 2. Also, the lower case "j" that is used in the DINj0 to DINj5 and DDj00 to DDj31 pins indicates the upper case letters A to C.

Table 28.1 lists the overview of the DRIi modules. Table 28.2 the DRIi module interrupt request and DMA transfer request generation function.

Table 28.1 DRIi Overview

Item	Description
Number of channels	3 channels
Operating frequency	80 MHz (when PAck = 80 MHz)
Transfer method	Clock synchronous parallel input
Access areas	All SHwy RAM areas (up to 512 Kbytes)
Maximum transfer rate	80 Mbytes/second (when the DRIi operating frequency is 80 MHz)
Minimum data acquisition	The following are the minimum periods when the DRIi operating frequency is 80 MHz.
period	50 ns (special mode disabled and the input data bus width is 32 bits)
	43.75 ns (special mode disabled and the input data bus width is 8 or 16 bits)
	25 ns (special mode enabled)
Data acquisition bus width	8, 16, or 32 bits (special mode not selected), 8 or 16 bits (special mode selected)
Event counter	16 bits × 6 counters (DEC5 to DEC0)
Bank switching function	Two banks can be specified as the data storage destination in SHwyRAM
Data acquisition edges	Either rising edges, falling edges, or both edges can be selected
Acquisition timing adjustment function	Sets the time between detection of the data acquisition edge and the acquisition operation
Decimation control function	Data can be acquired selectively using an event counter (DEC5 to DEC0)



Table 28.2 DRIi Interrupt Request and DMA Transfer Request Sources

Source	Interrupt Request Sourcs	DMA Transfer Request Source*1
DIN0 event detection	DRI event detection interrupt	DRI0 DIN0 event detection
DIN1 event detection	_	DRI0 DIN1 event detection
DIN2 event detection	_	DRI0 DIN2 event detection
DIN3 event detection	_	DRI0 DIN3 event detection
DIN4 event detection	_	DRI0 DIN4 event detection
DIN5 event detection	_	DRI0 DIN5 event detection
DEC0 underflow	DRI counter interrupt	DRI0 DEC0 underflow
DEC1 underflow	_	DRI0 DEC1 underflow
DEC2 underflow	_	DRI0 DEC2 underflow
DEC3 underflow	_	DRI0 DEC3 underflow
DEC4 underflow	-	DRI0 DEC4 underflow
DEC5 underflow	_	DRI0 DEC5 underflow
DRI address counter 0 transfer complete	DRI transfer complete	DRI0 DRI address counter 0 transfer complete
DRI address counter 1 transfer complete	interrupt	DRI0 DRI address counter 1 transfer complete
Overrun error	-	_
Acquisition enable error	_	_
DRI acquisition event counter underflow		DRI0 DRI acquisition event counter underflow
DRI transfer counter underflow	_	DRI0 DRI transfer counter underflow

Note: *1 DMA transfers are only possible with DRI0. DRI1 and DRI2 do not support the DMA transfer request generation function.

See section 20, Direct Memory Access Controller (DMAC), for details.






Figure 28.1 shows the block diagram of the DRIi module.

Figure 28.1 Block Diagram of DRIi

28.2 Input/Output Pins

Table 28.3 lists the DRIi pin configuration.

Pin switching is required for pins which are multiplexed with other functions. For details, see section 18, I/O Ports and Pin Function Unit.

Table 28.3 Pin Configuration

Pin Name	I/O	Function
DDA31 to DDA00	Input	Channel 0 input data
DDB31 to DDB00	Input	Channel 1 input data
DDC31 to DDC00	Input	Channel 2 input data
DINA4 to DINA0	Input	Channel 0 input event signal
DINB4 to DINB0	Input	Channel 1 input event signal
DINC4 to DINC0	Input	Channel 2 input event signal

In the remainder of this section, unless otherwise specified pin notations refer to the corresponding inputs selected from the pin groups shown above.

28.3 Register Descriptions


Table 28.4 lists the DRIi register configuration.

Table 28.4 Register Configuration

Register Name	Abbreviation	After Reset	P4 Address	Size	Page
DRI0DIN interrupt request status register	DRI0DINIST	H'00	H'FFBF C000	8	28-12
DRI0DIN interrupt request enable register	DRI0DINIEN	H'00	H'FFBF C001	8	28-13
DRIODIN DMA transfer request status register	DRI0DINDST	H'00	H'FFBF C002	8	28-14
DRIODIN DMA transfer enable register	DRI0DINDEN	H'00	H'FFBF C003	8	28-16
DRIODEC interrupt request status register	DRI0DECIST	H'00	H'FFBF C004	8	28-17
DRIODEC interrupt request enable register	DRI0DECIEN	H'00	H'FFBF C005	8	28-18
DRIODEC DMA transfer request status register	DRI0DECDST	H'00	H'FFBF C006	8	28-19
DRIODEC DMA transfer enable register	DRI0DECDEN	H'00	H'FFBF C007	8	28-21
DRI0 transfer interrupt request status register	DRI0TRMIST	H'00	H'FFBF C008	8	28-22
RI0 transfer interrupt request enable register	DRI0TRMIEN	H'00	H'FFBF C009	8	28-24
DRI0 DMA transfer request status register	DRI0TRMDST	H'00	H'FFBF C00A	8	28-25
DRI0 DMA transfer enable register	DRI0TRMDEN	H'00	H'FFBF C00B	8	28-27
DRI0 transfer control register	DRI0TRMCNT	H'00	H'FFBF C00C	8	28-28
DRI0 special mode register	DRI0SPMOD	H'00	H'FFBF C00D	8	28-31
DRI0 data acquisition control register	DRI0DCAPCNT	H'0000	H'FFBF C00E	16	28-35
DRI0 data decimation control register	DRI0DSELCNT	H'00	H'FFBF C010	8	28-39
RIO data decimation event selection register	DRI0DEVTCNT	H'00	H'FFBF C011	8	28-40
DRI0DIN input event selection register	DRI0DINSEL	H'00	H'FFBF C012	8	28-41
DRI0DD input enable register	DRI0DDEN	H'0000 0000	H'FFBF C014	32	28-42
DRI0 data acquisition event count setting register	DRI0DCAPNUM	H'0000 0000	H'FFBF C018	32	28-43
DRI0 acquisition event counter	DRI0DCAPCT	H'0000 0000	H'FFBF C01C	32	28-44
DRI0 transfer counter	DRI0TRMCT	H'0000 0000	H'FFBF C020	32	28-45
DRI0 address reload register 0	DRI0ADR0RLD	H'0000 0000	H'FFBF C024	32	28-46
DRI0 address counter 0	DRI0ADR0CT	H'0000 0000	H'FFBF C028	32	28-47
DRI0 address reload register 1	DRI0ADR1RLD	H'0000 0000	H'FFBF C02C	32	28-46
DRI0 address counter 1	DRI0ADR1CT	H'0000 0000	H'FFBF C030	32	28-47
DRI0 input processing control register	DRI0DINCNT	H'0000	H'FFBF C034	16	28-48
DRI0DEC0 control register	DRI0DEC0CNT	H'00	H'FFBF C036	8	28-49
DRI0DEC0 reload register	DRI0DEC0RLD	H'0000	H'FFBF C038	16	28-61
DRI0DEC0 counter	DRI0DEC0CT	H'0000	H'FFBF C03A	16	28-63
DRI0DEC1 control register	DRI0DEC1CNT	H'00	H'FFBF C03C	8	28-51
DRI0DEC1 reload register	DRI0DEC1RLD	H'0000	H'FFBF C03E	16	28-61
DRI0DEC1 counter	DRI0DEC1CT	H'0000	H'FFBF C040	16	28-63
DRI0DEC2 control register	DRI0DEC2CNT	H'00	H'FFBF C042	8	28-53



Register Name	Abbreviation	After Reset	P4 Address	Size	Page
DRI0DEC2 reload register	DRI0DEC2RLD	H'0000	H'FFBF C044	16	28-61
DRI0DEC2 counter	DRI0DEC2CT	H'0000	H'FFBF C046	16	28-63
DRI0DEC3 control register	DRI0DEC3CNT	H'00	H'FFBF C048	8	28-55
DRI0DEC3 reload register	DRI0DEC3RLD	H'0000	H'FFBF C04A	16	28-61
DRI0DEC3 counter	DRI0DEC3CT	H'0000	H'FFBF C04C	16	28-63
DRI0DEC4 control register	DRI0DEC4CNT	H'00	H'FFBF C04E	8	28-57
DRI0DEC4 reload register	DRI0DEC4RLD	H'0000	H'FFBF C050	16	28-61
DRI0DEC4 counter	DRI0DEC4CT	H'0000	H'FFBF C052	16	28-63
DRI0DEC5 control register	DRI0DEC5CNT	H'00	H'FFBF C054	8	28-59
DRI0DEC5 reload register	DRI0DEC5RLD	H'0000	H'FFBF C056	16	28-62
DRI0DEC5 counter	DRI0DEC5CT	H'0000	H'FFBF C058	16	28-64
DRI1DIN interrupt request status register	DRI1DINIST	H'00	H'FFBF D000	8	28-12
DRI1DIN interrupt request enable register	DRI1DINIEN	H'00	H'FFBF D001	8	28-13
DRI1DEC interrupt request status register	DRI1DECIST	H'00	H'FFBF D004	8	28-17
DRI1DEC interrupt request enable register	DRI1DECIEN	H'00	H'FFBF D005	8	28-18
DRI1 transfer interrupt request status register	DRI1TRMIST	H'00	H'FFBF D008	8	28-22
DRI1 transfer interrupt request enable register	DRI1TRMIEN	H'00	H'FFBF D009	8	28-24
DRI1 transfer control register	DRI1TRMCNT	H'00	H'FFBF D00C	8	28-28
DRI1 special mode register	DRI1SPMOD	H'00	H'FFBF D00D	8	28-31
DRI1 data acquisition control register	DRI1DCAPCNT	H'0000	H'FFBF D00E	16	28-35
DRI1 data decimation control register	DRI1DSELCNT	H'00	H'FFBF D010	8	28-39
DRI1 data decimation event selection register	DRI1DEVTCNT	H'00	H'FFBF D011	8	28-40
DRI1DIN input event selection register	DRI1DINSEL	H'00	H'FFBF D012	8	28-41
DRI1DD input enable register	DRI1DDEN	H'0000 0000	H'FFBF D014	32	28-42
DRI1 data acquisition event count setting register	DRI1DCAPNUM	H'0000 0000	H'FFBF D018	32	28-43
DRI1 acquisition event counter	DRI1DCAPCT	H'0000 0000	H'FFBF D01C	32	28-44
DRI1 transfer counter	DRI1TRMCT	H'0000 0000	H'FFBF D020	32	28-45
DRI1 address reload register 0	DRI1ADR0RLD	H'0000 0000	H'FFBF D024	32	28-46
DRI1 address counter 0	DRI1ADR0CT	H'0000 0000	H'FFBF D028	32	28-47
DRI1 address reload register 1	DRI1ADR1RLD	H'0000 0000	H'FFBF D02C	32	28-46
DRI1 address counter 1	DRI1ADR1CT	H'0000 0000	H'FFBF D030	32	28-47
DRI1 input processing control register	DRI1DINCNT	H'0000	H'FFBF D034	16	28-48
DRI1DEC0 control register	DRI1DEC0CNT	H'00	H'FFBF D036	8	28-49
DRI1DEC0 reload register	DRI1DEC0RLD	H'0000	H'FFBF D038	16	28-61
DRI1DEC0 counter	DRI1DEC0CT	H'0000	H'FFBF D03A	16	28-63
DRI1DEC1 control register	DRI1DEC1CNT	H'00	H'FFBF D03C	8	28-51
DRI1DEC1 reload register	DRI1DEC1RLD	H'0000	H'FFBF D03E	16	28-61
DRI1DEC1 counter	DRI1DEC1CT	H'0000	H'FFBF D040	16	28-63
DRI1DEC2 control register	DRI1DEC2CNT	H'00	H'FFBF D042	8	28-53





Register Name	Abbreviation	After Reset	P4 Address	Size	Page
DRI1DEC2 reload register	DRI1DEC2RLD	H'0000	H'FFBF D044	16	28-61
DRI1DEC2 counter	DRI1DEC2CT	H'0000	H'FFBF D046	16	28-63
DRI1DEC3 control register	DRI1DEC3CNT	H'00	H'FFBF D048	8	28-55
DRI1DEC3 reload register	DRI1DEC3RLD	H'0000	H'FFBF D04A	16	28-61
DRI1DEC3 counter	DRI1DEC3CT	H'0000	H'FFBF D04C	16	28-63
DRI1DEC4 control register	DRI1DEC4CNT	H'00	H'FFBF D04E	8	28-57
DRI1DEC4 reload register	DRI1DEC4RLD	H'0000	H'FFBF D050	16	28-61
DRI1DEC4 counter	DRI1DEC4CT	H'0000	H'FFBF D052	16	28-63
DRI1DEC5 control register	DRI1DEC5CNT	H'00	H'FFBF D054	8	28-59
DRI1DEC5 reload register	DRI1DEC5RLD	H'0000	H'FFBF D056	16	28-62
DRI1DEC5 counter	DRI1DEC5CT	H'0000	H'FFBF D058	16	28-64
DRI2DIN interrupt request status register	DRI2DINIST	H'00	H'FFBF E000	8	28-12
DRI2DIN interrupt request enable register	DRI2DINIEN	H'00	H'FFBF E001	8	28-13
DRI2DEC interrupt request status register	DRI2DECIST	H'00	H'FFBF E004	8	28-17
DRI2DEC interrupt request enable register	DRI2DECIEN	H'00	H'FFBF E005	8	28-18
DRI2 transfer interrupt request status register	DRI2TRMIST	H'00	H'FFBF E008	8	28-22
DRI2 transfer interrupt request enable register	DRI2TRMIEN	H'00	H'FFBF E009	8	28-24
DRI2 transfer control register	DRI2TRMCNT	H'00	H'FFBF E00C	8	28-28
DRI2 special mode register	DRI2SPMOD	H'00	H'FFBF E00D	8	28-31
DRI2 data acquisition control register	DRI2DCAPCNT	H'0000	H'FFBF E00E	16	28-35
DRI2 data decimation control register	DRI2DSELCNT	H'00	H'FFBF E010	8	28-39
DRI2 data decimation event selection register	DRI2DEVTCNT	H'00	H'FFBF E011	8	28-40
DRI2DIN input event selection register	DRI2DINSEL	H'00	H'FFBF E012	8	28-41
DRI2DD input enable register	DRI2DDEN	H'0000 0000	H'FFBF E014	32	28-42
DRI2 data acquisition event count setting register	DRI2DCAPNUM	H'0000 0000	H'FFBF E018	32	28-43
DRI2 acquisition event counter	DRI2DCAPCT	H'0000 0000	H'FFBF E01C	32	28-44
DRI2 transfer counter	DRI2TRMCT	H'0000 0000	H'FFBF E020	32	28-45
DRI2 address reload register 0	DRI2ADR0RLD	H'0000 0000	H'FFBF E024	32	28-46
DRI2 address counter 0	DRI2ADR0CT	H'0000 0000	H'FFBF E028	32	28-47
DRI2 address reload register 1	DRI2ADR1RLD	H'0000 0000	H'FFBF E02C	32	28-46
DRI2 address counter 1	DRI2ADR1CT	H'0000 0000	H'FFBF E030	32	28-47
DRI2 input processing control register	DRI2DINCNT	H'0000	H'FFBF E034	16	28-48
DRI2DEC0 control register	DRI2DEC0CNT	H'00	H'FFBF E036	8	28-49
DRI2DEC0 reload register	DRI2DEC0RLD	H'0000	H'FFBF E038	16	28-61
DRI2DEC0 counter	DRI2DEC0CT	H'0000	H'FFBF E03A	16	28-63
DRI2DEC1 control register	DRI2DEC1CNT	H'00	H'FFBF E03C	8	28-51
DRI2DEC1 reload register	DRI2DEC1RLD	H'0000	H'FFBF E03E	16	28-61
DRI2DEC1 counter	DRI2DEC1CT	H'0000	H'FFBF E040	16	28-63
DRI2DEC2 control register	DRI2DEC2CNT	H'00	H'FFBF E042	8	28-53



Register Name	Abbreviation	After Reset	P4 Address	Size	Page
DRI2DEC2 reload register	DRI2DEC2RLD	H'0000	H'FFBF E044	16	28-61
DRI2DEC2 counter	DRI2DEC2CT	H'0000	H'FFBF E046	16	28-63
DRI2DEC3 control register	DRI2DEC3CNT	H'00	H'FFBF E048	8	28-55
DRI2DEC3 reload register	DRI2DEC3RLD	H'0000	H'FFBF E04A	16	28-61
DRI2DEC3 counter	DRI2DEC3CT	H'0000	H'FFBF E04C	16	28-63
DRI2DEC4 control register	DRI2DEC4CNT	H'00	H'FFBF E04E	8	28-57
DRI2DEC4 reload register	DRI2DEC4RLD	H'0000	H'FFBF E050	16	28-61
DRI2DEC4 counter	DRI2DEC4CT	H'0000	H'FFBF E052	16	28-63
DRI2DEC5 control register	DRI2DEC5CNT	H'00	H'FFBF E054	8	28-59
DRI2DEC5 reload register	DRI2DEC5RLD	H'0000	H'FFBF E056	16	28-62
DRI2DEC5 counter	DRI2DEC5CT	H'0000	H'FFBF E058	16	28-64

Note: • The P4 address applies when the P4 area of the virtual address space is used. When the upper three bits of the 32-bit P4 area address are cleared to "0", the result is an area 7 address. This address is used when accessing area 7 of the physical address space using the TLB.

The DRIi interrupt related registers (DRIiDINIST, DRIiDINIEN, DRIiDECIST, DRIiDECIEN, DRIiTRMIST, and DRIiTRMIEN) control the interrupt request signals output from the DRIi module to the interrupt controller.

• Interrupt request status bits

These status bits are used to determine the interrupt request that occurred and are set to "1" when the corresponding interrupt request occurs. These bits cannot be set to "1" in software. These status bits are cleared by writing a "0" and once a "1" has been written the state of the status bit is retained. Note that since this operation is not influenced by the interrupt request enable bits, they can also be used to verify the operation of peripheral functions. When handling an interrupt, the handler must only clear those status bits that correspond to the interrupts it is actually processing. If an interrupt handler clears status bits for interrupts it is not handling, interrupts that have not been processed will be cleared.

Interrupt request enable bits

These flags are used to enable interrupt requests. To enable an interrupt request, set the corresponding flag to "1" and to disable an request, set the flag to "0".




Figure 28.2 Interrupt Request Status Register and Interrupt Request Enable Register




Figure 28.3 Interrupt Request Status Clearing Examples

The DRIi interrupt related registers (DRI0DINDST, DRI0DINDEN, DRI0DECDST, DRI0DECDEN, DRI0TRMDST, DRI0TRMDEN) control the DMA request signals output from the DRIi module to the DMAC module.

• DMA transfer request status bits

These status bits are used to determine whether or not a DMA transfer request is outstanding. While the DMA transfer request enable bits are "1", they are set to "1" when a DMA transfer request occurs and are automatically cleared to "0" when the DMA controller accepts the transfer request. While the DMA transfer request enable bits are "0", a DMA transfer request does not occur. Also note that when the DMA transfer request enable bits are changed from "1" to "0", no DMA transfer request will be issued after that point.

If a DMA transfer request has already been issued, the "1" state will be retained until the DMA transfer request is accepted, and it will be cleared to "0" when accepted.

An outstanding DMA transfer request can be forcibly cancelled by clearing the corresponding bit to "0". It is not possible to write "1" to these bits.

• DMA transfer request enable bits

These flags are used to enable DMA transfer requests. Set these flags to "1" to enable a DMA transfer request, and set them to "0" to disable a request.

To prevent incorrect DMA operation, only rewrite these bits from the DMA transfer masked state to the DMA transfer enabled state when DRI acquisition is enabled (DRIiDCAPCNT.DCPEN bit = "1"). Do not rewrite from the DMA transfer enabled state to the DMA transfer masked state when DRI acquisition is enabled, since that can result in a DMA request not being handled.



28.3.1 DRIiDIN Interrupt Request Status Register (DRIiDINIST)

When a DINn event is detected according to the settings of the DRIi input processing control register (DRIiDINCNT), the status bit corresponding to that DINn is set to "1".

If a status bit is set by an interrupt request and that status bit is cleared by software at the same time, the set of the status bit by the interrupt request takes precedence.

Legend: n = 0 to 5

DRIODIN Interrupt Request Status Register (DRIODINIST) DRI1DIN Interrupt Request Status Register (DRI1DINIST) DRI2DIN Interrupt Request Status Register (DRI2DINIST)

<P4 address: location H'FFBF C000> <P4 address: location H'FFBF D000> <P4 address: location H'FFBF E000>

<After Reset: H'00>

Bit	Abbreviation	After Reset	R	W	Description
7, 6	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
5	DIN5IS	0	R	*1	DIN5 Interrupt Request Status Bit
					0: No interrupt occurred
					1: An interrupt occurred
4	DIN4IS	0	R	*1	DIN4 Interrupt Request Status Bit
					0: No interrupt occurred
					1: An interrupt occurred
3	DIN3IS	0	R	*1	DIN3 Interrupt Request Status Bit
					0: No interrupt occurred
					1: An interrupt occurred
2	DIN2IS	0	R	*1	DIN2 Interrupt Request Status Bit
					0: No interrupt occurred
					1: An interrupt occurred
1	DIN1IS	0	R	*1	DIN1 Interrupt Request Status Bit
					0: No interrupt occurred
					1: An interrupt occurred
0	DIN0IS	0	R	*1	DIN0 Interrupt Request Status Bit
					0: No interrupt occurred
					1: An interrupt occurred

Note: *1 Only "0" is valid on write. The previous value is retained if a "1" is written.

28.3.2 **DRIIDIN Interrupt Request Enable Register (DRIIDINIEN)**

Controls the enabled/disabled states for interrupts due to DINn event detection. When one of these bits is set to "1", the interrupt request for the corresponding DINn event detection is enabled.


Legend: n = 0 to 5

DRIODIN Interrupt Request Enable Register (DRIODINIEN) DRI1DIN Interrupt Request Enable Register (DRI1DINIEN)
DRI2DIN Interrupt Request Enable Register (DRI2DINIEN) <P4 address: location H'FFBF C001> <P4 address: location H'FFBF D001>

<P4 address: location H'FFBF E001>

Bit:


After Reset:



Bit	Abbreviation	After Reset	R	W	Description
7, 6	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
5	DIN5IEN	0	R	W	DIN5 Interrupt Request Enable Bit
					0: Interrupt request masked (disabled)
					1: Interrupt request enabled
4	DIN4IEN	0	R	W	DIN4 Interrupt Request Enable Bit
					0: Interrupt request masked (disabled)
					1: Interrupt request enabled
3	DIN3IEN	0	R	W	DIN3 Interrupt Request Enable Bit
					0: Interrupt request masked (disabled)
					1: Interrupt request enabled
2	DIN2IEN	0	R	W	DIN2 Interrupt Request Enable Bit
					0: Interrupt request masked (disabled)
					1: Interrupt request enabled
1	DIN1IEN	0	R	W	DIN1 Interrupt Request Enable Bit
					0: Interrupt request masked (disabled)
					1: Interrupt request enabled
0	DIN0IEN	0	R	W	DIN0 Interrupt Request Enable Bit
					0: Interrupt request masked (disabled)
					1: Interrupt request enabled

28.3.3 DRI0DIN DMA Transfer Request Status Register (DRI0DINDST)

These bits indicate whether or not there is a DMA transfer request due to a DINn event being detected according to the settings of the DRI0 input processing control register (DRI0DINCNT). These bits are set by the occurrence of a DMA transfer request in the DMA transfer request enabled state only for bits that are set in the DRI0DIN DMA transfer enable register (DRI0DINDEN). If a status bit is set by a DMA transfer request and that status bit is cleared by software at the same time, the set of the status bit by the DMA transfer request takes precedence.



DRIODIN DMA Transfer Request Status Register (DRIODINDST)

<P4 address: location H'FFBF C002>

Bit:	7	6	5	4	3	2	1	0	
	_	_	DIN5 DS	DIN4 DS	DIN3 DS	DIN2 DS	DIN1 DS	DIN0 DS	
After Reset:	0	0	0	0	0	0	0	0	

Bit	Abbreviation	After Reset	R	W	Description
7, 6	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
5	DIN5DS	0	R	*1	DIN5 DMA Transfer Request Status Bit
					0: No DMA transfer request occurred
					1: A DMA transfer request occurred
					[Conditions for clearing to "0"]
					A DMA transfer request was accepted by the DMAC
					A "0" was written by software (forcible request clear)
					[Condition for setting to "1"]
					 A DMA transfer request occurred in the DMA transfer request enabled state
4	DIN4DS	0	R	*1	DIN4 DMA Transfer Request Status Bit
					0: No DMA transfer request occurred
					1: A DMA transfer request occurred
					[Conditions for clearing to "0"]
					A DMA transfer request was accepted by the DMAC
					A "0" was written by software (forcible request clear)
					[Condition for setting to "1"]
					 A DMA transfer request occurred in the DMA transfer request enabled state

Bit	Abbreviation	After Reset	R	W	Description
3	DIN3DS	0	R	*1	DIN3 DMA Transfer Request Status Bit
					0: No DMA transfer request occurred
					1: A DMA transfer request occurred
					[Conditions for clearing to "0"]
					 A DMA transfer request was accepted by the DMAC
					 A "0" was written by software (forcible request clear)
					[Condition for setting to "1"]
					 A DMA transfer request occurred in the DMA transfer request enabled state
2	DIN2DS	0	R	*1	DIN2 DMA Transfer Request Status Bit
					0: No DMA transfer request occurred
					1: A DMA transfer request occurred
					[Conditions for clearing to "0"]
					 A DMA transfer request was accepted by the DMAC
					 A "0" was written by software (forcible request clear)
					[Condition for setting to "1"]
					 A DMA transfer request occurred in the DMA transfer request enabled state
1	DIN1DS	0	R	*1	DIN1 DMA Transfer Request Status Bit
					0: No DMA transfer request occurred
					1: A DMA transfer request occurred
					[Conditions for clearing to "0"]
					A DMA transfer request was accepted by the DMAC
					 A "0" was written by software (forcible request clear) [Condition for setting to "1"]
					A DMA transfer request occurred in the DMA transfer request
					enabled state
0	DIN0DS	0	R	*1	DIN0 DMA Transfer Request Status Bit
					0: No DMA transfer request occurred
					1: A DMA transfer request occurred
					[Conditions for clearing to "0"]
					A DMA transfer request was accepted by the DMAC
					A "0" was written by software (forcible request clear)
					[Condition for setting to "1"]
					A DMA transfer request occurred in the DMA transfer request enabled state

Note: *1 Only "0" is valid on write. The previous value is retained if a "1" is written.



28.3.4 DRI0DIN DMA Transfer Enable Register (DRI0DINDEN)

Controls the enabled/disabled states for DMA transfer requests due to DINn event detection. Setting one of these bits to "1" enables the corresponding DMA transfer request output due to DINn event detection. If a DMA transfer request mask (disable) setting and an internal DMA transfer request occur at the same time, the DMA transfer request mask (disable) setting takes precedence.

Also note that it is only possible to rewrite the DRIODINDEN register bits from the transfer masked state to the transfer enabled state when DRI acquisition is enabled (DRIiDCAPCNT.DCPEN bit = "1"). Do not rewrite from the transfer enabled state to the transfer masked state when DRI acquisition is enabled.


Legend: n = 0 to 5

DRIODIN DMA Transfer Enable Register (DRIODINDEN)

<P4 address: location H'FFBF C003>

Bit:

After Reset:



Bit	Abbreviation	After Reset	R	W	Description
7, 6	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
5	DIN5DEN	0	R	W	DIN5 DMA Transfer Request Enable Bit
					0: DMA transfer request masked (disabled)
					1: DMA transfer request enabled
4	DIN4DEN	0	R	W	DIN4 DMA Transfer Request Enable Bit
					0: DMA transfer request masked (disabled)
					1: DMA transfer request enabled
3	DIN3DEN	0	R	W	DIN3 DMA Transfer Request Enable Bit
					0: DMA transfer request masked (disabled)
					1: DMA transfer request enabled
2	DIN2DEN	0	R	W	DIN2 DMA Transfer Request Enable Bit
					0: DMA transfer request masked (disabled)
					1: DMA transfer request enabled
1	DIN1DEN	0	R	W	DIN1 DMA Transfer Request Enable Bit
					0: DMA transfer request masked (disabled)
					1: DMA transfer request enabled
0	DIN0DEN	0	R	W	DIN0 DMA Transfer Request Enable Bit
					0: DMA transfer request masked (disabled)
					1: DMA transfer request enabled
·	·	·			

28.3.5 DRIIDEC Interrupt Request Status Register (DRIIDECIST)

The corresponding status bit in this register is set to "1" by the underflow of one of the six event counters (DEC5 to DEC0) built into the DRIi module. If a status bit is set by an interrupt request and cleared by software at the same time, the set of the status bit by the interrupt takes precedence.

DRIODEC Interrupt Request Status Register (DRIODECIST)
DRI1DEC Interrupt Request Status Register (DRI1DECIST)
DRI2DEC Interrupt Request Status Register (DRI2DECIST)

<P4 address: location H'FFBF C004> <P4 address: location H'FFBF D004> <P4 address: location H'FFBF E004>



<After Reset: H'00>

Bit	Abbreviation	After Reset	R	W	Description
7, 6	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
5	DEC5IS	0	R	*1	DEC5 Interrupt Request Status Bit
					0: No interrupt occurred
					1: An interrupt occurred
4	DEC4IS	0	R	*1	DEC4 Interrupt Request Status Bit
					0: No interrupt occurred
					1: An interrupt occurred
3	DEC3IS	0	R	*1	DEC3 Interrupt Request Status Bit
					0: No interrupt occurred
					1: An interrupt occurred
2	DEC2IS	0	R	*1	DEC2 Interrupt Request Status Bit
					0: No interrupt occurred
					1: An interrupt occurred
1	DEC1IS	0	R	*1	DEC1 Interrupt Request Status Bit
					0: No interrupt occurred
					1: An interrupt occurred
0	DEC0IS	0	R	*1	DEC0 Interrupt Request Status Bit
					0: No interrupt occurred
					1: An interrupt occurred

Note: *1 Only "0" is valid on write. The previous value is retained if a "1" is written.

28.3.6 DRIIDEC Interrupt Request Enable Register (DRIIDECIEN)


Controls the enabled/disabled states of interrupts due to event counter underflow. If one of these bits is set to "1", the corresponding event counter underflow interrupt is enabled.

DRIODEC Interrupt Request Enable Register (DRIODECIEN)
DRI1DEC Interrupt Request Enable Register (DRI1DECIEN)
DRI2DEC Interrupt Request Enable Register (DRI2DECIEN)

<P4 address: location H'FFBF C005> <P4 address: location H'FFBF D005> <P4 address: location H'FFBF E005>

Bit:


After Reset:




Bit	Abbreviation	After Reset	R	W	Description
7, 6	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
5	DEC5IEN	0	R	W	DEC5 Interrupt Request Enable Bit
					0: Interrupt request masked (disabled)
					1: Interrupt request enabled
4	DEC4IEN	0	R	W	DEC4 Interrupt Request Enable Bit
					0: Interrupt request masked (disabled)
					1: Interrupt request enabled
3	DEC3IEN	0	R	W	DEC3 Interrupt Request Enable Bit
					0: Interrupt request masked (disabled)
					1: Interrupt request enabled
2	DEC2IEN	0	R	W	DEC2 Interrupt Request Enable Bit
					0: Interrupt request masked (disabled)
					1: Interrupt request enabled
1	DEC1IEN	0	R	W	DEC1 Interrupt Request Enable Bit
					0: Interrupt request masked (disabled)
					1: Interrupt request enabled
0	DEC0IEN	0	R	W	DEC0 Interrupt Request Enable Bit
					0: Interrupt request masked (disabled)
					1: Interrupt request enabled

28.3.7 DRI0DEC DMA Transfer Request Status Register (DRI0DECDST)

These bits indicate whether or not there is a DMA transfer request due to an event counter underflow. These bits are set by the occurrence of a DMA transfer request in the DMA transfer request enabled state only for bits that are set in the DRI0DEC DMA transfer enable register (DRI0DECDEN). If a status bit is set by a DMA transfer request and that status bit is cleared by software at the same time, the set of the status bit by the DMA transfer request takes precedence.



<P4 address: location H'FFBF C006>



Bit	Abbreviation	After Reset	R	W	Description
7, 6	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
5	DEC5DS	0	R	*1	DEC5 DMA Transfer Request Status Bit
					0: No DMA transfer request occurred
					1: A DMA transfer request occurred
					[Conditions for clearing to "0"]
					A DMA transfer request was accepted by the DMAC
					 A "0" was written by software (forcible request clear)
					[Condition for setting to "1"]
					 A DMA transfer request occurred in the DMA transfer request enabled state
4	DEC4DS	0	R	*1	DEC4 DMA Transfer Request Status Bit
					0: No DMA transfer request occurred
					1: A DMA transfer request occurred
					[Conditions for clearing to "0"]
					 A DMA transfer request was accepted by the DMAC
					 A "0" was written by software (forcible request clear)
					[Condition for setting to "1"]
					A DMA transfer request occurred in the DMA transfer request enabled state
3	DEC3DS	0	R	*1	DEC3 DMA Transfer Request Status Bit
					0: No DMA transfer request occurred
					1: A DMA transfer request occurred
					[Conditions for clearing to "0"]
					 A DMA transfer request was accepted by the DMAC
					 A "0" was written by software (forcible request clear)
					[Condition for setting to "1"]
					 A DMA transfer request occurred in the DMA transfer request enabled state

Bit	Abbreviation	After Reset	R	W	Description
2	DEC2DS	0	R	*1	DEC2 DMA Transfer Request Status Bit
					0: No DMA transfer request occurred
					1: A DMA transfer request occurred
					[Conditions for clearing to "0"]
					A DMA transfer request was accepted by the DMAC
					A "0" was written by software (forcible request clear)
					[Condition for setting to "1"]
					A DMA transfer request occurred in the DMA transfer request enabled state
1	DEC1DS	0	R	*1	DEC1 DMA Transfer Request Status Bit
					0: No DMA transfer request occurred
					1: A DMA transfer request occurred
					[Conditions for clearing to "0"]
					A DMA transfer request was accepted by the DMAC
					 A "0" was written by software (forcible request clear)
					[Condition for setting to "1"]
					 A DMA transfer request occurred in the DMA transfer request enabled state
0	DEC0DS	0	R	*1	DEC0 DMA Transfer Request Status Bit
					0: No DMA transfer request occurred
					1: A DMA transfer request occurred
					[Conditions for clearing to "0"]
					A DMA transfer request was accepted by the DMAC
					A "0" was written by software (forcible request clear)
					[Condition for setting to "1"]
					A DMA transfer request occurred in the DMA transfer request enabled state

Note: *1 Only "0" is valid on write. The previous value is retained if a "1" is written.

28.3.8 DRIODEC DMA Transfer Enable Register (DRIODECDEN)

Controls the enabled/disabled states for DMA transfer requests due to event counter underflow events. Setting one of these bits to "1" enables the corresponding DMA transfer request output due to event counter underflow.


If a DMA transfer request mask (disable) setting and an internal DMA transfer request occur at the same time, the DMA transfer request mask (disable) setting takes precedence. Also note that it is only possible to rewrite the DRIODECDEN register bits from the transfer masked state to the transfer enabled state when DEC counter operation is enabled (DRIDECnCNT.DECnEN bit = "1"). Do not rewrite from the transfer enabled state to the transfer masked state when DEC counter operation is enabled.

DRIODEC DMA transfer enable register (DRIODECDEN)

<P4 address: location H'FFBF C007>

Bit:

After Reset:



Bit	Abbreviation	After Reset	R	W	Description
7, 6	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
5	DEC5DEN	0	R	W	DEC5 DMA Transfer Request Enable Bit
					0: DMA transfer request masked (disabled)
					1: DMA transfer request enabled
4	DEC4DEN	0	R	W	DEC4 DMA Transfer Request Enable Bit
					0: DMA transfer request masked (disabled)
					1: DMA transfer request enabled
3	DEC3DEN	0	R	W	DEC3 DMA Transfer Request Enable Bit
					0: DMA transfer request masked (disabled)
					1: DMA transfer request enabled
2	DEC2DEN	0	R	W	DEC2 DMA Transfer Request Enable Bit
					0: DMA transfer request masked (disabled)
					1: DMA transfer request enabled
1	DEC1DEN	0	R	W	DEC1 DMA Transfer Request Enable Bit
					0: DMA transfer request masked (disabled)
					1: DMA transfer request enabled
0	DEC0DEN	0	R	W	DEC0 DMA Transfer Request Enable Bit
					0: DMA transfer request masked (disabled)
					1: DMA transfer request enabled

28.3.9 DRIi Transfer Interrupt Request Status Register (DRIiTRMIST)

The bits in this register indicate the presence or absence of an interrupt request issued by a DRI transfer. If a status bit is set by an interrupt request and that status bit is cleared by software at the same time, the set of the status bit by the interrupt request takes precedence.

DRI0 Transfer Interrupt Request Status Register (DRI0TRMIST) DRI1 Transfer Interrupt Request Status Register (DRI1TRMIST) DRI2 Transfer Interrupt Request Status Register (DRI2TRMIST) <P4 address: location H'FFBF C008> <P4 address: location H'FFBF D008> <P4 address: location H'FFBF E008>



Bit	Abbreviation	After Reset	R	W	Description
7 to 5	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
4	DTRFIS	0	R	*1	DRIi Transfer Counter Interrupt Request Status Bit
					This bit is set when the DRIi transfer counter (DRIiTRMCT) underflows (the counter becomes H'0000 0000 and stops).
					0: No interrupt request occurred
					1: An interrupt request occurred
3	DCPEIS	0	R	*1	Interrupt Enable Error Interrupt Request Status Bit
					This bit is set to "1" if, before either the DRIi acquisition event counter (DRIiDCAPCT) or the DRIi transfer counter (DRIiTRMCT) underflows (the counter becomes H'0000 0000 and stops), either the DRIi data acquisition control register (DRIiDCAPCNT) DCPEN (acquisition enable) bit changes from "0" to "1" or an external event is detected.
					0: No interrupt request occurred
					1: An interrupt request occurred
					[Conditions for setting to "1"]
					 When acquisition by an external event is enabled with the DRIi data acquisition control register (DRIiDCAPCNT) DEXL (acquisition enable external factor selection) bits
					 If the selected external event is detected in the state where the DCPEN (acquisition enable) bit enables data acquisition.*²
					 If the selected external event is detected before the DRIi transfer counter (DRIiTRMCT) underflows (the counter becomes H'0000 0000 and stops)*3
					 When software changes the DCPEN (acquisition enable) bit from "0" to "1" before the DRIi transfer counter (DRIiTRMCT) underflows (the counter becomes H'0000 0000 and stops)*3

Bit	Abbreviation	After Reset	R	w	Description
2	OVREIS	0	R	*1	Overflow Error Interrupt Request Status Bit
					To prevent acquired data from being lost due to a SHwyRAM access conflict with another bus master, the DRIi module includes an internal 32 bit by 4 stage intermediate buffer. This bit, however, is set to "1" when a data acquisition event is detected in the state when all four stages are full. The data acquisition event detected in the buffer full state is ignored.
					0: No interrupt request occurred
					1: An interrupt request occurred
1	ADR1IS	0	R	*1	DRIi Address Counter 1 Interrupt Request Status Bit
					This bit is set to "1" when the DRII transfer counter (DRIITRMCT) underflows (the counter becomes H'0000 0000 and stops) in the state where DRII address counter 1 (DRIIADR1CT) is enabled as the acquired data transfer destination.
					0: No interrupt request occurred
					1: An interrupt request occurred
0	ADR0IS	0	R	*1	DRIi Address Counter 0 Interrupt Request Status Bit
		underflows (the counter becomes H'0000 000	This bit is set to "1" when the DRIi transfer counter (DRIiTRMCT) underflows (the counter becomes H'0000 0000 and stops) in the state where DRIi address counter 0 (DRIiADR0CT) is enabled as the acquired data transfer destination.		
					0: No interrupt request occurred
					1: An interrupt request occurred

Notes: *1 Only "0" is valid on write. The previous value is retained if a "1" is written.



^{*2} The acquisition event will be ignored.

^{*3} It will be necessary to clear to "0" both the DRIi transfer control register (DRIiTRMCNT) and the DRIi data acquisition control register (DRIiDCAPCNT) and initialize the interrupt control block.

28.3.10 DRIi Transfer Interrupt Request Enable Register (DRIiTRMIEN)

Controls the enabled/disabled states for DRIi transfer related interrupt requests. If one of these bits is set to "1", the corresponding interrupt is enabled.

DRI0 Transfer Interrupt Request Enable Register (DRI0TRMIEN) DRI1 Transfer Interrupt Request Enable Register (DRI1TRMIEN) DRI2 Transfer Interrupt Request Enable Register (DRI2TRMIEN) <P4 address: location H'FFBF C009> <P4 address: location H'FFBF D009> <P4 address: location H'FFBF E009>

Bit:

After Reset:



Bit	Abbreviation	After Reset	R	W	Description
7 to 5	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
4	DTRFIEN	0	R	W	DRIi Transfer Counter Interrupt Request Enable Bit
					0: Interrupt request masked (disabled)
					1: Interrupt request enabled
3	DCPEIEN	0	R	W	Acquisition Enable Error Interrupt Request Enable Bit
					0: Interrupt request masked (disabled)
					1: Interrupt request enabled
2	OVREIEN	0	R	W	Overrun Error Interrupt Request Enable Bit
					0: Interrupt request masked (disabled)
					1: Interrupt request enabled
1	ADR1IEN	0	R	W	DRIi Address Counter 1 Interrupt Request Enable Bit
					0: Interrupt request masked (disabled)
					1: Interrupt request enabled
0	ADR0IEN	0	R	W	DRIi Address Counter 0 Interrupt Request Enable Bit
					0: Interrupt request masked (disabled)
					1: Interrupt request enabled


28.3.11 DRI0 DMA Transfer Request Status Register (DRI0TRMDST)

The bits in this register indicate the presence or absence of a DMA transfer request issued by a DRI transfer.

If a status bit is set by a DMA transfer request and that status bit is cleared by software at the same time, the set of the status bit by the DMA transfer request takes precedence.

DRI0 DMA Transfer Request Status Register (DRI0TRMDST)

<P4 address: location H'FFBF C00A>



Bit	Abbreviation	After Reset	R	W	Description
7 to 5	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
4	DTRFDS	0	R	*1	DRI0 Transfer Counter DMA Transfer Request Status Bit
					0: No DMA transfer request occurred
					1: A DMA transfer request occurred
					[Conditions for clearing to "0"]
					When the DMA transfer request is accepted by the DMAC
					When "0" is written by software (forcible request clear)
					[Condition for setting to "1"]
					When the DRI0 transfer counter (DRI0TRMCT) underflows (the
					counter becomes H'0000 0000 and stops) in the state where DMA
					transfer requests are enabled.
3	DUDFDS	0	R	*1	DRI0 Acquisition Event Counter Underflow DMA Transfer Request Status Bit
					This bit is set at the point the DRI0 acquisition event counter (DRI0DCAPCT) underflows (the counter becomes H'0000 0000 and stops).
					0: No DMA transfer request occurred
					1: A DMA transfer request occurred
					[Conditions for clearing to "0"]
					When the DMA transfer request is accepted by the DMAC
					When "0" is written by software (forcible request clear)
					[Condition for setting to "1"]
					When the DRI0 acquisition event counter (DRI0DCAPCT)
					underflows (the counter becomes H'0000 0000 and stops) in the state where DMA transfer requests are enabled.
2	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".

Bit	Abbreviation	After Reset	R	W	Description
1	ADR1DS	0	R	*1	DRI0 Address Counter 1 DMA Transfer Request Status Bit
					The ADR1DS bit is set under the same conditions as the DRI0 transfer interrupt request status register (DRI0TRMIST).
					0: No DMA transfer request occurred
					1: A DMA transfer request occurred
					[Conditions for clearing to "0"]
					When the DMA transfer request is accepted by the DMAC
					When "0" is written by software (forcible request clear)
					[Condition for setting to "1"]
					 When a DMA transfer request occurs in the state where DMA transfer requests are enabled.
0	ADR0DS	0	R	*1	DRI0 Address Counter 0 DMA Transfer Request Status Bit
					The ADRODS bit is set under the same conditions as the DRI0 transfer interrupt request status register (DRI0TRMIST).
					0: No DMA transfer request occurred
					1: A DMA transfer request occurred
					[Conditions for clearing to "0"]
					When the DMA transfer request is accepted by the DMAC
					When "0" is written by software (forcible request clear)
					[Condition for setting to "1"]
					When a DMA transfer request occurs in the state where DMA
					transfer requests are enabled.

Note: *1 Only "0" is valid on write. The previous value is retained if a "1" is written.

28.3.12 DRI0 DMA Transfer Enable Register (DRI0TRMDEN)

Controls the enabled/disabled states for DRI0 transfer related DMA transfer requests. If one of these bits is set to "1", the corresponding DMA transfer request signal output is enabled. If a DMA transfer mask (disable) is set at the same time as an internal DMA transfer request, the DMA transfer mask (disable) takes precedence. Also note that when DRI acquisition is enabled (DRIiDCAPCNT.DCPEN bit = "1"), the DRI0TRMDEN register may only be rewritten from the transfer masked state to the transfer enabled state. Do not rewrite any bits in this register from the transfer enabled state to the transfer masked state when DRI acquisition is enabled.


Bit	Abbreviation	After Reset	R	W	Description
7 to 5	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
4	DTRFDEN	0	R	W	DRI0 Transfer Counter DMA Transfer Request Enable Bit
					0: DMA transfer request masked (disabled)
					1: DMA transfer request enabled
3	DUDFDEN	0	R	W	DRI0 Acquisition Event Counter Underflow DMA Transfer Request Enable Bit
					0: DMA transfer request masked (disabled)
					1: DMA transfer request enabled
2	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
1	ADR1DEN	0	R	W	DRI0 Address Counter 1 DMA Transfer Request Enable Bit
					0: DMA transfer request masked (disabled)
					1: DMA transfer request enabled
0	ADR0DEN	0	R	W	DRI0 Address Counter 0 DMA Transfer Request Enable Bit
					0: DMA transfer request masked (disabled)
					1: DMA transfer request enabled



28.3.13 DRIi Transfer Control Register (DRIiTRMCNT)

The only rewrite of the DRITRMCNT that may be performed when DRI acquisition is enabled (DRIDCAPCNT.DCPEN bit = "1") is to change the DRST bit from "1" to "0". Other changes to that bit or changes to any other bit may not be performed when DRI acquisition is enabled.

DRI0 Transfer Control Register (DRI0TRMCNT) DRI1 Transfer Control Register (DRI1TRMCNT) DRI2 Transfer Control Register (DRI2TRMCNT) <P4 address: location H'FFBF C00C> <P4 address: location H'FFBF D00C> <P4 address: location H'FFBF E00C>



Bit	Abbreviation	After Reset	R	W	Description
7	ADEV	0	R	W	Address Counter Switching Selection Bit
					The DRIi module includes two address counters that specify the address in SHwyRAM which is the transfer destination, and applications can select which address counter is used. This bit is only valid when the ADSL bit setting is set to "DRIi address counter 0/1 alternation" and it selects the event that switches between DRIi address counter 0 (DRIiADR0CT) and DRIi address counter 1 (DRIiADR1CT), which specify the address in SHwyRAM that is the transfer destination for acquired data.
					0: DRIi transfer counter underflow
					1: DEC4 underflow
					Note: • When DEC4 underflow is selected as the address counter switching event, DIN1 event detection/acquisition event may not be selected as the DEC4 count event.
6	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
5, 4	ADSL	00	R	W	Address Counter Selection Bits
					DRIi address counter 0 selected
					Data is transferred to SHwyRAM specified by DRIi address counter 0 (DRIiADR0CT).
					DRIi address counter 1 selected
					Data is transferred to SHwyRAM specified by DRIi address counter 1 (DRIiADR1CT).
					DRIi address counter 0/1 alternation
					The DRIi address counter is switched in hardware by the event selected by the ADEV (address counter switching selection) bit. After a microcontroller reset is cleared, DRIi address counter 0 (DRIiADR0CT) is active. Also, the active DRIi address counter is initialized to be DRIi address counter 0 (DRIiADR0CT) when DRST (DRIi reset) is cleared to "0".
					00: DRIi address counter 0 selected
					01: DRIi address counter 1 selected
					10: DRIi address counter 0/1 alternation
					11: Setting prohibited


Bit	Abbreviation	After Reset	R	w	Description
3	ADMD	0	R	W	Address Counter Operating Mode Selection Bit
					Selects the operating mode for DRIi address counter 0 (DRIiADR0CT) and DRIi address counter 1 (DRIiADR1CT). Both DRIi address counters operate with the same operating mode.
					In continuous mode
					The active DRIi address counter is incremented by +4 each time a DRIi transfer completes. In continuous mode, the DRIi address reload register is not used.
					In reload mode
					When the DRIi data acquisition control register (DRIiDCAPCNT) DCPEN (acquisition enable) bit changes from acquisition disabled to acquisition enabled, the value is loaded from the DRIi address reload register corresponding to the DRIi address counter and after that, the active DRIi address counter is incremented by +4 each time a DRIi transfer completes.
					0: Continuous mode
					1: Reload mode
					Note: • Each time a data acquisition event for 32 bits of data input externally occurs (each time 4 data acquisition events occur when 8 bits is selected as the input bus width, each time 2 data acquisition events occur when 16 bits is selected as the input bus width, and each time 1 data acquisition event occurs when 32 bits is selected as the input bus width), a DRII transfer is performed. If the set count in the DRII data acquisition event count setting register (DRIIDCAPNUM) cannot be divided evenly by the 32-bit data unit size (a value other than 4n when the bus width is 8 bits, and a value other than 2n when the bus with is 16 bits), a DRII transfer will be performed for the last acquisition event occurrence. Even if the set count cannot be evenly divided into 32-bit units, the DRII transfers are performed in 32-bit units. The part that does not fill the 32 bits is filled with "0" and a 32-bit unit is
					transferred.
2	ADST	0	R	0	Address Counter Status Bit
					Indicates whether the DRIi transfer destination address specification is performed by DRIi address counter 0 or by DRIi address counter 1.
					0: DRIi address counter 0 is active
					1: DRIi address counter 1 is active
1	DBST	0	R	0	DRIi Buffer Status Bit
					Indicates whether or not there is data for which DRI transfer has not completed in the DRI module.
					To prevent loss of DRI transfer data within the DRI module, the module includes a 32 bits by 4 stage intermediate buffer, and this DBST bit will be "1" in the state where there is data present in this intermediate buffer.
					On the other hand, the DBST bit is a value "0" when there is no data in the intermediate buffer.
					Also note that this bit will be cleared to "0" when the DRST bit is cleared to "0".
					0: There is no data in the DRIi buffer
					1: There is data in the DRIi buffer



Bit	Abbreviation	After Reset	R	w	Description
0	DRST	0	R	W	DRIi Reset Bit
					This is the DRIi control block software reset bit; data acquisition and DRIi transfers are not performed in the state where this bit is "0". This bit must be set to "1" to operate the DRIi module. If this bit is cleared to "0" when DRI acquisition is enabled (DRIiDCAPCNT.DCPEN bit = "1"), the DRIi acquisition control block and the DRIi transfer control block will be initialized and, if there is DRIi transfer incomplete data in the DRIi module, all those transfers will be cancelled and at the same time the module will become unable to acquired data. The following registers and bits are affected by this bit.
					ADST bit
					When DRIi address counter 0/1 alternation is selected with the ADSL bits, setting the DRST bit to "0" will make the DRIi address counter 0 (DRIiADR0CT) active and clear the ADST bit to "0".
					DBST (DRIi buffer status) bit
					Setting the DRST bit to "0" will initialize DBST to "0".
					DRIi transfer counter (DRIiTRMCT)
					Setting the DRST bit to "0" will initialize the DRIi transfer counter (DRIiTRMCT) to "0".
					0: DRIi reset
					1: Operation enabled
					Notes: • The DRST bit has no influence on DIN input processing control or DEC5 to DEC0 operation.
					 A period of 4 PAck is required for the change to become valid after changing the value of the DRST bit. The DRST bit must not be changed again during that period.
					 After manipulation the DRST bit, a period of 1 PAck is required until the ADST bit and DBST bits are initialized.
					 The values of the ADMD (address counter operating mode selection) bit, ADSL (address counter selection) bit, and ADEV (address counter switching) bit must not be changed when the DRST bit is in the "1" state.

28.3.14 DRIi Special Mode Register (DRIiSPMOD)

Faster data acquisition is possible if special mode is selected. However, the input data bus width becomes either 8 or 16 bits when special mode is used. The acquisition clock can be selected from DINj3, DINj4, and DINj2. Furthermore, signals whose transfer rate has been halved external are passed to the DRIi event detection block and data acquisition block as shown in figure 28.6.



Bit	Abbreviation	After Reset	R	W	Description
7, 6	SPCPSL	00	R	W	Special Mode Control Block Acquistion Clock Selection Bits
					These bits select the pins that input the acquisition clock when special mode is selected.
					00: DINj3
					01: DINj4
					10: DINj2
					11: Setting prohibited
5, 4	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".

Bit	Abbreviation	After Reset	R	w	Description
3	SPMEN	0	R	W	Special Mode Enable Bit
					Enables/disables special mode operation.
					The following limitations apply when special mode operation enabled is selected.
					DRIi data acquisition control register (DRIiDCAPCNT)
					1. DWDSL (input data bus width) bits
					The data widths that can be output in special mode are either 8 bits or 16 bits. Set the DWDSL bits as shown below according to the data width input.
					When the input data width is 8 bits: Set the DWDSL bits to "16 bits".
					When the input data width is 16 bits: Set the DWDSL bits to "32 bits".
					2. DCPSL (acquisition event selection) bit
					The same acquisition event as that selected with the SPCPSL bits must be selected with DCPSL.
					3. DTMSL (acquisition timing selection) bit
					Select the default setting.
					DRIi input processing control register (DRIiDINCNT)
					 DINnED (DINn event detection control) bit
					Select falling edge detection for the DIN selected with the DCPSL (acquisition event selection) bit and SPCPSL (special mode control block acquisition clock selection) bits.
					·
					0: Special mode disabled
					1: Special mode enabled
					Note: • This register must only be set when the DRIi transfer control register (DRIITRMCNT) DRST (DRIi reset) bit is in the "0" (disabled) state.
					Legend: $n = 0$ to 5

Bit	Abbreviation	After Reset	R	W	Description
2	SPISL	0	R	W	Special Mode Control Block Initialization DIN1 Level Selection Bit
					The special mode control circuit block can be initialized by the signal input to DIN1. This bit selects at what DIN1 level this initialization is performed. When DIN1 goes to the initialization level, all of the output signals to the event detection block and output signals to the data acquisition block go to the "L" level and the data acquisition operation is not performed. Inversely, when DIN1 is not at the initialization level, the data acquisition operation is performed and the signals shown in figure 28.6 are passed to the event detection and data acquisition blocks. The initialization timing is controlled by the SPRSM (special mode control block initialization method selection) bit: when SPRSM is set to "0", initialization is performed when DIN1 reaches the initialization level, and when SPRSM is set to "1", initialization is performed 4 cycles of the acquisition clock after DIN1 reaches the initialization level. Note that the DIN1 special mode control circuit block initialization function is not influenced by the setting of the DRIi input processing control register (DRIDINCNT) DIN1ED bit. Also, this bit must only be changed when the DRIi transfer control register (DRITRMCNT) DRST (DRIi reset) bit is in the "0" state.
					0: "L" level
					1: "H" level
					Note: • In the state where the DRIi data acquisition control register (DRIiDCAPCNT) DCPEN (acquisition enable) bit is "1", the following phenomena may occur when DIN1 changes to the initialization level.
					1. The DRIi module incorrectly acquires data.
					The acquisitions for the 8 data items prior to the change to the reset state are not performed.
					 The above phenomena can be avoided by selecting the delayed reset method with the SPRSM (special mode control block initialization method selection) bit and inputting the special mode control block acquisition clock during the period the initialization level is applied to DIN1.
1	SPRSM	0	R	W	Special Mode Control Block Initialization Method Selection Bit
					Selects the special mode control block initialization method.
					When this bit is "0", the DIN1 input is used directly as the special mode control block initialization signal. When this bit is "1", a signal that is the DIN1 signal delayed by 4 cycles of the special mode control block acquisition clock is used as the initialization signal.
					0: DIN1 direct reset
					1: DIN1 delayed reset

Bit	Abbreviation	After Reset	R	W	Description
0	SPSSL	0	R	W	Acquisition Edge Selection Bit
					Select the falling edge as the acquisition edge if the transfer method shown in figure 28.4 is used and select the rising edge as the acquisition edge if the transfer method shown in figure 28.5 is used. Only change the value of this bit when the DRIi transfer control register (DRITRMCNT) DRST (DRIi reset) bit is "0". Note that in special mode only one of DIN4 to DIN2 may be selected as the acquisition clock with the SPCSPL setting. Also, in special mode, the signal controlled by the DRIi transfer control register (DRIITRMCNT) DINIED (DINi event detection control) bit is not the signal input to DINn (the signal selected by SPCSPL) but rather is the "signal output to the event detection block" shown in figure 28.6.
					0: Rising edge
					1: Falling edge
					Legend: n = 2 to 4




Figure 28.4 Data Transfer Method 1




Figure 28.5 Data Transfer Method 2





Figure 28.6 Timing Chart when Special Mode is Enabled

28.3.15 DRIi Data Acquisition Control Register (DRIiDCAPCNT)

This register sets items related to acquisition of data input in synchronization with the acquisition clock. This register must only be set after the DRIi transfer control register (DRIiTRMCNT) DRST (DRIi reset) bit is set to "1". Also, if the DRST bit is cleared to "0", this register must also be cleared to "0".

The only rewrite of the DRIiDCAPCNT that may be performed when DRI acquisition is enabled (DCPEN bit = "1") is to change the DCPEN (acquisition enable) bit from "1" to "0". Do not change other bit except DCPEN bit when DRI acquisition is enabled.



R W Description

<After Reset: H'0000>

			<u>-</u>
15 to 11	DTMSI	00000	B W Acquisition Timing Selection Bits

After Reset

Bit

Abbreviation

These bits select the time from the detection of a data acquisition event to the point the data is acquired. The DRIi module performs event detection on each PAck rising edge, and the default selection time is to acquire the data on the PAck rising edge at the time the event was detected. Times from 1 PAck cycle to 31 PAck cycles later, referenced to that point, can be selected.

Figure 28.7 shows the timing chart for data acquisition.

00000: Default	10000: $16 \times PAck$
00001: 1 × PAck	10001: 17 × PAck
00010: 2 × PAck	10010: 18 × PAck
00011: 3 × PAck	10011: 19 × PAck
00100: 4 × PAck	10100: 20 × PAck
00101: 5 × PAck	10101: 21 × PAck
00110: 6 × PAck	10110: 22 × PAck
00111: 7 × PAck	10111: 23 × PAck
01000: 8 × PAck	11000: 24 × PAck
01001: 9 × PAck	11001: 25 × PAck
01010: 10 × PAck	11010: $26 \times PAck$
01011: 11 × PAck	11011: 27 × PAck
01100: 12 × PAck	11100: 28 × PAck
01101: 13 × PAck	11101: 29 × PAck
01110: 14 × PAck	11110: $30 \times PAck$
01111: 15 × PAck	11111: 31 × PAck

Note: • The default setting must be selected when special mode is selected.

Bit	Abbreviation	After Reset	R	w	Description
10	DWRPR	0	R	W	Acquisition Control Write Protect Bit
					This bit sets the write enabled/disabled state of the DCPEN (acquisition enable) bit and the DEXSL (acquisition enable external factor selection) bits during writes to this register. If this bit is "0" during a write, writes to those bits are enabled. If this bit is "1", writes to those bits will be ignored. (Note that this bit always reads as "0", regardless of the value that was written.)
					0: Writing to the DCPEN bit and the DEXSL bits enabled
					1: Writing to the DCPEN bit and the DEXSL bits disabled
9, 8	DCPSL	00	R	W	Acquisition Event Selection Bits
					These bits select the data acquisition event. In the state where the DRIi transfer control register (DRIiTRMCNT) DRST (DRIi reset) bit is "operation enabled" and the DCPEN (acquisition enable) bit is "data acquisition enabled", and furthermore decimation control is used, if the acquisition event conditions are met, data acquisition will be performed when the selected event is detected.
					Note that if the DCPEN (acquisition enable) bit is set at the same time as a data acquisition event is detected, the data acquisition will be performed.
					00: DIN2 event detection
					01: DIN3 event detection
					10: DIN4 event detection
					11: DIN5 event detection
					Note: • When special mode is selected, the selected DIN must also be selected with the SPCPSL (special mode control block acquisition clock selection) bit.
7, 6	DWDSL	00	R	W	Input Data Bus Width Selection Bits
					These bits select the bus width for the externally input data. A DRII transfer is performed after each four data acquisition event occurrences when the 8-bit width is selected, after each two data acquisition event occurrences when the 16-bit width is selected, and after each data acquisition event occurrence when the 32-bit width is selected. Note, however, that if the set count in the DRII data acquisition event count setting register (DRIIDCAPNUM) cannot be divided evenly by the 32-bit data unit size (a value other than 4n when the bus width is 8 bits, and a value other than 2n when the bus with is 16 bits), a DRII transfer will be performed for the last acquisition event occurrence. Figure 28.5 shows the bits acquired as data when each data bus width is set.
					00: 8 bits
					01: 16 bits
					10: 32 bits
					11: Setting prohibited
_					Note: • Certain limitations apply on the input data bus width selection setting when special mode is selected. See section 28.3.14, DRII Special Mode Register (DRIISPMOD) for details.

Bit	Abbreviation	After Reset	R	W	Description
5, 4	DDSSL	00	R	W	Acquisition External Control Disable Factor Selection Bits
					These bits select an event that clears to "0" the acquisition enable external factor selection bits.
					00: No disable factor selected.
					01: DRIi acquisition event counter underflow
					10: DEC3 underflow
					11: DEC4 underflow
3 to 1	DEXSL	000	R	W	Acquisition Enable External Factor Selection Bits
					These bits select an external factor that sets the DCPEN (acquisition enable) bit to data acquisition enabled. If the event selected here is detected, the acquisition enable bit is set to "1". When no factor is selected, the enable bit will not be set by any external factor. Note that it is also possible to clear that bit to "0" in hardware by setting the DDSSL (acquisition external control disable factor selection) bits.
					000: No external factor selected
					001: DIN0 event detection
					010: DIN1 event detection
					011: DIN2 event detection
					100: DIN5 event detection
					101: DEC0 underflow
					110: DEC5 underflow
					111: PDAC event G
0	DCPEN	0	R	W	Acquisition Enable Bit
					Data acquisition is enabled when this bit is "1".
					0: Data acquisition disabled
					1: Data acquisition enabled
					[Conditions for clearing to "0"]
					When the software writes "0"
					 When an underflow (counter stopped at H'0000 0000) occurs in the DRIi acquisition event counter (DRIiDCAPCNT) [Conditions for setting to "1"]
					When the software writes "1"
					When the solware writes 1 When the event selected with the DEXSL (acquisition enable)
					external factor selection) bits
					Notes: • When an external factor is selected with the DEXSL (acquisition enable external factor selection) bits, it is illegal for the software to set this bit to "1".
					 When setting this bit to "1" in software, always read the DRIi transfer counter (DRIiTRMCT) and verify that it is in the underflow state (counter stopped at H'0000 0000).
					 If contention between a set condition and a clear condition occurs, the clear operation will always take precedence.



Table 28.5 Acquisition Data Position

	DD31 to DD24	DD23 to DD16	DD15 to DD08	DD07 to DD00
When the 8-bit width is selected	Don't care			Acquisition data
When the 16-bit width is selected	Don't care		Acquisition data	
When the 32-bit width is selected	Acquisition data			_

Notes: • The relationship between the actual data bus width and the input data bus width changes when operating in special mode. See section 28.3.14, DRIi Special Mode Register (DRIiSPMOD) for details.

• "DD31" is the MSB and "DD00" is the LSB.




Figure 28.7 Data Acquisition Timing

<P4 address: location H'FFBF C010>

<P4 address: location H'FFBF D010>

<P4 address: location H'FFBF E010>

28.3.16 DRIi Data Decimation Control Register (DRIiDSELCNT)

The DRIi module can acquire data while decimating that data in hardware using the module's 6 internal counters. This register sets items relating to control of that decimation operation.

If one of these bits is set to "0", data decimation control using the corresponding DEC counter will not be performed. When one of these bits is set to "1", data will only be acquired when the corresponding DEC counter is in the state set by the DRIi data decimation selection register (DRIiDEVTCNT).

If decimation control is enabled for multiple event counters, data will only be acquired on data acquisition events input when all of the DECn counters for which the decimation control bit is set to "1" are in the state set by the DSETVn (DECn decimation event selection) bits.

Events are valid as acquisition events starting with the next event after the counter goes to the state set with the DSETVn (DECn decimation event selection) bits.

Legend: n = 0 to 5

Rit

DRI0 Data Decimation Control Register (DRI0DSELCNT)
DRI1 Data Decimation Control Register (DRI1DSELCNT)
DRI2 Data Decimation Control Register (DRI2DSELCNT)

After Reset

Bit: 7 6 5 4 3 2 1 0

- DSD5 DSD4 DSD3 DSD2 DSD1 DSD0

After Reset: 0 0 0 0 0 0 0 0 0

BIT	Appreviation	After Reset	K	VV	Description
7, 6	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
5	DSD5	0	R	W	DEC5 Data Decimation Control Bit
					0: No decimation
					1: Decimation performed according to DEC5CT
4	DSD4	0	R	W	DEC4 Data Decimation Control Bit
					0: No decimation
					1: Decimation performed according to DEC4CT
3	DSD3	0	R	W	DEC3 Data Decimation Control Bit
					0: No decimation
					1: Decimation performed according to DEC3CT
2	DSD2	0	R	W	DEC2 Data Decimation Control Bit
					0: No decimation
					1: Decimation performed according to DEC2CT
1	DSD1	0	R	W	DEC1 Data Decimation Control Bit
					0: No decimation
					1: Decimation performed according to DEC1CT
0	DSD0	0	R	W	DEC0 Data Decimation Control Bit
					0: No decimation
					1: Decimation performed according to DEC0CT

After Reset:

28.3.17 DRIi Data Decimation Event Selection Register (DRIiDEVTCNT)

Sets the data acquisition conditions for decimation control. If one of these bits is set to "0", data acquisition is only performed when the corresponding DEC counter underflows (counter value = H'FFFF). When set to "1", data is only acquired in states other than when a counter underflow has not occurred.

DRI0 Data Decimation Event Selection Register (DRI0DEVTCNT)
DRI1 Data Decimation Event Selection Register (DRI1DEVTCNT)
DRI2 Data Decimation Event Selection Register (DRI2DEVTCNT)

Bit:

7 6 5 4 3 2 1 0
DSEVT|DSEVT|DSEVT|DSEVT|DSEVT|DSEVT|DSEVT|DSEVT|

<After Reset: H'00>

0

0

0

0

0

0

Bit	Abbreviation	After Reset	R	W	Description
7, 6	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
5	DSEVT5	0	R	W	DEC5 Data Decimation Event Selection Bit
					0: Data is only acquired when a DEC5 underflow has occurred
					 Data is acquired at times other than when a DEC5 underflow has occurred
4	DSEVT4	0	R	W	DEC4 Data Decimation Event Selection Bit
					0: Data is only acquired when a DEC4 underflow has occurred
					Data is acquired at times other than when a DEC4 underflow has occurred
3	DSEVT3	0	R	W	DEC3 Data Decimation Event Selection Bit
					0: Data is only acquired when a DEC3 underflow has occurred
					 Data is acquired at times other than when a DEC3 underflow has occurred
2	DSEVT2	0	R	W	DEC2 Data Decimation Event Selection Bit
					0: Data is only acquired when a DEC2 underflow has occurred
					Data is acquired at times other than when a DEC2 underflow has occurred
1	DSEVT1	0	R	W	DEC1 Data Decimation Event Selection Bit
					0: Data is only acquired when a DEC1 underflow has occurred
					1: Data is acquired at times other than when a DEC1 underflow has
					occurred
0	DSEVT0	0	R	W	DEC0 Data Decimation Event Selection Bit
					0: Data is only acquired when a DEC0 underflow has occurred
					 Data is acquired at times other than when a DEC0 underflow has occurred

<P4 address: location H'FFBF C012>


28.3.18 DRIiDIN Input Event Selection Register (DRIiDINSEL)

The event selected by the DIN5SL bits is input as the DIN5 input processing circuit input signal.

DRIODIN Input Event Selection Register (DRIODINSEL)
DRI1DIN Input Event Selection Register (DRI1DINSEL)
DRI2DIN Input Event Selection Register (DRI2DINSEL)

ction Register (DRI1DINSEL)

ction Register (DRI2DINSEL)
<P4 address: location H'FFBF D012>
<P4 address: location H'FFBF E012>




Bit	Abbreviation	After Reset	R	W	Description
7 to 2	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
1, 0	DIN5SL	00	R	W	DIN5 Input Event Selection Bits
					These bits specify the DIN5 (internal signal) input signal. The clock output from PSEL or the F/F output from timer TOU of ATU-IIIS is input as an internal signal to the DIN5 signal. For example, when the DIN5SL setting "01" (F/F (TOU1_0)) is selected, the value output by timer TOU1_0 (the value of the FFDT10 bit in TO1FFDR) is input to DIN5 as an internal signal.
					00: PSLCLKB
					01: F/F (TOU1_0)
					10: F/F (TOU2_0)
					11: F/F (TOU3_0)

28.3.19 DRIiDD Input Enable Register (DRIiDDEN)

The DRIiDDEN register controls the enabled/disabled state of data input to the DRIi module.

When the DDn input enable bit is set to "0", the input to DRIi is held fixed at "0" regardless of the level applied to the corresponding input pin. When the DDn input enable bit is set to "1", data is input to DRIi according to the level applied to the corresponding input pin.




Bit	Abbreviation	After Reset	R	W	Description
31 to 0	DD31EN to	All 0	R	W	DD31 to DD00 Input Enable Bits
	DD00EN				0: Input disabled
					1: Input enabled

28.3.20 DRIi Data Acquisition Event Count Setting Register (DRIiDCAPNUM)

Sets the event count for performing data acquisition. The value set here is also used as the DRIi acquisition event counter (DRIiDCAPCT) and DRIi transfer counter (DRIiTRMCT) reload value. The DRIi module performs DRIi transfers in 32-bit units. Transfers are still performed in 32-bit units even if the set value does not complete a 32-bit unit. The excess portion required to complete the 32-bit unit is filled with "0" values and transferred. When special mode is selected, this register must be set to a value that meets the conditions listed in table 28.6 according to the setting of the DRIi data acquisition control register (DRIiDCAPCNT) DWDSL (input data bus width selection) bit.

Applications must assure that the total amount of acquired data does not exceed the capacity of the SHwyRAM area supported by the DRIi module. This register must only be written when the DRIi data acquisition control register (DRIiDCAPCNT) DCPEN (acquisition enable) bit is "0".



Bit	Abbreviation	After Reset	R	W	Description
31 to 19	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
18 to 0	DCAPNUM	All 0	R	W	Transfer Event Count Bits
					[When special mode is disabled]
					Set this field to any value.
					[When special mode is enabled]
					Set this field to the count values show below.
					When the 32-bit width is selected (in 16-bit acquisition mode): Any value (1 or larger)
					When the 16-bit width is selected (in 8-bit acquisition mode): A multiple of 2 (2 or larger)
					When the 8-bit width is selected: Using this setting is not allowed.


Table 28.6 Relationship between Bus Width, Acquisition Event Settings, and Acquisition Counts in Special Mode

DWDSL (input data bus width selection)	Acquisition data bus width	DRIIDCAPNUM (acquisition event count)	Number of external acquisitions
8 bits (00)	(Illegal setting)	(Illegal setting)	(Illegal setting)
16 bits (01)	8-bit acquisition	Multiple of 2 (2 or larger)	The DRIiDCAPNUM set value × 2
32 bits (10)	16-bit acquisition	Any value (1 or larger)	The DRIiDCAPNUM set value × 2

28.3.21 DRIi Acquisition Event Counter (DRIiDCAPCT)

The DRIiDCAPCT register is a 19-bit counter that counts data acquisition events. The value of this register is reloaded from the DRIi data acquisition event count setting register (DRIiDCAPNUM) when the DRIi data acquisition control register (DRIiDCAPCNT) DCPEN (acquisition enable) bit changes from the data acquisition disabled state to the enabled state. After that, the DRIi acquisition event counter is decremented by "1" each time a data acquisition is performed.

Counter operation stops at the point the DRIi acquisition event counter becomes H'0000 0000, and the DCPEN bit is cleared to "0".



Bit	Abbreviation	After Reset	R	W	Description
31 to 19	_	All 0	0	Ν	Reserved Bits
					These bits are always read as "0".
18 to 0	DCAPCT	H'0000	R	Ν	Acquisition Event Counter


28.3.22 DRIi Transfer Counter (DRIITRMCT)

The DRIiTRMCT counter is a 19-bit counter that counts DRIi transfer data acquisitions. This register is reloaded by the count value specified by the set value of the DRIi data acquisition event count setting register (DRIiDCAPNUM) and the set value of the DRIi data acquisition control register (DRIiDCAPCNT) DWDSL (input data bus width selection) bits when the DRIiDCAPCNT register DCPEN (acquisition enable) bit changes from the data acquisition disabled state to the enabled state. Since the DRIi module performs transfers in 32-bit units, only the values shown below may be reloaded as the counter value.

- When the 8-bit width is selected: The DRIiDCAPNUM value divided by 4
- When the 16-bit width is selected: The DRIiDCAPNUM value divided by 2
- When the 32-bit width is selected: The DRIiDCAPNUM value

Note: • When the DRIi data acquisition event count setting register (DRIiDCAPNUM) set value cannot be divided by the 32-bit data unit size, the indivisible part is rounded up for the reload counter value and transfers are always performed in 32-bit units.

While special mode is disabled, a DRIi transfer is executed each time four data acquisition events occur when 8 bits is selected as the external input data bus width, each time two data acquisition events occur when 16 bits is selected, or every time a data acquisition event occur when 16 bits is selected. If the DRIi data acquisition event count setting register (DRIiDCAPNUM) cannot be divided by the 32-bit data unit size (that is, a value other than 4n when 8 bits is selected or a value other than 2n when 16 bits is selected) a DRIi transfer will be executed when the last acquisition event occurs. Since DRIi transfers are performed in 32-bit units, if the transfer count cannot be divided by the 32-bit unit size the excess portion that does not fill out to 32 bits is filled with zeros ("0"). This counter is decremented by "1" each time a DRIi transfer completes. At the point the counter underflows (H'0000 0000), the count operation stops and a DRIi transfer counter interrupt request is issued. The DRIi counter underflow occurs when the counter reaches H'0000 0000 (and the count stops).




Bit	Abbreviation	After Reset	R	W	Description
31 to 19	_	All 0	0	Ν	Reserved Bits
					These bits are always read as "0".
18 to 0	DRICT	All 0	R	N	DRIi Transfer Counter



28.3.23 DRIi Address Reload Registers 0 and 1 (DRIiADR0RLD and DRIiADR1RLD)

DRIiADR0CT and DRIiADR1CT are registers that hold counter reload values. When reload mode is selected with the DRIi transfer control register (DRIiTRMCNT) ADMD (address counter operating mode selection) bit, the corresponding DRIi address counters are reloaded with the values set in these registers when the DRIi data acquisition control register (DRIiDCAPCNT) DCPEN (acquisition enable) bit changes from "0" to "1".

Note: • These registers may only be rewritten when the DRIi data acquisition control register (DRIiDCAPCNT) DCPEN (acquisition enable) bit is in the "0" state.



<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31 to 19	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
18 to 2	DRIADmRLD	All 0	R	W	Address Bits 18 to 2 Reload Value (512-Kbyte area)
1, 0	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".


Legend: m = 0 or 1

28.3.24 DRIi Address Counters 0 and 1 (DRIiADR0CT and DRIiADR1CT)

The DRIiADR0CT and DRIiADR1CT counters are provided to specify bits A18 to A2 of the address in SHwyRAM that is the DRIi module transfer destination. Bits A31 to A19 are fixed at "0". These counters are incremented by "4" each time a DRIi transfer completes. There are two DRIi address counter operating modes, and applications can select the mode with the DRIi transfer control register (DRIiTRMCNT) ADMD bit. See the documentation of the DRIi transfer control register (DRIiTRMCNT) for details.

Notes: • If a DRIi address counter value is a value other than an area in which SHwyRAM is located, the DRIi module will behave as though the DRIi transfers complete, but no writes of the acquired data will be performed whatsoever.

- A DRIi address counter is incremented by "4" when a DRIi transfer completed. This is performed for the one that is active at that time according to the setting of the DRIi transfer control register (DRIiTRMCNT) ADSL (address counter selection) bit.
- These registers must only be rewritten in the state where a DRIi transfer counter (DRIiTRMCT) underflow has occurred (the counter is stopped at the value H'0000 0000).




<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31 to 19	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
18 to 2	DRIADn	All 0	R	W	Destination Address Bits 18 to 2 (512-Kbyte area)
1, 0	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".

Legend: n = 0 or 1

28.3.25 DRIi Input Processing Control Register (DRIiDINCNT)

This register selects the event detection method for signals input from sources external to the DRIi module. Event detection can be set to be on rising edges, falling edges, or both edges. If "input disabled" is selected, event detection is not performed.




Bit	Abbreviation	After Reset	R	W	Description
15 to 12	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
11, 10	DIN5ED	00	R	W	DIN5 Event Detection Control Bit
					00: Input disabled
					01: Rising edge detection
					10: Falling edge detection
					11: Both rising and falling edge detection
9, 8	DIN4ED	00	R	W	DIN4 Event Detection Control Bit
					00: Input disabled
					01: Rising edge detection
					10: Falling edge detection
					11: Both rising and falling edge detection
7, 6	DIN3ED	00	R	W	DIN3 Event Detection Control Bit
					00: Input disabled
					01: Rising edge detection
					10: Falling edge detection
					11: Both rising and falling edge detection
5, 4	DIN2ED	00	R	W	DIN2 Event Detection Control Bit
					00: Input disabled
					01: Rising edge detection
					10: Falling edge detection
					11: Both rising and falling edge detection
3, 2	DIN1ED	00	R	W	DIN1 Event Detection Control Bit
					00: Input disabled
					01: Rising edge detection
					10: Falling edge detection
					11: Both rising and falling edge detection
1, 0	DIN0ED	00	R	W	DIN0 Event Detection Control Bit
					00: Input disabled
					01: Rising edge detection
					10: Falling edge detection
					11: Both rising and falling edge detection

28.3.26 DRIIDEC0 Control Register (DRIIDEC0CNT)

Controls the DRIi module DEC0 internal event counter.

DRI0DEC0 Control Register (DRI0DEC0CNT) DRI1DEC0 Control Register (DRI1DEC0CNT) DRI2DEC0 Control Register (DRI2DEC0CNT)



<P4 address: location H'FFBF C036> <P4 address: location H'FFBF D036> <P4 address: location H'FFBF E036>

Bit	Abbreviation	After Reset	R	W	Description
7	DEC0MOD	0	R	W	DEC0 Operating Mode Selection Bit
					Selects the DRIiDEC0 counter (DRIiDEC0CT) operating mode.
					0: One-shot mode
					1: Continuous operating mode
6	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
5, 4	DEC0CS	00	R	W	DEC0 Counter Event Selection Bits
					Selects the event that will be used as the DRIDECOCT counter count source. If an event is detected from the factor selected in the state where the DEC0EN bit is "1", the value of the DEC0 counter (DEC0CT) is decremented by "1".
					00: DIN0 event detection
					01: DIN1 event detection
					10: DIN2 event detection
					11: DRIi acquisition event counter underflow
3 to 1	DEC0EXT	000	R	W	DEC0 Counter Enable Factor Selection Bits
					To enable counting the DRIDECOCT counter by external events, use this field to select the count enable factor. When an event is detected from the selected factor, the DECOEN bit is set to "1".
					000: External factors disabled
					001: DIN0 event detection
					010: DIN1 event detection
					011: DIN2 event detection
					100: Acquisition enable
					101: PDAC event H
					110: Setting prohibited
					111: Setting prohibited



Bit	Abbreviation	After Reset	R	W	Description
0	DEC0EN	0	R	W	DEC0 Counter Enable Bit
					Controls the enabled/disabled state of DEC0 counter operation. This bit can be set to "1" by an external event. Note also that if one-shot mode is selected as the operating mode, this bit will be cleared to "0" when the DEC0 counter underflows.
					0: Counting disabled
					1: Counting enabled
					[Conditions for clearing to "0"]
					When the software writes "0"
					• When one-shot mode is selected and the DEC0 counter underflows [Conditions for setting to "1"]
					When the software writes "1"
					When the event selected with the DEC0EXT bits occurs
					Notes: • It is illegal for the software to set this bit to "1" when an external factor is selected with the DEC0EXT bits.
					 When DEC operation is enabled, the only write operation that may be performed is a write of "0" to the DEC0EN bit to clear that bit. Do not rewrite the values of any other bits when DEC operation is enabled.

28.3.27 DRIIDEC1 Control Register (DRIIDEC1CNT)

Controls the DRIi module DEC1 internal event counter.

DRI0DEC1 Control Register (DRI0DEC1CNT)
DRI1DEC1 Control Register (DRI1DEC1CNT)
DRI2DEC1 Control Register (DRI2DEC1CNT)

 Bit:
 7
 6
 5
 4
 3
 2
 1
 0

 DEC1 MOD
 —
 DEC1 CS
 DEC1 EXT
 DEC1 EXT
 DEC1 EXT

<P4 address: location H'FFBF C03C> <P4 address: location H'FFBF D03C> <P4 address: location H'FFBF E03C>


Bit	Abbreviation	After Reset	R	W	Description
7	DEC1MOD	0	R	W	DEC1 Operating Mode Selection Bit
					Selects the DRIiDEC1 counter (DRIiDEC1CT) operating mode.
					0: One-shot mode
					1: Continuous operating mode
6	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
5, 4	DEC1CS	00	R	W	DEC1 Counter Event Selection Bits
					Selects the event that will be used as the DRIiDEC1CT counter count source. If an event is detected from the factor selected in the state where the DEC1EN bit is "1", the value of the DEC1 counter (DEC1CT) is decremented by "1".
					00: DIN1 event detection
					01: DIN2 event detection
					10: DIN3 event detection
					11: DEC0 underflow
3 to 1	DEC1EXT	000	R	W	DEC1 Counter Enable Factor Selection Bits
					To enable counting the DRIiDEC1 counter (DRIiDEC1CT) by external events, use this field to select the count enable factor. When an event is detected from the selected factor, the DEC1EN (DEC1 counter enable) bit is set to "1".
					000: External factors disabled
					001: DIN0 event detection
					010: DIN1 event detection
					011: DEC0 underflow
					100: Acquisition enable
					101: PDAC event H
					11x: Setting prohibited

Bit	Abbreviation	After Reset	R	W	Description
0	DEC1EN	0	R	W	DEC1 Counter Enable Bit
					Controls the enabled/disabled state of DEC1 counter operation. This bit can be set to "1" by an external event. Note also that if one-shot mode is selected as the operating mode, this bit will be cleared to "0" when the DEC1 counter underflows.
					0: Counting disabled
					1: Counting enabled
					[Conditions for clearing to "0"]
					When the software writes "0"
					• When one-shot mode is selected and the DEC1 counter underflows [Conditions for setting to "1"]
					When the software writes "1"
					When the event selected with the DEC1EXT bits occurs
					Notes: • It is illegal for the software to set this bit to "1" when an external factor is selected with the DEC1EXT bits.
					 When DEC operation is enabled, the only write operation that may be performed is a write of "0" to the DEC1EN bit to clear that bit. Do not rewrite the values of any other bits when DEC operation is enabled.

28.3.28 DRIiDEC2 Control Register (DRIiDEC2CNT)

Controls the DRIi module DEC2 internal event counter.

DRI0DEC2 Control Register (DRI0DEC2CNT) DRI1DEC2 Control Register (DRI1DEC2CNT) DRI2DEC2 Control Register (DRI2DEC2CNT)



<P4 address: location H'FFBF C042> <P4 address: location H'FFBF D042> <P4 address: location H'FFBF E042>

Bit	Abbreviation	After Reset	R	W	Description
7	DEC2MOD	0	R	W	DEC2 Operating Mode Selection Bit
					Selects the DRIiDEC2 counter (DRIiDEC2CT) operating mode.
					0: One-shot mode
					1: Continuous operating mode
6	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
5, 4	DEC2CS	00	R	W	DEC2 Counter Event Selection Bits
					Selects the event that will be used as the DRIiDEC2 counter (DRIiDEC2CT) count source. If an event is detected from the factor selected in the state where the DEC2EN (DEC2 counter enable) bit is "1", the value of the DEC2 counter (DEC2CT) is decremented by "1".
					00: DIN1 event detection
					01: DIN2 event detection
					10: DIN3 event detection
					11: Acquisition event
3 to 1	DEC2EXT	000	R	W	DEC2 Counter Enable Factor Selection Bits
					To enable counting the DRIiDEC2 counter (DRIiDEC2CT) by external events, use this field to select the count enable factor. When an event is detected from the selected factor, the DEC2EN (DEC2 counter enable) bit is set to "1".
					000: External factors disabled
					001: DIN0 event detection
					010: DIN1 event detection
					011: DIN2 event detection
					100: Acquisition enable
					101: PDAC event G
					11x: Setting prohibited

Bit	Abbreviation	After Reset	R	w	Description
0	DEC2EN	0	R	W	DEC2 Counter Enable Bit
					Controls the enabled/disabled state of DEC2 counter operation. This bit can be set to "1" by an external event. Note also that if one-shot mode is selected as the operating mode, this bit will be cleared to "0" when the DEC2 counter underflows.
					0: Counting disabled
					1: Counting enabled
					[Conditions for clearing to "0"]
					When the software writes "0"
					• When one-shot mode is selected and the DEC2 counter underflows. [Conditions for setting to "1"]
					When the software writes "1"
					When the event selected with the DEC2EXT bits occurs
		Notes: •	Notes: • It is illegal for the software to set this bit to "1" when an external factor is selected with the DEC2EXT bits.		
					 When DEC operation is enabled, the only write operation that may be performed is a write of "0" to the DEC2EN bit to clear that bit. Do not rewrite the values of any other bits when DEC operation is enabled.

28.3.29 DRIIDEC3 Control Register (DRIIDEC3CNT)

Controls the DRIi module DEC3 internal event counter.

DRI0DEC3 Control Register (DRI0DEC3CNT) DRI1DEC3 Control Register (DRI1DEC3CNT) DRI2DEC3 Control Register (DRI2DEC3CNT)

 Bit:
 7
 6
 5
 4
 3
 2
 1
 0

 DEC3 MOD
 —
 DEC3 CS
 DEC3 EXT
 DEC3 EXT
 DEC3 EXT

<P4 address: location H'FFBF C048> <P4 address: location H'FFBF D048> <P4 address: location H'FFBF E048>

Bit	Abbreviation	After Reset	R	W	Description
7	DEC3MOD	0	R	W	DEC3 Operating Mode Selection Bit
					Selects the DRIiDEC3 counter (DRIiDEC3CT) operating mode.
					0: One-shot mode
					1: Continuous operating mode
6	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
5, 4	DEC3CS	00	R	W	DEC3 Counter Event Selection Bits
					Selects the event that will be used as the DRIiDEC3 counter (DRIiDEC3CT) count source. If an event is detected from the factor selected in the state where the DEC3EN (DEC3 counter enable) bit is "1", the value of the DEC3 counter (DEC3CT) is decremented by "1".
					00: DIN2 event detection
					01: DIN3 event detection
					10: DIN4 event detection
					11: DIN5 event detection
3 to 1	DEC3EXT	000	R	W	DEC3 Counter Enable Factor Selection Bits
					To enable counting the DRIiDEC3 counter (DRIiDEC3CT) by external events, use this field to select the count enable factor. When an event is detected from the selected factor, the DEC3EN (DEC3 counter enable) bit is set to "1".
					000: External factors disabled
					001: DIN0 event detection
					010: DIN1 event detection
					011: DEC2 underflow
					100: Acquisition enable
					101: Setting prohibited
					11x: Setting prohibited

Bit	Abbreviation	After Reset	R	W	Description
0	DEC3EN	0	R	W	DEC3 Counter Enable Bit
					Controls the enabled/disabled state of DEC3 counter operation. This bit can be set to "1" by an external event. Note also that if one-shot mode is selected as the operating mode, this bit will be cleared to "0" when the DEC3 counter underflows.
					0: Counting disabled
					1: Counting enabled
					[Conditions for clearing to "0"]
					When the software writes "0"
					• When one-shot mode is selected and the DEC3 counter underflows [Conditions for setting to "1"]
					When the software writes "1"
					When the event selected with the DEC3EXT bits occurs
					Notes: • It is illegal for the software to set this bit to "1" when an external factor is selected with the DEC3EXT bits.
					 When DEC operation is enabled, the only write operation that may be performed is a write of "0" to the DEC3EN bit to clear that bit. Do not rewrite the values of any other bits when DEC operation is enabled.

28.3.30 DRIiDEC4 Control Register (DRIiDEC4CNT)

Controls the DRIi module DEC4 internal event counter.

DRI0DEC4 Control Register (DRI0DEC4CNT) DRI1DEC4 Control Register (DRI1DEC4CNT) DRI2DEC4 Control Register (DRI2DEC4CNT)

 Bit:
 7
 6
 5
 4
 3
 2
 1
 0

 DEC4 MOD
 —
 DEC4 CS
 DEC4 EXT
 DEC4 EXT
 DEC4 EXT

<P4 address: location H'FFBF C04E> <P4 address: location H'FFBF D04E> <P4 address: location H'FFBF E04E>

Bit	Abbreviation	After Reset	R	W	Description
7	DEC4MOD	0	R	W	DEC4 Operating Mode Selection Bit
					Selects the DRIiDEC4 counter (DRIiDEC4CT) operating mode.
					0: One-shot mode
					1: Continuous operating mode
6	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
5, 4	DEC4CS	00	R	W	DEC4 Counter Event Selection Bits
					Selects the event that will be used as the DRIiDEC4 counter (DRIiDEC4CT) count source. If an event is detected from the factor selected in the state where the DEC4EN (DEC4 counter enable) bit is "1", the value of the DEC4 counter (DEC4CT) is decremented by "1".
					00: DIN1 event detection
					01: Acquisition event
					10: DRIi single transfer complete
					11: DRIi acquisition event counter underflow
3 to 1	DEC4EXT	000	R	W	DEC4 Counter Enable Factor Selection Bits
					To enable counting the DRIiDEC4 counter (DRIiDEC4CT) by external events, use this field to select the count enable factor. When an event is detected from the selected factor, the DEC4EN (DEC4 counter enable) bit is set to "1".
					000: External factors disabled
					001: DIN0 event detection
					010: DIN1 event detection
					011: DEC3 underflow
					100: Acquisition enable
					101: PDAC event H
					11x: Setting prohibited

Bit	Abbreviation	After Reset	R	W	Description
0	DEC4EN	0	R	W	DEC4 Counter Enable Bit
					Controls the enabled/disabled state of DEC4 counter operation. This bit can be set to "1" by an external event. Note also that if one-shot mode is selected as the operating mode, this bit will be cleared to "0" when the DEC4 counter underflows.
					0: Counting disabled
					1: Counting enabled
					[Conditions for clearing to "0"]
					When the software writes "0"
					• When one-shot mode is selected and the DEC4 counter underflows [Conditions for setting to "1"]
					When the software writes "1"
					When the event selected with the DEC4EXT bits occurs
					Notes: • It is illegal for the software to set this bit to "1" when an external factor is selected with the DEC4EXT bits.
					 When DEC operation is enabled, the only write operation that may be performed is a write of "0" to the DEC4EN bit to clear that bit. Do not rewrite the values of any other bits when DEC operation is enabled.

28.3.31 DRIIDEC5 Control Register (DRIIDEC5CNT)

Controls the DRIi module DEC5 internal event counter.

DRIODEC5 Control Register (DRIODEC5CNT)
DRI1DEC5 Control Register (DRI1DEC5CNT)
DRI2DEC5 Control Register (DRI2DEC5CNT)

 Bit:
 7
 6
 5
 4
 3
 2
 1
 0

 DEC5 MOD
 —
 DEC5 CS
 DEC5 EXT
 DEC5 EXT
 DEC5 EXT

<P4 address: location H'FFBF C054> <P4 address: location H'FFBF D054> <P4 address: location H'FFBF E054>

<After Reset: H'00>

Bit	Abbreviation	After Reset	R	W Description		
7	DEC5MOD	0	R	W	DEC5 Operating Mode Selection Bit	
					Selects the DRIiDEC5 counter (DRIiDEC5CT) operating mode.	
					0: One-shot mode	
					1: Continuous operating mode	
6	_	0	0	0	Reserved Bit	
					This bit is always read as "0". The write value should always be "0".	
5, 4	DEC5CS	00	R	W	DEC5 Counter Event Selection Bits	
					Selects the event that will be used as the DRIiDEC5 counter (DRIiDEC5CT) count source. If an event is detected from the factor selected in the state where the DEC5EN (DEC5 counter enable) bit is "1", the value of the DEC5 counter (DEC5CT) is decremented by "1".	
					00: DIN0 event detection	
					01: DIN1 event detection	
					10: DIN3 event detection	
					11: DIN4 event detection	
3 to 1	DEC5EXT	000	R	W	DEC5 Counter Enable Factor Selection Bits	
					To enable counting the DRIDEC5 counter (DRIDEC5CT) by external events, use this field to select the count enable factor. When an event is detected from the selected factor, the DEC5EN (DEC5 counter enable) bit is set to "1".	
					000: External factors disabled	
					001: DIN0 event detection	
					010: DIN1 event detection	
					011: DEC2 underflow	
					100: Acquisition enable	
					101: Setting prohibited	
					11x: Setting prohibited	

Bit	Abbreviation	After Reset	R	W Description				
0	DEC5EN	0	R	W	DEC5 Counter Enable Bit			
					Controls the enabled/disabled state of DEC5 counter operation. This bit can be set to "1" by an external event. Note also that if one-shot mode is selected as the operating mode, this bit will be cleared to "0" when the DEC5 counter underflows.			
					0: Counting disabled			
					1: Counting enabled			
					[Conditions for clearing to "0"]			
					When the software writes "0"			
					 When one-shot mode is selected and the DEC5 counter underflows [Conditions for setting to "1"] 			
					When the software writes "1"			
					When the event selected with the DEC5EXT bits occurs			
					Notes: • It is illegal for the software to set this bit to "1" when an external factor is selected with the DEC5EXT bits.			
					 When DEC operation is enabled, the only write operation that may be performed is a write of "0" to the DEC5EN bit to clear that bit. Do not rewrite the values of any other bits when DEC operation is enabled. 			


28.3.32 DRIIDEC0 to DRIIDEC5 Reload Registers (DRIIDEC0RLD to DRIIDEC5RLD)

The DRIiDEC0 to DRIiDEC5 reload registers are provided to reload data into the DECm counters. The contents of a reload register are reloaded into a counter under the following conditions.

- In one-shot mode when the state changes from count disabled to count enabled.
- In continuous mode when the DECm counter underflows.

Legend: m = 0 to 5

DRIODECO F DRI1DECO F DRI2DECO F	Reload	Registe	er (DRI	1DEC0	RLD)							<p4 a<="" th=""><th>ddress</th><th>locatio</th><th>n H'FF</th><th>BF C038 BF D038 BF E038</th></p4>	ddress	locatio	n H'FF	BF C038 BF D038 BF E038
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								DEC	RLD							
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
DRI0DEC1 F DRI1DEC1 F DRI2DEC1 F	Reload	Registe	er (DRI	1DEC1	RLD)							<p4 a<="" td=""><td>ddress:</td><td>locatio</td><td>n H'FF</td><td>BF C03I BF D03I BF E03I</td></p4>	ddress:	locatio	n H'FF	BF C03I BF D03I BF E03I
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								DEC	1RLD							
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
DRIODEC2 F DRI1DEC2 F DRI2DEC2 F	Reload	Registe	er (DRI	1DEC2	RLD)							<p4 a<="" td=""><td>ddress</td><td>locatio</td><td>n H'FF</td><td>BF C04 BF D04 BF E04</td></p4>	ddress	locatio	n H'FF	BF C04 BF D04 BF E04
Bit:	15	14	13	12	11	10	9	8 DEC	7 2RLD	6	5	4	3	2	1	0
L After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
DRIODEC3 F DRI1DEC3 F DRI2DEC3 F	Reload	Registe	er (DRI	1DEC3	RLD)							<p4 a<="" td=""><td>ddress:</td><td>locatio</td><td>n H'FF</td><td>BF C04. BF D04. BF E04.</td></p4>	ddress:	locatio	n H'FF	BF C04. BF D04. BF E04.
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								DEC	3RLD							
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
DRI0DEC4 F DRI1DEC4 F DRI2DEC4 F	Reload	Registe	er (DRI	1DEC4	RLD)							<p4 a<="" td=""><td>ddress</td><td>locatio</td><td>n H'FF</td><td>BF C05 BF D05 BF E05</td></p4>	ddress	locatio	n H'FF	BF C05 BF D05 BF E05
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								DEC	4RLD			•				



<After Reset: H'0000>

Bit	Abbreviation	After Reset	R	W	Description
15 to 0	DECmRLD	H'0000	R	W	DECm Reload Value

Note: • This register must only be accessed in word units from a word boundary.

Legend: m = 0 to 5

0

0

0

28.3.33 DRIiDEC0 to DRIiDEC5 Counters (DRIiDEC0CT to DRIiDEC5CT)

Legend: m = 0 to 5

The DRIiDEC0 to DRIiDEC5 counters are 16-bit down counters that count in synchronization with event detection after counting is enabled. When a DECm counter used in one-shot mode, do not write to the DRIiDEC0CT to DRIiDEC5CT counters in the state where the corresponding DECm counter is in the count enabled state.

DRI0DEC0 Counter (DRI0DEC0CT) <P4 address: location H'FFBF C03A> DRI1DEC0 Counter (DRI1DEC0CT) <P4 address: location H'FFBF D03A> DRI2DEC0 Counter (DRI2DEC0CT) <P4 address: location H'FFBF E03A> 15 10 14 13 11 6 DEC0CT After Reset: 0 0 0 0 DRI0DEC1 Counter (DRI0DEC1CT) <P4 address: location H'FFBF C040> DRI1DEC1 Counter (DRI1DEC1CT) <P4 address: location H'FFBF D040> DRI2DEC1 Counter (DRI2DEC1CT) <P4 address: location H'FFBF E040> Bit: 15 10 DEC1CT After Reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DRI0DEC2 Counter (DRI0DEC2CT) <P4 address: location H'FFBF C046> DRI1DEC2 Counter (DRI1DEC2CT) <P4 address: location H'FFBF D046> DRI2DEC2 Counter (DRI2DEC2CT) <P4 address: location H'FFBF E046>

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								DEC	2CT							
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

DRI0DEC3 Counter (DRI0DEC3CT)	<p4 address:="" c04c="" h'ffbf="" location=""></p4>
DRI1DEC3 Counter (DRI1DEC3CT)	<p4 address:="" d04c="" h'ffbf="" location=""></p4>
DRI2DEC3 Counter (DRI2DEC3CT)	<p4 address:="" e04c="" h'ffbf="" location=""></p4>

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DEC3CT															
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

DRI0DEC4 Counter (DRI0DEC4CT)	<p4 address:="" c052="" h'ffbf="" location=""></p4>
DRI1DEC4 Counter (DRI1DEC4CT)	<p4 address:="" d052="" h'ffbf="" location=""></p4>
DRI2DEC4 Counter (DRI2DEC4CT)	<p4 address:="" e052="" h'ffbf="" location=""></p4>

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								DEC	4CT							
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

DRIODEC5 DRI1DEC5 DRI2DEC5	Counte	r (DRI11	DEC5C	T)								<p4 a<="" th=""><th>ddress</th><th>locatio</th><th>n H'FF</th><th>BF C058 BF D058 BF E058</th><th>3></th></p4>	ddress	locatio	n H'FF	BF C058 BF D058 BF E058	3>
Bit:	15	14	13	12	11	10	9	8 DEC	7 5CT	6	5	4	3	2	1	0	

<After Reset: H'0000>

0

0

Bit	Abbreviation	After Reset	R	W	Description
15 to 0	DECmCT	H'0000	R	W	DECm Counter

Note: • This register must only be accessed in word units from a word boundary.

Legend: m = 0 to 5

After Reset: 0

28.4 Operation

28.4.1 DRI Initialization Flowchart

Figure 28.8 shows the DRI initialization flowchart.




Figure 28.8 DRI Initialization Flowchart

28.4.2 Event Counter (DEC) Operating Modes

(1) One-shot mode

In this mode, the contents of the DRIiDECm reload register (DRIiDECmRLD) are loaded into the DRIiDECm counter (DRIiDECmCT) when the DECmEN (DECm count enable) bit in the DRIiDECm control registers (DRIiDECmCNT) changes from disabled to enabled. From that point on, the counter is decremented each time the event selected by the DECmCS (DECm count event selection) bits occurs. When exactly 1 plus the DECm reload register set value (DRIiEDCmRLD) events have been counted, the count operation stops in the underflow state (counter value = H'FFFF) and the DECmEN (DECm count enable) bit is cleared to "0".

Notes: • The reload value that is reloaded into the counter when counting is enabled cannot be read out. If read, the value returned will be count value before the reload.

- If the count is enabled by an external event and the count source occurs at the same time, while the set to "1" of the count enable bit by the external event will be performed, the count operation will not be performed.
- If a counter stop due to underflow and a count enable by an external event occur at the same time, the count stop by underflow takes precedence.
- If the count is enabled by an external event and a write to stop the count occur at the same time, the count stop operation takes precedence.

Legend: m = 0 to 5




Figure 28.9 DEC One-Shot Mode Count Example

(2) Continuous mode

When the DECmEN (DECm count enable) bit is enabled, each time the event selected with the DECmCS (DECm count event selection) bits occurs the DRIiDECm counter (DRIiDECmCT) set value is decremented and the DRIiDECm reload register (DRIiDECmRLD) value is reloaded on the DECm counter underflow (counter value = H'FFFF). From that point on, this operation is repeated on each DRIiDECm counter (DRIiDECmCT) underflow.

Notes: • If the count is enabled by an external event and the count source occurs at the same time, while the set to "1" of the count enable bit by the external event will be performed, the count operation will not be performed.

- If a count enable by an external event and a count disable write to the DECmEN (count enable) bit occur at the same time, the count disable operation takes precedence.
- If a reload and a write to the counter occur at the same time, the write to the counter takes precedence. At this time, an interrupt due to a DECm counter underflow will not occur.
- If a counter source and a write to the counter occur at the same time, the write to the counter takes precedence. At this time, the counter source is ignored.

Legend: m = 0 to 5




Figure 28.10 DEC Continuous Mode Count Example

28.5 DEC Connection Diagram




Figure 28.11 DEC Connection Diagram

28.6 Relations between DRI Pins and DRI Module Signals




Figure 28.12 Connections between DRI Pins and DRI Module Signals

28.7 DRIi Special Mode

Faster data acquisition is possible if DRIi special mode is turned on (enabled) through the DRIi special mode register (DRIiSPMOD). Table 28.7 compares the operation when special mode is on to the operation when off. Figure 28.13 shows the signal connections to turn on/off the special mode.

Table 28.7 Comparison between Operation when Special Mode is On to Operation when Off

Item	Special Mode is On	Special Mode is Off
Data acquisition clock	Either DIN2, DIN3, or DIN4 selected*1	Either DIN2, DIN3, DIN4, or DIN5 selected
Special mode control block initialization signal	DIN1*1	_
Data acquisition edge	Either rising or falling edges selected	Either rising edges, falling edges, or both edges selected
Minimum data acquisition period	2 tc (PAck)	3.5 tc (PAck)

Note: *1 The DIN1 to DIN4 clock signals can be input via the DINj1 to DINj4 pins, respectively. For the relations between the signals and the pins, refer to section 28.6, Relations between DRI Pins and DRI Module Signals. Use the port DRI input channel switching register (PDRIR) (described in section 18.3.22) to appropriately select the DRI pins.




Figure 28.13 Signal Connections to Turn on/off Special Mode

28.8 Usage Notes

28.8.1 Module Stop Function Setting before Using the DRI

To use the DRI channel i, set the DRIi bit in the module stop register 0 (MSTPCR0) to "0" to enable the DRIi operation, and then set the DRIi related register. Otherwise, the clocks are not supplied to the DRIi module and DRIi operation is disabled even though the DRIi related register is set.

28.8.2 Contention between the DRO/DRI Module and the SuperHyway Bus Master

DRI0 to DRI2 and DRO use (and share) a dedicated DRO/DRI bus separate from the SuperHyway bus to access SHwyRAM. Access contention occurs when accesses from the DRI0 to DRI2 and DRO occur at the same time or overlap.

When contention occurs on the DRI0 to DRI2 and DRO, DRI0 has the highest priority and the rest is fixed in the following order.

• DRI0 > DRI1 > DRI2 > DRO

Note also that since a dedicated DRO/DRI bus connection is used to connect DRI0 to DRI2 and DRO, access contention with the SuperHyway bus master (CPU, DMA, and other units), normally will not occur. However, access contention does occur for the same 64-Kbyte area in SHwyRAM when accesses (read/write) from a dedicated DRI/DRO bus and the SuperHyway bus occur at the same time or overlap.

When access contention occurs, arbitration is performed in the following order.

SuperHyway bus > dedicated DRO/DRI bus

28.8.3 Number of Acquisition Events in Special Mode

Although an arbitrary number of data acquisition events can be specified when normal mode is used, in special mode, there are limitations on the values that can be set depending on the setting of the DRIi data acquisition control register (DRIiDCAPCNT) DWDSL (input data bus width selection) bits.

See section 28.3.20, DRIi Data Acquisition Event Count Setting Register (DRIiDCAPNUM), and set an appropriate value.



28.8.4 Registers that May Not Be Rewritten During Operation

To prevent incorrect operation, applications must not rewrite the registers listed in table 28.7 during DRIi module operation.

Table 28.7 Registers that May Not Be Rewritten During Operation

Register Name	Abbreviation	Operating State	Notes
DRI0DIN DMA transfer enable register	DRI0DINDEN	DRI	*1
DRI0DEC DMA transfer enable register	DRI0DECDEN	DEC	*1
DRI0DMA transfer enable register	DRI0TRMDEN	DRI	*1
DRIi transfer control register	DRIITRMCNT	DRI	*2
DRIi special mode register	DRIISPMOD	DRI/DEC	
DRIi data acquisition control register	DRIIDCAPCNT	DRI/DEC	*3
DRIi data decimation control register	DRIIDSELCNT	DEC	
DRIi data decimation event selection register	DRIIDEVTCNT	DEC	
DRIiDIN input event selection register	DRIIDINSEL	DRI/DEC	
DRIiDD input enable register	DRIIDDEN	DRI	
DRIi data acquisition event count setting register	DRIIDCAPNUM	DRI	
DRIi address reload register 0	DRIIADR0RLD	DRI	
DRIi address counter 0	DRIIADR0CT	DRI	
DRIi address reload register 1	DRIIADR1RLD	DRI	
DRIi address counter 1	DRIIADR1CT	DRI	
DRIiDIN input processing control register	DRIIDINCNT	DRI/DEC	
DRIiDEC0 control register	DRIIDEC0CNT	DEC	*4
DRIiDEC1 control register	DRIIDEC1CNT	DEC	*4
DRIiDEC2 control register	DRIIDEC2CNT	DEC	*4
DRIIDEC3 control register	DRIIDEC3CNT	DEC	*4
DRIiDEC4 control register	DRIIDEC4CNT	DEC	*4
DRIDEC5 control register	DRIIDEC5CNT	DEC	*4

Notes: *1 When DMA is not used (DE = "0"), only setting DE to "1" is allowed.

Legend: n = 0 to 5



^{*2} Only a rewrite that changes the DRST (DRI reset) bit from "1" to "0" is allowed.

^{*3} Only a rewrite that changes the DCPEN (acquisition enable) bit from "1" to "0" is allowed.

^{*4} Rewrite is only allowed in continuous mode. Changes are illegal in one-shot mode.

[•] Registers marked DRI in the operating state column may not be rewritten when DRI acquisition is enabled, and register marked DEC may not be rewritten when DEC operation is enabled.

[•] The DRI acquisition enabled state is the state where the DRIiDCAPCNT register DCPEN bit is "1", and the DEC operation enabled state is the state where the DRIiDECnCNT register DECnEN bit is "1".

Section 29 Direct RAM Output Interface (DRO)

29.1 Overview

The direct RAM output interface (DRO) module provides a parallel interface for the output of RAM data to external systems. Along with the data, the DRO module also outputs a strobe signal that indicates the sampling timing. Since data readout from SuperHyway is performed with a dedicated bus used only by the DRI and DRO modules independently of the CPU and DMAC, this module can output data efficiently without interfering with CPU or DMAC operation.

Table 29.1 lists the overview of the DRO module.

Table 29.1 DRO Module Overview

Item	Description
Transfer method	Parallel strobed output
Access area	SHwyRAM area (512 Kbytes)
Output data width	Either 8-bits or 16-bits
Maximum transfer clock	10 MHz
Maximum transfer rate	20 Mbytes/s (when 16 bits is selected, Pck = 40MHz)
Strobe polarity	Either "H" active or "L" active may be selected.
Timing adjustment function	The setup and hold times can be programmed in 1Pck units relative to the strobe signal edge.
Interrupt request	An interrupt request is generated after a prespecified number of data items have been output.

Interrupt control block DRO interrupt request DRO output complete interrupt status register (to the INTC) DRO interrupt request enable register SHwy RAM access control DRO output data counter DRO operating mode register DRO output control register DRO address bus DRO address counter (to SHwyRAM) DRO output control block DROD15 to DROD0 DRO data bus 32-bit data buffer (2 stages) output data (from SHwyRAM) (8 bits or 16 bits) Strobe signal Strobe signal generation block DROWR output

Figure 29.1 shows the block diagram of the DRO module.

Figure 29.1 Block Diagram of DRO

29.2 Input/Output Pins

Table 29.2 lists the DRO module pin configuration.

Pin switching is required for pins which are multiplexed with other functions. For details, see section 18, I/O Ports and Pin Function Unit.

Table 29.2 Pin Configuration

Pin Name	I/O	Function
DROD15 to DROD0	Output	Output data bus
DROWR	Output	Output data strobe

29.3 Register Descriptions

Table 29.3 lists the DRO module registers.

Table 29.3 Register Configuration

Register Name	Abbreviation	After Reset	P4 Address	Size	Page
DRO interrupt request status register	DROIST	H'00	H'FFFE F000	8, 16	29-4
DRO interrupt request enable register	DROIEN	H'00	H'FFFE F001	8, 16	29-5
DRO operating mode register	DROMOD	H'0000	H'FFFE F004	16	29-6
DRO output control register	DROCNT	H'00	H'FFFE F006	8	29-9
DRO output data counter	DRODCT	H'0000 0000	H'FFFE F008	32	29-10
DRO address counter	DROADRCT	H'0000 0000	H'FFFE F00C	32	29-11

Note: • The P4 address applies when the P4 area of the virtual address space is used. When the upper three bits of the 32-bit P4 area address are cleared to "0", the result is an area 7 address. This address is used when accessing area 7 of the physical address space using the TLB.

The DRO control registers (registers DROIST and DROIEN) control the interrupt request signal to be output to the interrupt controller from the DRO module.

• Interrupt request status bits

These status bits are used to determine the interrupt request that occurred and are set to "1" when the corresponding interrupt request occurs. These bits cannot be set to "1" in software. These status bits are cleared by writing a "0" and once a "1" has been written the state of the status bit is retained. Note that since this operation is not influenced by the interrupt request enable bits, they can also be used to verify the operation of peripheral functions. When handling an interrupt, of the grouped interrupt request status bits, the handler must only clear those status bits that correspond to the interrupts it is actually processing. If an interrupt handler clears status bits for interrupts it is not handling, interrupts that have not been processed will be cleared.

• Interrupt request enable bits

These flags are used to disable the interrupts in a grouped set of interrupts that are not used. To enable an interrupt request, set the corresponding flag to "1" and to disable an interrupt request, set the flag to "0".





Figure 29.2 Relationship Between DROIST and DROIEN Registers

29.3.1 DRO Interrupt Request Status Register (DROIST)

DRO Interrupt Request Status Register (DROIST)

<P4 address: location H'FFFE F000>



<After Reset: H'00>

Bit	Abbreviation	After Reset	R	W	Description
7 to 1	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
0	DROOCIS	0	R	*1	DRO output complete interrupt request status bit
					This bit is set to "1" when the data count set in the DRO output data counter has completed (and the value of the DRO output data counter is "1" (DRODCT) in all positions). Clear this bit by writing "0". Note that if "1" is written, this bit will retain its previous value. This bit is not influenced by DRO interrupt request enable register (DROIEN) and is always set to "1" when a data transfer completes.
					If the DRO output request interrupt enable bit (DROOCIEN) is set to "1", an interrupt request will be issued to the interrupt controller when a data transfer completes. If this bit is set to "1" by an all data output complete event and is cleared to "0" by software at the same time, the set to "1" operation will take precedence.
					0: No interrupt has occurred
					1: An interrupt has occurred

Note: *1 Only writing "0" is valid. If "1" is written, the previous value will be retained.


29.3.2 DRO Interrupt Request Enable Register (DROIEN)

DRO Interrupt Request Enable Register (DROIEN)

<P4 address: location H'FFFE F001>

Bit:

After Reset:



<After Reset: H'00>

Bit	Abbreviation	After Reset	R	W	Description
7 to 1	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
0	DROOCIEN	0	R	W	DRO Output Complete Interrupt Request Enable Bit
					This bit controls the enabled/disabled state of the interrupt request to the INTC when the data count set in the DRO output data counter (DRODCT) has completed. If this bit is set to "1", the interrupt request to the INTC is enabled.
					0: The interrupt request is masked (disabled)
					1: The interrupt request is enabled

29.3.3 DRO Operating Mode Register (DROMOD)

DRO Operating Mode Register (DROMOD)

<P4 address: location H'FFFE F004>

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		DRO	DSU			DRC	HD		_	_	_	_	_	DRO SSL	DRO ODS	DRO RST
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<After Reset: H'0000>

Bit Abbreviation After Reset R W Description

15 to 12 DROSU 0000 R W DRO Setup Time Setting Bits

This field selects the output data (DROD15 to DROD0) setup time relative to the strobe signal rising edge (when "L" active is selected with the DRO strobe polarity selection bit (DROSSL)) or falling edge (when "H" active is selected with the DROSSL bit). The setup time can be set to a value in the range 1 to 16 times Pck in Pck units.

0000: 1Pck 0001: 2Pck 0010: 3Pck 0011: 4Pck 0100: 5Pck 0101: 6Pck 0110: 7Pck 0111: 8Pck 1000: 9Pck 1001: 10Pck 1010: 11Pck 1011: 12Pck

1100: 13Pck1101: 14Pck1110: 15Pck

1111: 16Pck

Note: The setting value of the setup time must meet the following conditions: $4 \le$ (setup time by DROSU bit) + (hold time by DROHD bit)

Bit	Abbreviation	After Reset	R	W	Description
11 to 8	DROHD	0000	R	W	DRO Hold Time Setting Bits
					This field selects the output data (DROD15 to DROD0) hold time relative to the strobe signal rising edge (when "L" active is selected with the DRO strobe polarity selection bit (DROSSL)) or falling edge (when "H" active is selected with the DROSSL bit). The hold time can be set to a value in the range 1 to 16 times Pck in Pck units.
					0000: 1Pck
					0001: 2Pck
					0010: 3Pck
					0011: 4Pck
					0100: 5Pck
					0101: 6Pck
					0110: 7Pck
					0111: 8Pck
					1000: 9Pck
					1001: 10Pck
					1010: 11Pck
					1011: 12Pck
					1100: 13Pck
					1101: 14Pck
					1110: 15Pck
					1111: 16Pck
					Note: The setting value of the hold time must meet the following conditions: 4 ≤ (setup time by DROSU bit) + (hold time by DROHD
70		A II O			bit)
7 to 3		All 0	0	0	Reserved Bits
2	DROSSL	0		١٨/	These bits are always read as "0". The write value should always be "0".
2	DROSSL	0	п	VV	DRO Strobe Polarity Selection Bit This bit sets the polarity of the DROWR signal, which is output by the DRO
					module along with the output data.
					0: "L" active
					In this mode, the DROWR signal is at the "H" level when data is not output. Valid data is output at the same time the DROWR signal falls. The DROWR signal then goes to the "H" level the number of cycles later set in the DRO Setup Time Setting bits (DROSU). After that, the data output is held for the number of cycles later set in the DROHD bits.
					1: "H" active
					In this mode, the DROWR signal is at the "L" level when data is not output. Valid data is output at the same time the DROWR signal rises. The DROWR signal then goes to the "L" level the number of cycles later set in the DROSU bits. After that, the data output is held for the number of cycles later set in the DROHD bits.




Bit	Abbreviation	After Reset	R	W	Description
1	DROODS	0	R	W	DRO Output Data Width Selection Bit
					Selects whether the output data width is 8 bits or 16 bits. When 8 bits is selected, DROD15 to DROD8 and DROD7 to DROD0 output the same values.
					0: 8 bits
					1: 16 bits
0	DRORST	0	R	W	DRO Reset Bit
					This bit selects whether the DRO output control block is reset or the DRO module operation is enabled. when this bit is "0", the DRO module cannot output data. If this bit is cleared to "0" during DRO module operation, the DRO control block is initialized and:
					• If there is any data stored in the DRO module that has not been output, that output is all cancelled.
					 If this bit is cleared to "0" during a data output operation, the DROWR signal is switched to the inactive state and the data outputs DROD15 to DROD0 are negated.
					• If the DRORST bit is cleared to "0", the DRO output enable bit (DROOEN) in the DRO output control register (DROCNT) is cleared to "0".
					0: DRO reset
					1: DRO operation enabled

29.3.4 DRO Output Control Register (DROCNT)

DRO Output Control Register (DROCNT)

<P4 address: location H'FFFE F006>



<After Reset: H'00>

Bit	Abbreviation	After Reset	R	W	Description
7 to 1	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
0	DROOEN	0	R	*1	DRO Output Enable Bit
					After setting the DRO operating mode register (DROMOD), the DRO output data counter (DRODCT), and the DRO address counter (DROADRCT), a data output operation from the DRO module is started by setting this bit to "1". This bit is cleared to "0" when all the specified data has been output and the DRODCT counter has become "1" in all positions, or if the DRO reset bit (DRORST) in the DROMOD register is cleared to "0". This bit cannot be directly cleared to "0" in software. Note that write to this bit is only valid when the DRORST bit is "1".
					If this bit is cleared to "0" (when the DRODCT counter is "1" in all positions"0" or "0" is written to the DRORST bit) and this bit is set to "1" in software at the same time, the clear to "0" event takes precedence.
					0: Output disabled
					1: Output enabled

Note: *1 Only writing "1" is valid. If "0" is written, the previous value will be retained.

29.3.5 DRO Output Data Counter (DRODCT)

DRO Output Data Counter (DRODCT)

<P4 address: location H'FFFE F008>

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_	1	1	_	_	_	_	_	_	_	_	_	_	DI	RODNU	JM
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		DRODNUM														
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31 to 19	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
18 to 0	DRODNUM	All 0	R	W	DRO Output Data Count Bits
					This is a 19-bit counter that sets the number of times data is output. The number of data output operations is the set value plus 1. This counter is written in the state where the DRO output enable bit (DROOEN) in the DRO output control register (DROCNT) is "0". Writes to this field during DRO operation (when the DROOEN bit is "1") are ignored.
					After setting this counter and after the DROOEN bit is set to "1", this counter will be decremented by 1 each time data is output from the DRO module. When the value of this counter becomes "1" in all positions, the DROOEN bit is cleared to "0", and operation stops at the same time.
					When this counter is read during DRO operation, the number of remaining data outputs can be read.

Note: • This counter and the DRO address counter (DROADRCT) must be set to a value such that they do not exceed the SHwyRAM address range. If that range is exceeded, the values output from the DRO module will be undefined.

29.3.6 DRO Address Counter (DROADRCT)

DRO Address Counter (DROADRCT)

<P4 address: location H'FFFE F00C>

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_		_	_	_	_	_		_	_	_		_		ROADI	R
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							DRO	ADR								
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31 to 19	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
18 to 2	DROADR	All 0	R	W	DRO Address Counter Bits
					This counter specifies a the lower 19 bits of an address of data in SHwyRAM. Set the SHwyRAM start address that will be the transfer source while the DRO output enable bit (DROOEN) in the DRO output control register (DROCNT) is "0". The start address must be aligned on a long word boundary. Also, writes to this counter when the DROOEN bit is "1" are ignored. After this counter is set, when the DROOEN bit is set to "1", data is read out from SHwyRAM in 32-bit units and the DRO address counter is incremented by 4.
					When this counter is read during DRO operation, the SHwyRAM address that will be the next transfer source can be read.
1, 0	_		0	0	These bits are always set to "0". The write value must always be "0".

Note: • This counter and the DRO output data counter (DRODCT) must be set to a value such that they does not exceed the SHwyRAM address range. If that range is exceeded, the values output from the DRO module will be undefined.

29.4 Initial Setup Example

29.4.1 DRO Setup Example

Figure 29.3 shows an example for setting up the DRO module.




Figure 29.3 DRO Setup Example

29.4.2 Output Data Format

Figure 29.4 shows the relationship between the data arrangement in SHwyRAM and the output format.

The DRO module uses a cycle stealing method to read data from SHwyRAM for output. As a result, there are cases where the output will not be strictly periodic depending on the internal bus status.

In cases where the output is not periodic, the data output format will have an extended hold period.




Figure 29.4 Data Format Example for Periodic Output




Figure 29.5 Data Format Example for Nonperiodic Output

29.5 Usage Notes

29.5.1 Module Stop Function Setting before Using the DRO

To use the DRO, set the DRO bit in the module stop register 0 (MSTPCR0) to "0" to enable the DRO operation, and then set the DRO related register. Otherwise, the clocks are not supplied to the DRO module and DRO operation is disabled even though the DRO related register is set.

29.5.2 Contention Between the DRO/DRI Module and the SuperHyway Bus Master

DRI0 to DRI2 and DRO use (and share) a dedicated DRO/DRI bus separate from the SuperHyway bus to access SHwyRAM. Access contention occurs when accesses from the DRI0 to DRI2 and DRO occur at the same time or overlap.

When contention occurs on the DRI0 to DRI2 and DRO, DRI0 has the highest priority and the rest is fixed in the following order.


• DRI0 > DRI1 > DRI2 > DRO

Note also that since a dedicated DRO/DRI bus connection is used to connect DRI0 to DRI2 and DRO, access contention with the SuperHyway bus master (CPU, DMA, and other units), normally will not occur. However, access contention does occur for the same 64-Kbyte area in SHwyRAM when accesses (read/write) from a dedicated DRI/DRO bus and the SuperHyway bus occur at the same time or overlap.

When access contention occurs, arbitration is performed in the following order.

• SuperHyway bus > dedicated DRI/DRO bus





Section 30 Parallel DAC Control (PDAC)

30.1 Overview

This MCU provides a parallel D/A converter controller circuit (the PDAC module) for controlling a 10-bit D/A converter. The PDAC module manages how the output waveforms, modulation A, modulation B, and modulation C, are output by the D/A converter.

Table 30.1 lists the overview of the PDAC module.

Table 30.1 PDAC Overview

Item	Description
Modulated waveform output control	 Basic resolution: Set by the peripheral clock (Pck) and a prescaler. When Pck is operating at 40 MHz, can control with periods of 50 ns, 75 ns, 100 ns, 375 ns.
	 The time management for the three waveform outputs (modulation A, modulation B, and modulation C) can be controlled individually.
	The number of steps that can be set in each modulation segment are as follows. Modulation A: 240 steps, modulation B: 400 steps, modulation C: 1200 steps
	 Built-in registers to manage the output waveforms for each modulation The transition time, step count, initial value, and delta value can be set for the rise and fall. Wait times can be set up for before the start of waveform output, after the rising edge, and
	 after the falling edge. Start events The start events can be selected from the ATU-IIIS module timer TOU2_7, timer TOU3_7, timer G channel 4, and timer G channel 5.
	Operation can be stopped by software.
Event output	 Event output to ATU-IIIS, PSEL, and DRI with timing that corresponds to the waveform output
	 Event outputs: 4 systems to ATU-IIIS, 2 systems to PSEL, and 2 systems to DRI
	 Event outputs can occur at the start of the control period, at the rise of each waveform, at the fall of each waveform, at the completion of each modulation, and at the completion of the last modulation.
Write signal (PDIWR signal)	The setup period, enable period, and polarity.
Interrupt sources	An interrupt request can be generated after the completion of modulation waveform output.



30.2 Block Diagram

Figure 30.1 shows the PDAC block diagram.




Figure 30.1 Block Diagram of PDAC

30.3 Input/Output Pins

Table 30.2 lists the PDAC module pins. The PDIDATA0 to PDIDATA9 pins output setting data to the D/A converter, and the PDIWR pin outputs the data write signal to the D/A converter.

Pin switching is required for pins which are multiplexed with other functions. For details, see section 18, I/O Ports and Pin Function Unit.

Table 30.2 Pin Configuration

Pin Name	I/O	Function
PDIDATA0 to 9	Output	Setting data output to the D/A converter
PDIWR	Output	Write signal output to the D/A converter

30.4 Registers Descriptions

Table 30.3 lists the PDAC module registers.

Table 30.3 Register Configuration

Deviator Name	Abbreviation	After	P4 Address	Size	Domo
PDAC forced stop register	PDISTOP	H'00	H'FFFF 3400		Page 30-5
PDAC basic resolution setting register	PDIPRE	H'0F	H'FFFF 3401		30-6
PDAC control period event selection register	PDICPT	H'00	H'FFFF 3402		30-7
PDAC status register	PDISTATUS	H'00	H'FFFF 3404		30-8
PDAC status register A	PDISTATOS	H'00	H'FFFF 3405		30-9
	PDISTAA	H'00	H'FFFF 3406		30-9
PDAC status register B		H'00			30-9
PDAC interrupt control register	PDISTAC		H'FFFF 3407		
PDAC interrupt control register	PDIINT	H'00	H'FFFF 3408		30-10
PDAC write signal period adjustment register	PDIWRC	H'0101	H'FFFF 340A		30-11
PDAC wait time control register	PDIWTEN	H'0000	H'FFFF 340C		30-12
PDAC output event selection A register	PDISELA	H'0000	H'FFFF 3410		30-13
PDAC output event selection B register	PDISELB	H'0000	H'FFFF 3412		30-14
PDAC output event selection C register	PDISELC	H'0000	H'FFFF 3414	16, 32	30-15
PDAC output event selection D register	PDISELD	H'0000	H'FFFF 3416	16, 32	30-16
PDAC output event selection E register	PDISELE	H'0000	H'FFFF 3418	16, 32	30-17
PDAC output event selection F register	PDISELF	H'0000	H'FFFF 341A	16, 32	30-18
PDAC output event selection G register	PDISELG	H'0000	H'FFFF 341C	16, 32	30-19
PDAC output event selection H register	PDISELH	H'0000	H'FFFF 341E	16, 32	30-20
PDAC modulation A rise step count register	PDIRSA	H'01	H'FFFF 3430	8, 16	30-21
PDAC modulation A fall step count register	PDIFSA	H'01	H'FFFF 3431	8, 16	30-22
PDAC modulation A rise initial value register	PDIRIA	H'0000	H'FFFF 3434	16, 32	30-22
PDAC modulation A fall initial value register	PDIFIA	H'0000	H'FFFF 3436	16, 32	30-23
PDAC modulation A rise delta value register	PDIRDA	H'0001	H'FFFF 3438	16, 32	30-23
PDAC modulation A fall delta value register	PDIFDA	H'0001	H'FFFF 343A	16, 32	30-24
PDAC modulation A output start wait time register	PDIWT0A	H'0000	H'FFFF 343C	16, 32	30-24
PDAC modulation A post-rise wait time register	PDIWT1A	H'0000	H'FFFF 343E	16, 32	30-25
PDAC modulation A post-fall wait time register	PDIWT2A	H'0000	H'FFFF 3440	16	30-25
PDAC modulation A repeat count register	PDIREPA	H'00	H'FFFF 3442	8	30-26
PDAC modulation B rise step count register	PDIRSB	H'01	H'FFFF 3450	8, 16	30-26
PDAC modulation B fall step count register	PDIFSB	H'01	H'FFFF 3451	8, 16	30-27
PDAC modulation B rise initial value register	PDIRIB	H'0000	H'FFFF 3454	16, 32	30-27
PDAC modulation B fall initial value register	PDIFIB	H'0000	H'FFFF 3456	16, 32	30-28
PDAC modulation B rise delta value register	PDIRDB	H'0001	H'FFFF 3458	16, 32	30-28
PDAC modulation B fall delta value register	PDIFDB	H'0001	H'FFFF 345A	16, 32	30-29

		After			
Register Name	Abbreviation	Reset	P4 Address	Size	Page
PDAC modulation B output start wait time register	PDIWT0B	H'0000	H'FFFF 345C	16, 32	30-29
PDAC modulation B post-rise wait time register	PDIWT1B	H'0000	H'FFFF 345E	16, 32	30-30
PDAC modulation B post-fall wait time register	PDIWT2B	H'0000	H'FFFF 3460	16	30-30
PDAC modulation B repeat count register	PDIREPB	H'00	H'FFFF 3462	8	30-31
PDAC modulation C rise step count register	PDIRSC	H'0001	H'FFFF 3470	16, 32	30-31
PDAC modulation C fall step count register	PDIFSC	H'0001	H'FFFF 3472	16, 32	30-32
PDAC modulation C rise initial value register	PDIRIC	H'0000	H'FFFF 3474	16, 32	30-32
PDAC modulation C fall initial value register	PDIFIC	H'0000	H'FFFF 3476	16, 32	30-33
PDAC modulation C rise delta value register	PDIRDC	H'0001	H'FFFF 3478	16, 32	30-33
PDAC modulation C fall delta value register	PDIFDC	H'0001	H'FFFF 347A	16, 32	30-34
PDAC modulation C output start wait time register	PDIWT0C	H'0000	H'FFFF 347C	16, 32	30-34
PDAC modulation C post-rise wait time register	PDIWT1C	H'0000	H'FFFF 347E	16, 32	30-35
PDAC modulation C post-fall wait time register	PDIWT2C	H'0000	H'FFFF 3480	16	30-35
PDAC modulation C repeat count register	PDIREPC	H'00	H'FFFF 3482	8	30-36
PDAC modulation A rise output time registers 1 to 120	PDIRTA1	Undefined	H'FFFF 3800	8, 16, 32	30-36
120	PDIRTA120		H'FFFF 3877		
PDAC modulation A fall output time registers 1 to	PDIFTA1	Undefined	H'FFFF 3880	8, 16, 32	30-37
120	to PDIFTA120		to H'FFFF 38F7		
PDAC modulation B rise output time registers 1 to	PDIRTB1	Undefined	H'FFFF 3900	8, 16, 32	30-38
200	to PDIRTB200		to H'FFFF 39C7		
PDAC modulation B fall output time registers 1 to	PDIFTB1	Undefined	H'FFFF 3A00	0 16 20	30-39
200	to	Ondenned	to	0, 10, 32	30-39
	PDIFTB200		H'FFFF 3AC7		
PDAC modulation C rise output time registers 1 to	PDIRTC1	Undefined	H'FFFF 3B00	8, 16, 32	30-40
600	to PDIRTC600		to H'FFFF 3D57		
PDAC modulation C fall output time registers 1 to	PDIFTC1	Undefined	H'FFFF 3D80	8, 16, 32	30-41
600	to PDIFTC600		to H'FFFF 3FD7		
	1 10000		111111 31 117		

Note: • The P4 address applies when the P4 area of the virtual address space is used. When the upper three bits of the 32-bit P4 area address are cleared to "0", the result is an area 7 address. This address is used when accessing area 7 of the physical address space using the TLB.

30.4.1 PDAC Forced Stop Register (PDISTOP)

The PDISTOP register is used to forcibly stop operation during PDAC waveform output.

Forcible stop processing is performed when "1" is written to the STOP bit. (Note that "0" is returned if the written value is read out.)

When a forced stop is performed, all operations are stopped. The PDICPT register enable bit (ENB), the PDISTATUS register modulation waveform output bit (DWOUT), and the PDISTATUS register waveform output status monitor bits (DWMON) become "0". The output values immediately prior to the forced stop are retained as the output data (PDIDATA9 to 0). The write control signal (PDIWR) also becomes inactive.

Applications should set up all PDAC registers before setting the ENB bit in the PDICPT register to "1" the next time. Although the PDISTOP and PDICPT registers can be accessed at the same time if a 32-bit access is used, do not set both the STOP bit and ENB bit to "1" at the same time.

If writing to "1" the STOP bit and a start event occur at the same time, the forced stop takes precedence. The STOP bit should be always read as "0".

PDAC Forced Stop Register (PDISTOP)

<P4 address: location H'FFFF 3400>

Bit:	7	6	5	4	3	2	1	0
	_	_	_		_	_	_	STOP
After Reset:	0	0	0	0	0	0	0	0

<After Reset: H'00>

Bit	Abbreviation	After Reset	R	W	Description
7 to 1	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
0	STOP	0	R	W	Forced Stop Bit
					0: Normal operation
					1: Specifies a forced stop (Since the data written to this bit is not saved, the read value will always be "0".)

R01UH0286EJ0110

30.4.2 PDAC Basic Resolution Setting Register (PDIPRE)

The PDIPRE register sets the prescaler base used to generate the basic resolution. Change the values of the PRE bits according to the Pck frequency to select the PDAC operating clock (PDAC clock). (Values in the range 2 to 15 may be specified.) The following formula gives the PDAC clock frequency.


PDAC clock = 1/(PRE setting) × Pck, Basic resolution = 1/PDAC clock

PDAC Basic Resolution Setting Register (PDIPRE)

<P4 address: location H'FFFF 3401>

Bit:

After Reset:



<After Reset: H'0F>

Bit	Abbreviation	After Reset	R	W	Description
7 to 4	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
3 to 0	PRE	1111	R	W	Basic Resolution Setting Bits
					See table 30.4.

Table 30.4 lists the relationship between the setting value and the basic resolution according to the Pck frequency.

Table 30.4 Relationship between Setting Values and Basic Resolution According to the Pck Frequency (When Pck = 40 MHz)

PRE Bits Set Value	Basic Resolution
0000	Setting prohibited
0001	Setting prohibited
0010	50 ns
0011	75 ns
0100	100 ns
0101	125 ns
0110	150 ns
0111	175 ns
1000	200 ns
1001	225 ns
1010	250 ns
1011	275 ns
1100	300 ns
1101	325 ns
1110	350 ns
1111	375 ns



30.4.3 PDAC Control Period Event Selection Register (PDICPT)

The PDICPT register enables whether or not start events can be acquired and selects from which ATU-IIIS timers start events are accepted.

There are four timers that are the object of this selection: the ATU-IIIS timer TOU2_7, timer TOU3_7, timer G channel 4, and timer G channel 5.

Since the ENB bit is controlled from the software, the PDAC module becomes unable to acquire start events from the ATU-IIIS module in the future when the ENB bit is set to "0". (Waveform output, however, is not stopped.) The operation performed is that if the enable bit is set to "0" during waveform output, PDAC operation stops after waveform output. Applications should reference the status register to determine if operation is in progress.

Also note that if "1" is written to the forced stop bit, the ENB bit becomes "0". If a start event occurs during waveform output (the PDISTATUS register DWOUT bit is "1"), that start event will be ignored (the start event is not accepted).

PDAC Control Period Event Selection Register (PDICPT)

<P4 address: location H'FFFF 3402>

Bit:	7	6	5	4	3	2	1	0	
			-	ENB	_		CF	PT	
After Reset:	0	0	0	0	0	0	0	0	

Bit	Abbreviation	After Reset	R	W	Description
7 to 5	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
4	ENB	0	R	W	Enable Bit
					Stopped state or stop requested state (start events are not accepted)
					1: Operation enabled states (start events are accepted)
3, 2	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
1, 0	CPT	00	R	W	Start Event Selection Bits
					These bits select the source of the start events.
					00: Underflow of the ATU-IIIS timer TOU2_7
					01: Underflow of the ATU-IIIS timer TOU3_7
					10: Compare match in the ATU-IIIS timer G channel 4
					11: Compare match in the ATU-IIIS timer G channel 5


30.4.4 PDAC Status Register (PDISTATUS)

The PDISTATUS register indicates the PDAC module operating state.

Figure 30.6 shows the detailed timing of the DWMON bit.

PDAC Status Register (PDISTATUS)

<P4 address: location H'FFFF 3404>



Bit	Abbreviation	After Reset	R	W	Description
7	DWOUT	0	R	_	Modulated Waveform Output Bit
					Indicates whether modulated waveform output is disabled or enabled.
					0: Modulated waveform output is disabled.
					 Modulated waveform output is enabled (for all of modulation A, modulation B, modulation C, and the wait time).
6 to 4	DWMON	000	R		Waveform Output Status Monitor Bits
					These bits indicate the waveform output status.
					000: Waveform output stopped state
					010: Modulation A waveform output wait
					011: Modulation A waveform output in progress
					100: Modulation B waveform output wait
					101: Modulation B waveform output in progress
					110: Modulation C waveform output wait
					111: Modulation C waveform output in progress
3 to 1	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
0	DOEND	0	R	0	Final Modulation Complete Interrupt Request Status Flag
					Indicates whether or not all waveform output has completed. This flag is set to "1" when all waveform output completes (when the specified modulated waveform output (including wait time) has completed). This flag can be cleared by writing "0". Writing "1" has no effect. The set to "1" operation takes precedence over writing "0".
					0: There is no final modulation complete interrupt request
					1: There is a final modulation complete interrupt request

30.4.5 PDAC Status Register A (PDISTAA)

The PDISTAA register monitors the number of times waveform output has been performed for modulation A in the control period.

The value of the output count counter is retained until the next valid start event occurs.

Figure 30.8 shows a relationship between the STATUSA bits and modulated waveforms.

<After Reset: H'00>

Bit	Abbreviation	After Reset	R	W	Description
7 to 4	_	All 0	0	N	Reserved Bits
					These bits are always read as "0".
3 to 0	STATUSA	0000	R	N	Modulation A Waveform Output Count Monitor Bits
					These bits indicates the number of times (0 to 15) a waveform has been output for the modulation A currently being output.


30.4.6 PDAC Status Register B (PDISTAB)

The PDISTAB register monitors the number of times waveform output has been performed for modulation B in the control period.

The value of the output count counter is retained until the next valid start event occurs.

Figure 30.8 shows a relationship between the STATUSB bits and modulated waveforms.





Bit	Abbreviation	After Reset	R	W	Description
7 to 5	_	All 0	0	N	Reserved Bits
					These bits are always read as "0".
4 to 0	STATUSB	00000	R	N	Modulation B Waveform Output Count Monitor Bits
					These bits indicates the number of times (0 to 31) a waveform has been output for the modulation B currently being output.



30.4.7 PDAC Status Register C (PDISTAC)

The PDISTAC register monitors the number of times waveform output has been performed for modulation C in the control period.

The value of the output count counter is retained until the next valid start event occurs.

Figure 30.8 shows a relationship between the STATUSC bits and modulated waveforms.


<After Reset: H'00>

Bit	Abbreviation	After Reset	R	W	Description
7 to 5	_	All 0	0	N	Reserved Bits
					These bits are always read as "0".
4 to 0	STATUSC	00000	R	N	Modulation C Waveform Output Count Monitor Bits
					These bits indicates the number of times (0 to 31) a waveform has been output for the modulation C currently being output.

30.4.8 PDAC Interrupt Control Register (PDIINT)

The PDIINT register controls whether or not an interrupt request is generated when all waveform output completes.

PDAC Interrupt Control Register (PDIINT) <P4 address: location H'FFFF 3408>



Bit	Abbreviation	After Reset	R	W	Description
7 to 1	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
0	DOENDE	0	R	W	Final Modulation Complete Interrupt Enable Bit
					Controls whether or not an interrupt request is generated when waveform output completes.
					0: The output complete interrupt request is disabled.
					1: The output complete interrupt request is enabled.


30.4.9 PDAC Write Signal Period Adjustment Register (PDIWRC)

The PDIWRC register sets the enable period for the write signal to the D/A converter.

This is a 16-bit register, but the upper and lower 8 bits can be accessed in byte unit individually.

The PDIWR signal polarity can be changed with the WRPOL bit.

After the polarity change, the changed polarity is reflected on the PDIWR signal after the next Pck cycle. Writing to the PDIWRC register is prohibited during waveform output (while the PDISTATUS register modulation waveform output bit (DWOUT) is "1").



Bit	Abbreviation	After Reset	R	W	Description
15	WRPOL	0	R	W	Write Control Signal Polarity
					Sets the polarity of the PDIWR signal.
					0: "L" active
					1: "H" active
14, 13	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
12 to 8	ENABLE	00001	R	W	Enable Period Setting Bits
					These bits set the enable period (active period) for the PDIWR signal (1 to 31). Do not set these bits to all zeros.
					Enable period = basic resolution \times ENABLE
7 to 5	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
4 to 0	SETUP	00001	R	W	Setup Period Setting Bits
					These bits set the setup period for the PDIWR signal (1 to 31). Do not set these bits to all zeros.
					Setup period = basic resolution × SETUP

Figure 30.2 shows the write timing to the D/A converter.




Figure 30.2 D/A Converter Write Timing

The write signal can be modified with the PDIWRC register setup period and enable period settings. (The PDIWRC register data items are multiplied by the basic resolution.)

Setup period ((1) in the figure): A "H" level period specified by the PDIWRC register SETUP bits.

Enable period ((2) in the figure): A "L" level period specified by the PDIWRC register ENABLE bits.

The output data output time is indicated by WTjkT (j = 0 to 2, k = A, B, or C), PDIRTnm and PDIFTnm (n = A, B, or C, m = 1 or higher). These times must be set to values that meet the following conditions.

- SETUP + ENABLE < WTjkT
- SETUP + ENABLE < PDIRTnm
- SETUP + ENABLE < PDIFTnm

30.4.10 PDAC Wait Time Control Register (PDIWTEN)

The PDIWTEN register controls the enabled/disabled states of the wait times during waveform output.

The PDIWTEN register must also be set when setting the various modulation wait time setting registers.

PDAC Wait Time Control Register (PDIWTEN)

<P4 address: location H'FFFF 340C>

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_		_	_	_	WT0AE	WT1AE	WT2AE	_	WT0BE	WT1BE	WT2BE	_	WT0CE	WT1CE	WT2CE
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Abbreviation	After Reset	R	W	Description
15 to 11	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
10	WT0AE	0	R	W	WT0A Enable Bit
					0: No wait time inserted
					1: Wait time inserted
9	WT1AE	0	R	W	WT1A Enable Bit
					0: No wait time inserted
					1: Wait time inserted
8	WT2AE	0	R	W	WT2A Enable Bit
					0: No wait time inserted
					1: Wait time inserted
7	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
6	WT0BE	0	R	W	WT0B Enable Bit
					0: No wait time inserted
					1: Wait time inserted
5	WT1BE	0	R	W	WT1B Enable Bit
					0: No wait time inserted
					1: Wait time inserted

Bit	Abbreviation	After Reset	R	W	Description
4	WT2BE	0	R	W	WT2B Enable Bit
					0: No wait time inserted
					1: Wait time inserted
3	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
2	WT0CE	0	R	W	WT0C Enable Bit
					0: No wait time inserted
					1: Wait time inserted
1	WT1CE	0	R	W	WT1C Enable Bit
					0: No wait time inserted
					1: Wait time inserted
0	WT2CE	0	R	W	WT2C Enable Bit
					0: No wait time inserted
					1: Wait time inserted

30.4.11 PDAC Output Event Selection A Register (PDISELA)

The PDISELA register selects output events for event A, which is reported to circuits external to the module. The events that can be selected are start, completion for each of the modulations, final modulation complete, and the rise and fall waveform output starts within each of the modulations.

Figure 30.12 shows the output event generation timing.

PDAC Output Event Selection A Register (PDISELA) <P4 address: location H'FFFF 3410> Bit: 15 **SELA** 0 0 0 0 0 0 0 0 0 0 0 After Reset:

Bit	Abbreviation	After Reset	R	W	Description
15 to 11	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
10 to 0	SELA	H'000	R	W	Output Event Selection Bits
					Bit 10: Final modulation completion
					Bit 9: Modulation C completion
					Bit 8: Modulation B completion
					Bit 7: Modulation A completion
					Bit 6: Modulation C fall start
					Bit 5: Modulation C rise start
					Bit 4: Modulation B fall start
					Bit 3: Modulation B rise start
					Bit 2: Modulation A fall start
					Bit 1: Modulation A rise start
					Bit 0: Start (the start of the control period)



30.4.12 PDAC Output Event Selection B Register (PDISELB)

The PDISELB register selects output events for event B, which is reported to circuits external to the module. The events that can be selected are start, completion for each of the modulations, final modulation complete, and the rise and fall waveform output starts within each of the modulations.

Figure 30.12 shows the output event generation timing.




Bit	Abbreviation	After Reset	R	W	Description
15 to 11	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
10 to 0	SELB	H'000	R	W	Output Event Selection Bits
					Bit 10: Final modulation completion
					Bit 9: Modulation C completion
					Bit 8: Modulation B completion
					Bit 7: Modulation A completion
					Bit 6: Modulation C fall start
					Bit 5: Modulation C rise start
					Bit 4: Modulation B fall start
					Bit 3: Modulation B rise start
					Bit 2: Modulation A fall start
					Bit 1: Modulation A rise start
					Bit 0: Start (the start of the control period)

30.4.13 PDAC Output Event Selection C Register (PDISELC)

The PDISELC register selects output events for event C, which is reported to circuits external to the module. The events that can be selected are start, completion for each of the modulations, final modulation complete, and the rise and fall waveform output starts within each of the modulations.

Figure 30.12 shows the output event generation timing.




Bit	Abbreviation	After Reset	R	W	Description
15 to 11	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
10 to 0	SELC	H'000	R	W	Output Event Selection Bits
					Bit 10: Final modulation completion
					Bit 9: Modulation C completion
					Bit 8: Modulation B completion
					Bit 7: Modulation A completion
					Bit 6: Modulation C fall start
					Bit 5: Modulation C rise start
					Bit 4: Modulation B fall start
					Bit 3: Modulation B rise start
					Bit 2: Modulation A fall start
					Bit 1: Modulation A rise start
					Bit 0: Start (the start of the control period)

30.4.14 PDAC Output Event Selection D Register (PDISELD)

The PDISELD register selects output events for event D, which is reported to circuits external to the module. The events that can be selected are start, completion for each of the modulations, final modulation complete, and the rise and fall waveform output starts within each of the modulations.

Figure 30.12 shows the output event generation timing.




Bit	Abbreviation	After Reset	R	W	Description
15 to 11	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
10 to 0	SELD	H'000	R	W	Output Event Selection Bits
					Bit 10: Final modulation completion
					Bit 9: Modulation C completion
					Bit 8: Modulation B completion
					Bit 7: Modulation A completion
					Bit 6: Modulation C fall start
					Bit 5: Modulation C rise start
					Bit 4: Modulation B fall start
					Bit 3: Modulation B rise start
					Bit 2: Modulation A fall start
					Bit 1: Modulation A rise start
					Bit 0: Start (the start of the control period)

30.4.15 PDAC Output Event Selection E Register (PDISELE)

The PDISELE register selects output events for event E, which is reported to circuits external to the module. The events that can be selected are start, completion for each of the modulations, final modulation complete, and the rise and fall waveform output starts within each of the modulations.

Figure 30.12 shows the output event generation timing.




Bit	Abbreviation	After Reset	R	W	Description
15 to 11	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
10 to 0	SELE	H'000	R	W	Output Event Selection Bits
					Bit 10: Final modulation completion
					Bit 9: Modulation C completion
					Bit 8: Modulation B completion
					Bit 7: Modulation A completion
					Bit 6: Modulation C fall start
					Bit 5: Modulation C rise start
					Bit 4: Modulation B fall start
					Bit 3: Modulation B rise start
					Bit 2: Modulation A fall start
					Bit 1: Modulation A rise start
					Bit 0: Start (the start of the control period)

30.4.16 PDAC Output Event Selection F Register (PDISELF)

The PDISELF register selects output events for event F, which is reported to circuits external to the module. The events that can be selected are start, completion for each of the modulations, final modulation complete, and the rise and fall waveform output starts within each of the modulations.

Figure 30.12 shows the output event generation timing.




Bit	Abbreviation	After Reset	R	W	Description
15 to 11	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
10 to 0	SELF	H'000	R	W	Output Event Selection Bits
					Bit 10: Final modulation completion
					Bit 9: Modulation C completion
					Bit 8: Modulation B completion
					Bit 7: Modulation A completion
					Bit 6: Modulation C fall start
					Bit 5: Modulation C rise start
					Bit 4: Modulation B fall start
					Bit 3: Modulation B rise start
					Bit 2: Modulation A fall start
					Bit 1: Modulation A rise start
					Bit 0: Start (the start of the control period)

<After Reset: H'0000>

30.4.17 PDAC Output Event Selection G Register (PDISELG)

The PDISELG register selects output events for event G, which is reported to circuits external to the module. The events that can be selected are start, completion for each of the modulations, final modulation complete, and the rise and fall waveform output starts within each of the modulations.

Figure 30.12 shows the output event generation timing.




Bit **Abbreviation After Reset** W Description R 15 to 11 All 0 Reserved Bits These bits are always read as "0". The write value should always be 10 to 0 **SELG** H'000 W Output Event Selection Bits Bit 10: Final modulation completion Bit 9: Modulation C completion Bit 8: Modulation B completion Bit 7: Modulation A completion Bit 6: Modulation C fall start Bit 5: Modulation C rise start Bit 4: Modulation B fall start Bit 3: Modulation B rise start Bit 2: Modulation A fall start Bit 1: Modulation A rise start

Bit 0: Start (the start of the control period)

30.4.18 PDAC Output Event Selection H Register (PDISELH)

The PDISELH register selects output events for event H, which is reported to circuits external to the module. The events that can be selected are start, completion for each of the modulations, final modulation complete, and the rise and fall waveform output starts within each of the modulations.

Figure 30.12 shows the output event generation timing.



Bit	Abbreviation	After Reset	R	W	Description
15 to 11	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
10 to 0	SELH	H'000	R	W	Output Event Selection Bits
					Bit 10: Final modulation completion
					Bit 9: Modulation C completion
					Bit 8: Modulation B completion
					Bit 7: Modulation A completion
					Bit 6: Modulation C fall start
					Bit 5: Modulation C rise start
					Bit 4: Modulation B fall start
					Bit 3: Modulation B rise start
					Bit 2: Modulation A fall start
					Bit 1: Modulation A rise start
					Bit 0: Start (the start of the control period)


30.4.19 PDAC Modulation A Rise Step Count Register (PDIRSA)

The PDIRSA sets the number of steps required for the modulation rise.

The number of referenced rise output time registers (PDIRTA) is determined by specifying the number of steps. The elapsed time for each step is determined by the PDAC modulation A rise output time registers 1 to 120 (PDIRTA1 to 120).

PDAC Modulation A Rise Step Count Register (PDIRSA)

<P4 address: location H'FFFF 3430>



Bit	Abbreviation	After Reset	R	W	Description
7	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
6 to 0	RSA	H'01	R	W	Modulation A Rise Step Count Bits
					These bits set the number of steps for the rise period in modulation A.
					This field must be set to a value in the range 1 to 120.
					Values other than the above are illegal. (Operation is not guaranteed if an illegal value is set.)
					The following is an example of RSA usage.
					 If RSA is set to 5, PDIRTA1 to PDIRTA5 will be valid during the modulation A rise waveform period.

30.4.20 PDAC Modulation A Fall Step Count Register (PDIFSA)

The PDIFSA sets the number of steps required for the modulation fall.

The number of referenced fall output time registers (PDIFTA) is determined by specifying the number of steps. The elapsed time for each step is determined by the PDAC modulation A fall output time registers 1 to 120 (PDIFTA1 to 120).

<After Reset: H'01>

Bit	Abbreviation	After Reset	R	W	Description
7	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
6 to 0	FSA	H'01	R	W	Modulation A Fall Step Count Bits
					These bits set the number of steps for the fall period in modulation A.
					This field must be set to a value in the range 1 to 120.
					Values other than the above are illegal. (Operation is not guaranteed if an illegal value is set.)
					The following is an example of FSA usage.
					 If FSA is set to 5, PDIFTA1 to PDIFTA5 will be valid during the modulation A fall waveform period.

30.4.21 PDAC Modulation A Rise Initial Value Register (PDIRIA)

The PDIRIA register sets the value that will be the output origin during waveform output.

The value set here is output at modulation A rise and after that, the modulation A rise delta value (PDIRDA) will be added from time to time.

PDAC Modulation A Rise Initial Value Register (PDIRIA) <P4 address: location H'FFFF 3434> Bit: RIA After Reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0


Bit	Abbreviation	After Reset	R	W	Description
15 to 10	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
9 to 0	RIA	H'000	R	W	Modulation A Rise Initial Value Bits
					These bits set the initial value at rise for modulation A (0 or larger).



30.4.22 PDAC Modulation A Fall Initial Value Register (PDIFIA)

The PDIFIA register sets the value that will be the fall origin during waveform output.

The value set here is output at modulation A fall and after that, the modulation A fall delta value (PDIFDA) will be subtracted from time to time.



<After Reset: H'0000>

Bit	Abbreviation	After Reset	R	W	Description
15 to 10	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
9 to 0	FIA	H'000	R	W	Modulation A Rise Initial Value Bits
					These bits set the initial value at fall for modulation A (0 or larger).

30.4.23 PDAC Modulation A Rise Delta Value Register (PDIRDA)


The PDIRDA register sets the change value (amount added) for each time transition during waveform output.

During modulation A rising waveform output, the value set here is added to the output value after the time (the basic resolution \times PDIRTAn) set with the PDAC modulation A rise output time register 1 to 120 (PDIRTA1 to 120) has elapsed.

Since a normal addition operation is used even if the total of the added values (PDIRIA + the result of adding PDIRDA up to this point) overflows, applications must be designed so that the maximum value is not exceeded.

PDAC Modulation A Rise Delta Value Register (PDIRDA) <P4 address: location H'FFFF 3438>

Bit: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0



Bit	Abbreviation	After Reset	R	W	Description
15 to 10	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
9 to 0	RDA	H'001	R	W	Modulation A Rise Delta Value Bits
					Sets the change value (amount added) for the rise time in modulation A (1 or larger).




30.4.24 PDAC Modulation A Fall Delta Value Register (PDIFDA)

The PDIFDA register sets the change value (amount subtracted) for each time transition during waveform output.

During modulation A falling waveform output, the value set here is subtracted from the output value after the time (the basic resolution × PDIFTAn) set with the PDAC modulation A fall output time registers (PDIFTAn) has elapsed.

Since a normal subtraction operation is used even if the total of the summed values (PDIFIA + the result of subtracting PDIFDA up to this point) underflows, applications must be designed so that the minimum value is not exceeded.




<After Reset: H'0001>

Bit	Abbreviation	After Reset	R	W	Description
15 to 10	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
9 to 0	FDA	H'001	R	W	Modulation A Fall Delta Value Bits
					Sets the change value (amount subtracted) for the fall time in modulation A (1 or larger).

30.4.25 PDAC Modulation A Output Start Wait Time Register (PDIWT0A)

The PDIWT0A register sets the wait time after start until the modulation A waveform output starts to be
 starts to be
 valid when the PDAC wait time control register (PDIWTEN) is set to the WT0A wait time inserted state.




Bit	Abbreviation	After Reset	R	W	Description
15 to 0	WT0AT	H'0000	R	W	Modulation A Output Start Wait Time Bits
					Set these bits to the wait time after start until the modulation A waveform output (1 or larger).
					Do not set these bits to all zeros when the PDIWTEN register WT0AE bit is "1" (wait time inserted). See section 30.4.9, PDAC Write Signal Period Adjustment Register (PDIWRC) for details.



30.4.26 PDAC Modulation A Post-Rise Wait Time Register (PDIWT1A)

The PDIWT1A register sets the wait time after modulation A rise waveform output to be
basic resolution> × WT1A. Note that this register is valid when the PDAC wait time control register (PDIWTEN) is set to the WT1A wait time inserted state.




<After Reset: H'0000>

Bit	Abbreviation	After Reset	R	W	Description
15 to 0	WT1AT	H'0000	R	W	Modulation A Post-Rise Wait Time Bits
					Set these bits to the wait time after modulation A rise waveform output and before the fall waveform output (1 or larger).
					Do not set these bits to all zeros when the PDIWTEN register WT1AE bit is "1" (wait time inserted). There are conditions on the values to which these bits may be set. See section 30.4.9, PDAC Write Signal Period Adjustment Register (PDIWRC) for details.

30.4.27 PDAC Modulation A Post-Fall Wait Time Register (PDIWT2A)

The PDIWT2A register sets the wait time after modulation A fall waveform output to be
basic resolution> × WT2A. Note that this register is valid when the PDAC wait time control register (PDIWTEN) is set to the WT2A wait time inserted state.



<After Reset: H'0000>

Bit	Abbreviation	After Reset	R	W	Description
15 to 0	WT2AT	H'0000	R	W	Modulation A Post-Fall Wait Time Bits
					Set these bits to the wait time after modulation A fall waveform output (1 or larger).
					Do not set these bits to all zeros when the PDIWTEN register WT2AE bit is "1" (wait time inserted). There are conditions on the values to which these bits may be set. See section 30.4.9, PDAC Write Signal Period Adjustment Register (PDIWRC) for details.




R01UH0286EJ0110

30.4.28 PDAC Modulation A Repeat Count Register (PDIREPA)

The PDIREPA register sets the number of times for modulation A waveform output in the control period.

PDAC Modulation A Repeat Count Register (PDIREPA)

<P4 address: location H'FFFF 3442>



<After Reset: H'00>

Bit	Abbreviation	After Reset	R	W	Description
7 to 4	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
3 to 0	REPA	0000	R	W	Modulation A Repeat Count Setting Bits
					Set these bits to the number of waveforms to be output in the modulation A control period (to a value in the range 0 to 15).
					Do not set the modulation A, B, and C repeat counts to all be zero.


30.4.29 PDAC Modulation B Rise Step Count Register (PDIRSB)

The PDIRSB sets the number of steps required for the modulation rise.

The number of referenced rise output time registers (PDIRTB) is determined by specifying the number of steps. The elapsed time for each step is determined by the PDAC modulation B rise output time registers 1 to 200 (PDIRTB1 to 200).

PDAC Modulation B Rise Step Count Register (PDIRSB)

<P4 address: location H'FFFF 3450>



Bit	Abbreviation	After Reset	R	W	Description
7 to 0	RSB	H'01	R	W	Modulation B Rise Step Count Bits
					These bits set the number of steps for the rise period in modulation B.
					This field must be set to a value in the range 1 to 200.
					Values other than the above are illegal. (Operation is not guaranteed if an illegal value is set.)
					The following is an example of RSB usage.
					If RSB is set to 5, PDIRTB1 to PDIRTB5 will be valid during the modulation B rise waveform period.

30.4.30 PDAC Modulation B Fall Step Count Register (PDIFSB)

The PDIFSB sets the number of steps required for the modulation fall.

The number of referenced fall output time registers (PDIFTB) is determined by specifying the number of steps. The elapsed time for each step is determined by the PDAC modulation B fall output time registers 1 to 200 (PDIFTB1 to 200).


<After Reset: H'01>

Bit	Abbreviation	After Reset	R	W	Description
7 to 0	FSB	H'01	R	W	Modulation B Fall Step Count Bits
					These bits set the number of steps for the fall period in modulation B.
					This field must be set to a value in the range 1 to 200.
					Values other than the above are illegal. (Operation is not guaranteed if an illegal value is set.)
					The following is an example of FSB usage.
					 If FSB is set to 5, PDIFTB1 to PDIFTB5 will be valid during the modulation B fall waveform period.

30.4.31 PDAC Modulation B Rise Initial Value Register (PDIRIB)

The PDIRIB register sets the value that will be the output origin during waveform output.

The value set here is output at modulation B rise and after that, the modulation B rise delta value (PDIRDB) will be added from time to time.




Bit	Abbreviation	After Reset	R	W	Description
15 to 10	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
9 to 0	RIB	H'000	R	W	Modulation B Rise Initial Value Bits
					These bits set the initial value at rise for modulation B (0 or larger).



30.4.32 PDAC Modulation B Fall Initial Value Register (PDIFIB)

The PDIFIB register sets the value that will be the output origin during waveform output.

The value set here is output at modulation B fall and after that, the modulation B fall delta value (PDIRDB) will be subtracted from time to time.



<After Reset: H'0000>


Bit	Abbreviation	After Reset	R	W	Description
15 to 10	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
9 to 0	FIB	H'000	R	W	Modulation B Fall Initial Value Bits
					These bits set the initial value at fall for modulation B (0 or larger).

30.4.33 PDAC Modulation B Rise Delta Value Register (PDIRDB)

The PDIRDB register sets the change value (amount added) for each time transition during waveform output.

During modulation B rising waveform output, the value set here is added to the output value after the time (the basic resolution \times PDIRTBn) set with the PDAC modulation B rise output time register 1 to 200 (PDIRTB1 to 200) has elapsed.

Since a normal addition operation is used even if the total of the added values (PDIRIB + the result of adding PDIRDB up to this point) overflows, applications must be designed so that the maximum value is not exceeded.



Abbreviation	After Reset	R	W	Description
_	All 0	0	0	Reserved Bits
				These bits are always read as "0". The write value should always be "0".
RDB	H'001	R	W	Modulation B Rise Delta Value Bits
				Sets the change value (amount added) for the rise time in modulation B (1 or larger).
	_	— All 0	— All 0 0	— All 0 0 0




30.4.34 PDAC Modulation B Fall Delta Value Register (PDIFDB)

The PDIFDB register sets the change value (amount subtracted) for each time transition during waveform output.

During modulation B falling waveform output, the value set here is subtracted from the output value after the time (the basic resolution \times PDIFTBn) set with the PDAC modulation B fall output time register 1 to 200 (PDIFTB1 to 200) has elapsed.

Since a normal subtraction operation is used even if the total of the summed values (PDIFIB + the result of subtracting PDIFDB up to this point) underflows, applications must be designed so that the minimum value is not exceeded.




<After Reset: H'0001>

Bit	Abbreviation	After Reset	R	W	Description
15 to 10	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
9 to 0	FDB	H'001	R	W	Modulation B Fall Delta Value Bits
					Sets the change value (amount subtracted) for the fall time in modulation B (1 or larger).

30.4.35 PDAC Modulation B Output Start Wait Time Register (PDIWT0B)

The PDIWT0B register sets the wait time after start until the modulation B waveform output starts to be
basic resolution> × WT0B. Note that this register is valid when the PDAC wait time control register (PDIWTEN) is set to the WT0B wait time inserted state.




Bit	Abbreviation	After Reset	R	W	Description
15 to 0	WT0BT	H'0000	R	W	Modulation B Output Start Wait Time Bits
					Set these bits to the wait time after start until the modulation B waveform output (1 or larger).
					Do not set these bits to all zeros when the PDIWTEN register WT0BE bit is "1" (wait time inserted). There are conditions on the values to which these bits may be set. See section 30.4.9, PDAC Write Signal Period Adjustment Register (PDIWRC) for details.



30.4.36 PDAC Modulation B Post-Rise Wait Time Register (PDIWT1B)

The PDIWT1B register sets the wait time after modulation B rise waveform output to be
basic resolution> × WT1B. Note that this register is valid when the PDAC wait time control register (PDIWTEN) is set to the WT1B wait time inserted state.




<After Reset: H'0000>

Bit	Abbreviation	After Reset	R	W	Description
15 to 0	WT1BT	H'0000	R	W	Modulation B Post-Rise Wait Time Bits
					Set these bits to the wait time after modulation B rise waveform output and before the fall waveform output (1 or larger).
					Do not set these bits to all zeros when the PDIWTEN register WT1BE bit is "1" (wait time inserted). There are conditions on the values to which these bits may be set. See section 30.4.9, PDAC Write Signal Period Adjustment Register (PDIWRC) for details.

30.4.37 PDAC Modulation B Post-Fall Wait Time Register (PDIWT2B)

The PDIWT2B register sets the wait time after modulation B fall waveform output to be
 basic resolution> \times WT2B. Note that this register is valid when the PDAC wait time control register (PDIWTEN) is set to the WT2B wait time inserted state.



віт	Appreviation	After Reset	К	W	Description
15 to 0	WT2BT	H'0000	R	W	Modulation B Post-Fall Wait Time Bits
					Set these bits to the wait time after modulation B fall waveform output (1 or larger).
					Do not set these bits to all zeros when the PDIWTEN register WT2BE bit is "1" (wait time inserted). There are conditions on the values to which these bits may be set. See section 30.4.9, PDAC Write Signal Period Adjustment Register (PDIWRC) for details.



30.4.38 PDAC Modulation B Repeat Count Register (PDIREPB)

The PDIREPB register sets the number of times for modulation B waveform output in the control period.

PDAC Modulation B Repeat Count Register (PDIREPB)

<P4 address: location H'FFFF 3462>



<After Reset: H'00>

Bit	Abbreviation	After Reset	R	W	Description
7 to 5	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
4 to 0	REPB	00000	R	W	Modulation B Repeat Count Setting Bits
					Set these bits to the number of waveforms to be output in the modulation B control period (to a value in the range 0 to 31). Do not set the modulation A, B, and C repeat counts to all be zero.

30.4.39 PDAC Modulation C Rise Step Count Register (PDIRSC)

The PDIRSC sets the number of steps required for the modulation rise.

The number of referenced rise output time registers (PDIRTC) is determined by specifying the number of steps. The elapsed time for each step is determined by the PDAC modulation C rise output time registers 1 to 600 (PDIRTC1 to 600).

PDAC Modulation C Rise Step Count Register (PDIRSC)

<P4 address: location H'FFFF 3470>




Bit	Abbreviation	After Reset	R	W	Description
15 to 10	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
9 to 0	RSC	H'001	R	W	Modulation C Rise Step Count Bits
					These bits set the number of steps for the rise period in modulation C.
					This field must be set to a value in the range 1 to 600.
					Values other than the above are illegal. (Operation is not guaranteed if an illegal value is set.)
					The following is an example of RSC usage.
					 If RSC is set to 5, PDIRTC1 to PDIRTC5 will be valid during the modulation C rise waveform period.

30.4.40 PDAC Modulation C Fall Step Count Register (PDIFSC)

The PDIFSC sets the number of steps required for the modulation fall.

The number of referenced fall output time registers (PDIFTC) is determined by specifying the number of steps. The elapsed time for each step is determined by the PDAC modulation C fall output time registers 1 to 600 (PDIFTC1 to 600).




<After Reset: H'0001>

Bit	Abbreviation	After Reset	R	W	Description
15 to 10	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
9 to 0	FSC	H'001	R	W	Modulation C Fall Step Count Bits
					These bits set the number of steps for the fall period in modulation C.
					This field must be set to a value in the range 1 to 600.
					Values other than the above are illegal. (Operation is not guaranteed if an illegal value is set.)
					The following is an example of FSC usage.
					 If FSC is set to 5, PDIFTC1 to PDIFTC5 will be valid during the modulation C fall waveform period.

30.4.41 PDAC Modulation C Rise Initial Value Register (PDIRIC)

The PDIRIC register sets the value that will be the output origin during waveform output.

The value set here is output at modulation C rise and after that, the modulation C rise delta value (PDIRDC) will be added from time to time.




Bit	Abbreviation	After Reset	R	W	Description
15 to 10	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
9 to 0	RIC	H'000	R	W	Modulation C Rise Initial Value Bits
					These bits set the initial value at rise for modulation C (0 or larger).



30.4.42 PDAC Modulation C Fall Initial Value Register (PDIFIC)

The PDIFIC register sets the value that will be the output origin during waveform output.

The value set here is output at modulation C fall and after that, the modulation C fall delta value (PDIFDC) will be subtracted from time to time.



<After Reset: H'0000>


Bit	Abbreviation	After Reset	R	W	Description
15 to 10	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
9 to 0	FIC	H'000	R	W	Modulation C Fall Initial Value Bits
					These bits set the initial value at fall for modulation C (0 or larger).

30.4.43 PDAC Modulation C Rise Delta Value Register (PDIRDC)

The PDIRDC register sets the change value (amount added) for each time transition during waveform output.

During modulation C rising waveform output, the value set here is added to the output value after the time (the basic resolution \times PDIRTCn) set with the PDAC modulation C rise output time register 1 to 600 (PDIRTC1 to 600) has elapsed.

Since a normal addition operation is used even if the total of the added values (PDIRIC + the result of adding PDIRDC up to this point) overflows, applications must be designed so that the maximum value is not exceeded.



<After Reset: H'0001>

Abbreviation	After Reset	R	W	Description
_	All 0	0	0	Reserved Bits
				These bits are always read as "0". The write value should always be "0".
RDC	H'001	R	W	Modulation C Rise Delta Value Bits
				Sets the change value (amount added) for the rise time in modulation C (1 or larger).
	_	— All 0	— All 0 0	— All 0 0 0




R01UH0286EJ0110

30.4.44 PDAC Modulation C Fall Delta Value Register (PDIFDC)

The PDIFDC register sets the change value (amount subtracted) for each time transition during waveform output.

During modulation C falling waveform output, the value set here is subtracted from the output value after the time (the basic resolution \times PDIFTCn) set with the PDAC modulation C fall output time register 1 to 600 (PDIFTC1 to 600) has elapsed.

Since a normal subtraction operation is used even if the total of the summed values (PDIFIC + the result of subtracting PDIFDC up to this point) underflows, applications must be designed so that the minimum value is not exceeded.




<After Reset: H'0001>

Bit	Abbreviation	After Reset	R	W	Description
15 to 10	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
9 to 0	FDC	H'001	R	W	Modulation C Fall Delta Value Bits
					Sets the change value (amount subtracted) for the fall time in modulation C (1 or larger).

30.4.45 PDAC Modulation C Output Start Wait Time Register (PDIWT0C)

The PDIWT0C register sets the wait time after start until the modulation C waveform output starts to be
 basic resolution> × WT0C. Note that this register is valid when the PDAC wait time control register (PDIWTEN) is set to the WT0C wait time inserted state.




Bit	Abbreviation	After Reset	R	W	Description
15 to 0	WT0CT	H'0000	R	W	Modulation C Output Start Wait Time Bits
					Set these bits to the wait time after start until the modulation C waveform output (1 or larger).
					Do not set these bits to all zeros when the PDIWTEN register WT0CE bit is "1" (wait time inserted). There are conditions on the values to which these bits may be set. See section 30.4.9, PDAC Write Signal Period Adjustment Register (PDIWRC) for details.



30.4.46 PDAC Modulation C Post-Rise Wait Time Register (PDIWT1C)

The PDIWT1C register sets the wait time after modulation C rise waveform output to be <basic resolution> × WT1C. Note that this register is valid when the PDAC wait time control register (PDIWTEN) is set to the WT1C wait time inserted state.



<After Reset: H'0000>

Bit	Abbreviation	After Reset	R	W	Description
15 to 0	WT1CT	H'0000	R	W	Modulation C Post-Rise Wait Time Bits
					Set these bits to the wait time after modulation C rise waveform output and before the fall waveform output (1 or larger).
					Do not set these bits to all zeros when the PDIWTEN register WT1CE bit is "1" (wait time inserted). There are conditions on the values to which these bits may be set. See section 30.4.9, PDAC Write Signal Period Adjustment Register (PDIWRC) for details.

30.4.47 PDAC Modulation C Post-Fall Wait Time Register (PDIWT2C)

The PDIWT2C register sets the wait time after modulation C fall waveform output to be
be
basic resolution> × WT2C. Note that this register is valid when the PDAC wait time control register (PDIWTEN) is set to the WT2C wait time inserted state.

PDAC Modulation C Post-Fall Wait Time Register (PDIWT2C) <P4 address: location H'FFFF 3480>

Bit: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

WT2CT

After Reset: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Bit	Abbreviation	After Reset	R	W	Description
15 to 0	WT2CT	H'0000	R	W	Modulation C Post-Fall Wait Time Bits
					Set these bits to the wait time after modulation C fall waveform output (1 or larger).
					Do not set these bits to all zeros when the PDIWTEN register WT2CE bit is "1" (wait time inserted). There are conditions on the values to which these bits may be set. See section 30.4.9, PDAC Write Signal Period Adjustment Register (PDIWRC) for details.




30.4.48 PDAC Modulation C Repeat Count Register (PDIREPC)

The PDIREPC register sets the number of times for modulation C waveform output in the control period.

PDAC Modulation C Repeat Count Register (PDIREPC)

<P4 address: location H'FFFF 3482>



<After Reset: H'00>

Bit	Abbreviation	After Reset	R	W	Description
7 to 5	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
4 to 0	REPC	00000	R	W	Modulation C Repeat Count Setting Bits
					Set these bits to the number of waveforms to be output in the modulation C control period (to a value in the range 0 to 31). Do not set the modulation A, B, and C repeat counts to all be zero.

30.4.49 PDAC Modulation A Rise Output Time Registers 1 to 120 (PDIRTA1 to 120)

The PDIRTA1 to 120 registers set the transition times for the rise time during modulation A waveform output (up to a maximum of 120 steps). The current output value is held for the times specified with these registers (
basic resolution> × PDIRTAn).


After that, the modulation A rise delta value (PDIRDA) is added, and after outputting that as the next output value, that output value is held for the time in the next output time register (example: if the current point is PDIRTA1, then the next one will be PDIRTA2).

The PDIRTA1 to 120 registers specify the hold times (transition times) from the rise first step until the 120th step. When these registers are read during operation, the read values are "0".

There are conditions on the values to which these bits may be set. See section 30.4.9, PDAC Write Signal Period Adjustment Register (PDIWRC) for details.

PDAC Modulation A Rise Output Time Registers 1 to 120 (PDIRTA1 to 120)


<P4 address: location H'FFFF 3800 to H'FFFF 3877>



After Reset: Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined

<After Reset: Undefined>

Bit	Abbreviation	After Reset	R	W	Description
7 to 0	RTAn	Undefined	R	W	Modulation A Rise Time Setting Bits
					Set these bits to the count value for holding the output to the D/A converter (1 to 255).
					Values other than the above are illegal. (Operation is not guaranteed if an illegal value is set.)
Legend:	n = 1 to 120				





30.4.50 PDAC Modulation A Fall Output Time Registers 1 to 120 (PDIFTA1 to 120)

The PDIFTA1 to 120 registers set the transition times for the fall time during modulation A waveform output (up to a maximum of 120 steps). The current output value is held for the times specified with these registers (
basic resolution> × PDIFTAn).

After that, the modulation A fall delta value (PDIFDA) is added, and after outputting that as the next output value, that output value is held for the time in the next output time register (example: if the current point is PDIFTA1, then the next one will be PDIFTA2).

The PDIFTA1 to 120 registers specify the hold times (transition times) from the fall first step until the 120th step. When these registers are read during operation, the read values are "0".

There are conditions on the values to which these bits may be set. See section 30.4.9, PDAC Write Signal Period Adjustment Register (PDIWRC) for details.

PDAC Modulation A Fall Output Time Registers 1 to 120 (PDIFTA1 to 120)

<P4 address: location H'FFFF 3880 to H'FFFF 38F7>

Bit:	7	6	5	4	3	2	1	0
[FT	An			

After Reset: Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined

<After Reset: Undefined>

Bit	Abbreviation	After Reset	R	W	Description
7 to 0	FTAn	Undefined	R	W	Modulation A Fall Time Setting Bits
					Set these bits to the count value for holding the output to the D/A converter (1 to 255).
					Values other than the above are illegal. (Operation is not guaranteed if an illegal value is set.)
Lancati	. 41-400				

30.4.51 PDAC Modulation B Rise Output Time Registers 1 to 200 (PDIRTB1 to 200)

The PDIRTB1 to 200 registers set the transition times for the rise time during modulation B waveform output (up to a maximum of 200 steps). The current output value is held for the times specified with these registers (
basic resolution> × PDIRTBn).

After that, the modulation B rise delta value (PDIRDB) is added, and after outputting that as the next output value, that output value is held for the time in the next output time register (example: if the current point is PDIRTB1, then the next one will be PDIRTB2).

The PDIRTB1 to 200 registers specify the hold times (transition times) from the rise first step until the 200th step. When these registers are read during operation, the read values are "0".

There are conditions on the values to which these bits may be set. See section 30.4.9, PDAC Write Signal Period Adjustment Register (PDIWRC) for details.

PDAC Modulation B Rise Output Time Registers 1 to 200 (PDIRTB1 to 200)

<P4 address: location H'FFFF 3900 to H'FFFF 39C7>

Bit: 7 6 5 4 3 2 1 0 RTBn

After Reset: Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined

<After Reset: Undefined>

Bit	Abbreviation	After Reset	R	W	Description
7 to 0	RTBn	Undefined	R	W	Modulation B Rise Time Setting Bits
					Set these bits to the count value for holding the output to the D/A converter (1 to 255).
					Values other than the above are illegal. (Operation is not guaranteed if an illegal value is set.)

30.4.52 PDAC Modulation B Fall Output Time Registers 1 to 200 (PDIFTB1 to 200)

The PDIFTB1 to 200 registers set the transition times for the fall time during modulation B waveform output (up to a maximum of 200 steps). The current output value is held for the times specified with these registers (
basic resolution> × PDIFTBn).

After that, the modulation B fall delta value (PDIFDB) is added, and after outputting that as the next output value, that output value is held for the time in the next output time register (example: if the current point is PDIFTB1, then the next one will be PDIFTB2).

The PDIFTB1 to 200 registers specify the hold times (transition times) from the fall first step until the 200th step. When these registers are read during operation, the read values are "0".

There are conditions on the values to which these bits may be set. See section 30.4.9, PDAC Write Signal Period Adjustment Register (PDIWRC) for details.

PDAC Modulation B Fall Output Time Registers 1 to 200 (PDIFTB1 to 200)

<P4 address: location H'FFFF 3A00 to H'FFFF 3AC7>

Bit: 7 6 5 4 3 2 1 0

After Reset: Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined

<After Reset: Undefined>

Bit	Abbreviation	After Reset	R	W	Description
7 to 0	FTBn	Undefined	R	W	Modulation B Fall Time Setting Bits
					Set these bits to the count value for holding the output to the D/A converter (1 to 255).
					Values other than the above are illegal. (Operation is not guaranteed if an illegal value is set.)

30.4.53 PDAC Modulation C Rise Output Time Registers 1 to 600 (PDIRTC1 to 600)

The PDIRTC1 to 600 registers set the transition times for the rise time during modulation C waveform output (up to a maximum of 600 steps). The current output value is held for the times specified with these registers (
basic resolution> × PDIRTCn).

After that, the modulation C rise delta value (PDIRDC) is added, and after outputting that as the next output value, that output value is held for the time in the next output time register (example: if the current point is PDIRTC1, then the next one will be PDIRTC2).

The PDIRTC1 to 600 registers specify the hold times (transition times) from the rise first step until the 600th step. When these registers are read during operation, the read values are "0".

There are conditions on the values to which these bits may be set. See section 30.4.9, PDAC Write Signal Period Adjustment Register (PDIWRC) for details.

PDAC Modulation C Rise Output Time Registers 1 to 600 (PDIRTC1 to 600)

<P4 address: location H'FFFF 3B00 to H'FFFF 3D57>

Bit: 7 6 5 4 3 2 1 0

RTCn

After Reset: Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined

<After Reset: Undefined>

Bit	Abbreviation	After Reset	R	W	Description
7 to 0	RTCn	Undefined	R	W	Modulation C Rise Time Setting Bits
					Set these bits to the count value for holding the output to the D/A converter (1 to 255).
					Values other than the above are illegal. (Operation is not guaranteed if an illegal value is set.)

30.4.54 PDAC Modulation C Fall Output Time Registers 1 to 600 (PDIFTC1 to 600)

The PDIFTC1 to 600 registers set the transition times for the fall time during modulation C waveform output (up to a maximum of 600 steps). The current output value is held for the times specified with these registers (<basic resolution> × PDIFTCn).

After that, the modulation C fall delta value (PDIFDC) is added, and after outputting that as the next output value, that output value is held for the time in the next output time register (example: if the current point is PDIFTC1, then the next one will be PDIFTC2).

The PDIFTC1 to 600 registers specify the hold times (transition times) from the fall first step until the 600th step. When these registers are read during operation, the read values are "0".

There are conditions on the values to which these bits may be set. See section 30.4.9, PDAC Write Signal Period Adjustment Register (PDIWRC) for details.

PDAC Modulation C Fall Output Time Registers 1 to 600 (PDIFTC1 to 600)

<P4 address: location H'FFFF 3D80 to H'FFFF 3FD7>

Bit: 7 6 5 4 3 2 1 0

After Reset: Undefined Undefined Undefined Undefined Undefined Undefined Undefined Undefined

<After Reset: Undefined>

Bit	Abbreviation	After Reset	R	W	Description
7 to 0	FTCn	Undefined	R	W	Modulation C Fall Time Setting Bits
					Set these bits to the count value for holding the output to the D/A converter (1 to 255).
					Values other than the above are illegal. (Operation is not guaranteed if an illegal value is set.)

30.5 **Operation**

30.5.1 Overview

The PDAC module is started by a start event from the timer TOU2_7, the timer TOU3_7, a channel 4 in the timer G, and a channel 5 in the timer G, and output, as a time series, data provided to a D/A converter to generate the waveforms for modulation A, modulation B, and modulation C in the control period.

A period with a fixed wait time can be set for the period from activation/start to the start of modulation A, the period from the end of modulation A to the start of modulation B, and the period from the end of modulation B to the start of modulation C.

Since an interrupt is generated after the last modulation output, the parameters can be changed at that time. The parameters must not be modified before that point (operation is not guaranteed in that case).

Since start events that occur during waveform output are ignored (not accepted), adequate care must be observed with respect to the setting values.

Figure 30.3 presents an overview of PDAC module operation.




Figure 30.3 PDAC Operation Overview




Figure 30.4 presents an operational overview of the PDAC module control period.

Figure 30.4 PDAC Module Control Period Operation Overview

Figure 30.5 shows the relationship between the output waveform within the PDAC control period and the wait time setting registers.




Figure 30.5 Relationship between Output Waveform and Wait Time Setting Registers in the PDAC Control Period





Figure 30.6 shows the relationship between the PDAC start event and both operation enable the operation monitor (during normal operation).

Figure 30.6 Relationship between PDAC Start Events and both Operation Enable and Operation Monitor (Normal Operation)






Figure 30.7 Relationship between PDAC Start Events and both Operation Enable and Operation Monitor (Forced Stop Processing)

When "1" is written to the forced stop bit (STOP), the PDICPT register ENB bit and the PDISTATUS register DWOUT bit will become "0". Do not set the ENB bit and the STOP bit to "1" at the same time.

Figure 30.8 shows the various modulation status information within the PDAC control period.




Figure 30.8 Modulation Status Information Within the PDAC Control Period

30.5.2 Modulation A Output Processing

In modulation A, the sequence of operations (1) to (4) can be repeated up to 15 times.

- (1) Modulation A rise initial value output
- (2) Modulation A rise delta value output
- (3) Modulation A fall initial value output
- (4) Modulation A fall delta value output

Figure 30.9 shows an overview of modulation A waveform output operation.

See section 30.6, Timing Charts, for details on the set times.




Figure 30.9 Operational Overview of the Modulation A Waveform Output

30.5.3 Modulation B Output Processing

In modulation B, the sequence of operations (1) to (4) can be repeated up to 31 times.

- (1) Modulation B rise initial value output
- (2) Modulation B rise delta value output
- (3) Modulation B fall initial value output
- (4) Modulation B fall delta value output

Figure 30.10 shows an overview of modulation B waveform output operation.

See section 30.6, Timing Charts, for details on the set times.




Figure 30.10 Operational Overview of the Modulation B Waveform Output

30.5.4 Modulation C Output Processing

In modulation C, the sequence of operations (1) to (4) can be repeated up to 31 times.

- (1) Modulation C rise initial value output
- (2) Modulation C rise delta value output
- (3) Modulation C fall initial value output
- (4) Modulation C fall delta value output

Figure 30.11 shows an overview of modulation C waveform output operation.

See section 30.6, Timing Charts, for details on the set times.




Figure 30.11 Operational Overview of the Modulation C Waveform Output

R01UH0286EJ0110

30.5.5 Coordination with Other Modules

The PDAC module generates output events to coordinate other modules (DRI, ATU-IIIS, and PSEL) with each of the waveform outputs.

These events are generated immediately after operation starts, after each modulation (modulations A, B, and C), and for the rise and fall of the output waveform for each modulation, for a total of 10 sources plus a final modulation termination event, for a grand total of 11 sources.

It is possible to select whether these start sources are reported or not reported to other modules with the register corresponding to each signal (internal signal) (see the description of the output event selection register).

If a given modulation has no output (the repeat count for the corresponding modulation is 0), the output event following that waveform output will not be generated. However, if the waveform output for any of the modulations is used, the output event for final modulation completion will be generated.

When modulation output completes, the information (settings) for the next output waveform can be written by generating an interrupt. (Applications must not change the settings during waveform output.)

Figure 30.12 shows the timings of the output events and interrupt generation.




Figure 30.12 Output Event and Interrupt Generation Timing

30.5.6 PDAC Initialization Procedure

Figure 30.13 shows the initialization procedure used to start PDAC operation.




Figure 30.13 Initialization Procedure (When starting for the first time)

Figure 30.14 shows an example of the procedure for modifying the registers when the PDAC module is operating (with the PDICPT register ENB bit in the "1" state).




Figure 30.14 Example Procedure for Register Modification During PDAC Operation




Figure 30.15 shows an example of the recovery procedure following a forced stop.

Figure 30.15 Example of Forced Stop and the Following Recovery Procedure

30.6 Timing Charts

Figure 30.16 shows the relationship between the registers and the waveform output.




Figure 30.16 Modulation Waveform Output Timing (Example: Modulation A)

Rise operation

Based on the step count specified with the PDIRSA register (3 in this example), the PDIRTA1 to PDIRTA3 registers are processed as the rise time setting.

Prior to rise waveform output, the initial value set with the PDIRIA register is applied.

Fall operation

Based on the step count specified with the PDIFSA register (4 in this example), the PDIFTA1 to PDIFTA4 registers are processed as the fall time setting.

Prior to fall waveform output, the initial value set with the PDIFIA register is applied.

Figure 30.17 shows the timing with which the initial value and delta value are reflected when there are wait times (when the WT0AE to WT2AE bits are "1").




Figure 30.17 Initial Value and Delta Value Timing for Each Modulation (When wait times are used)

Figure 30.18 shows the timing with which the initial value and delta value are reflected when there are no wait times (when the WT1AE and WT2AE bits are "0").




Figure 30.18 Initial Value and Delta Value Timing for Each Modulation (When no wait times are used)

• When there are no wait times

While there are no particular problems when, after the output is set to the initial value, the output is held for set wait time and then the fall (or rise) starts, if there is no wait time, the initial value setting and addition (or subtraction) processing must be performed at the same time.

The processing performed is as follows. At the first waveform output, if the immediately preceding wait time setting is "0", the output is set to the combined value of the initial value and the added (or subtracted) value as the initial value.

30.7 Event Flag Wiring

The PDAC module outputs 8 event reporting signals, and of these, 4 are distributed to the ATU-IIIS module, 2 to PSEL, and 2 to DRI.

Four event signals are input to the PDAC and PSEL modules from the ATU-IIIS module.

Figure 30.19 shows the event flag wiring diagram.




Figure 30.19 Event Flag Wiring Diagram

30.8 Usage Notes

- To use the PDAC, set the PDAC bit in the module stop register 0 (MSTPCR0) to "0" to enable PDAC and PSEL operations, and then set the PDAC related register. Otherwise, the clocks are not supplied to the PDAC module and PDAC operation is disabled even though the PDAC related register is set.
- Certain registers (PDIRTn, PDIFTn (n = A, B, C)) have no initial value stored. These registers must be written to before being used. Operation is not guaranteed if this module is used without writing these registers.
- If a start event occurs during waveform output (the PDISTATUS register DWOUT bit is "1"), that start event will be ignored (the start event is not accepted).
- Access to the following registers is restricted during waveform output (the PDISTATUS register DWOUT bit is "1").

Except for the PDISTOP, PDICPT, and PDISTATUS registers, write accesses to all PDAC registers are illegal. However, only the PDICPT register ENB bit may be modified (but the CPT bit must be set to the same value it had the previous time).

Also note that both read and write accesses to the following registers are illegal.

Registers PDIRTA1 to PDIRTA120

Registers PDIFTA1 to PDIFTA120

Registers PDIRTB1 to PDIRTB200

Registers PDIFTB1 to PDIFTB200

Registers PDIRTC1 to PDIRTC600

Registers PDIFTC1 to PDIFTC600

Section 31 Parallel Selector (PSEL)

31.1 Overview

This MCU includes a parallel selector circuit (the PSEL module) that can periodically modify an external selector or similar circuit. The PSEL module is activated by a start event and then periodically outputs the specified number of selector data items (output data values that are specified with register settings). The output can also be stopped by a stop event.

Table 31.1 lists the overview of the PSEL module.

Table 31.1 PSEL Module Overview

Item	Description
Selection data output	Selection data can be output to a selector or other circuit external to this MCU.
	Sixteen arbitrary values can be set as the selection data. This output can be iterated a number of times specified separately. The initial value can also be set separately.
Clock output	This module can output two clock systems (PSLCLKA and PSLCLKB) that are generated by dividing the peripheral clock (Pck) with a prescaler. After the start event, output can be started after a delay. The output polarity can also be selected.
Event output	The module is started by a start event, and then output of selection data for the specified number of channels continues. Events from software, the ATU-IIIS module (timers G or TOU), and the PDAC module can be used as the start event.
	After the PSEL module is started, it can be stopped by a stop event. Events from the ATU-IIIS module (timers G or TOU), the DRI module, and the PDAC module can be used as the end event.
Clear signal output	After the start event, a delayed clear signal can be output. Also, the clear signal active period, the output method (single or continuous), and the output polarity can be set.
Other functions	The PSEL module operating state can be determined from the PSEL status register (PSLSTATUS).



Figure 31.1 shows the block diagram of the PSEL module.




Figure 31.1 Block Diagram of PSEL

31.2 Input/Output Pins

Table 31.2 lists the PSEL module input and output pins.

Pin switching is required for pins which are multiplexed with other functions. For details, see section 18, I/O Ports and Pin Function Unit.

Table 31.2 Pin Configuration

Pin Name	I/O	Function
PSLCLKA	Output	PSEL clock A output
PSLCLKB	Output	PSEL clock B output
PSLDATA3 to PSLDATA0	Output	PSEL select data output
PSLCLR	Output	PSEL clear pulse output

31.3 Register Descriptions

Table 31.3 lists the PSEL registers.

Table 31.3 Register Configuration

Register Name	Abbreviation	After Reset	P4 Address	Size	Page
PSEL event selection register	PSLCTRL	H'00	H'FFFF 3000	8, 16, 32	31-4
PSEL output clock divisor setting register	PSLPRE	H'FF	H'FFFF 3001	8, 16, 32	31-5
PSEL channel count selection register	PSLSEL	H'00	H'FFFF 3002	8, 16, 32	31-6
PSEL output polarity control register	PSLPOL	H'06	H'FFFF 3003	8, 16, 32	31-7
PSEL trigger register	PSLTRIG	H'00	H'FFFF 3004	8	31-8
PSEL status register	PSLSTATUS	H'00	H'FFFF 3006	8	31-8
PSEL clock A delay register	PSLDLYA	H'0001	H'FFFF 3008	16, 32	31-9
PSEL clock B delay register	PSLDLYB	H'0001	H'FFFF 300A	16, 32	31-9
PSEL clear delay period register	PSLCLRD	H'0001	H'FFFF 300C	16, 32	31-10
PSEL clear control register	PSLCLRC	H'0101	H'FFFF 300E	16, 32	31-11
PSEL data buffer 0/1 register	PSLDT0001	H'00	H'FFFF 3010	8	31-12
PSEL data buffer 2/3 register	PSLDT0203	H'00	H'FFFF 3011	8	31-12
PSEL data buffer 4/5 register	PSLDT0405	H'00	H'FFFF 3012	8	31-13
PSEL data buffer 6/7 register	PSLDT0607	H'00	H'FFFF 3013	8	31-13
PSEL data buffer 8/9 register	PSLDT0809	H'00	H'FFFF 3014	8	31-14
PSEL data buffer 10/11 register	PSLDT1011	H'00	H'FFFF 3015	8	31-14
PSEL data buffer 12/13 register	PSLDT1213	H'00	H'FFFF 3016	8	31-15
PSEL data buffer 14/15 register	PSLDT1415	H'00	H'FFFF 3017	8	31-15
PSEL data initial value register	PSLINIT	H'00	H'FFFF 3018	8	31-16

Note: • The P4 address applies when the P4 area of the virtual address space is used. When the upper three bits of the 32-bit P4 area address are cleared to "0", the result is an area 7 address. This address is used when accessing area 7 of the physical address space using the TLB.



31.3.1 PSEL Event Selection Register (PSLCTRL)

The PSLCTRL register selects the PSEL module operation enabled/disabled state and the start and end events.

Do not change the event conditions (the START bits and END bits) during PSEL module operation (although PSEL module operation may be stopped by writing to the ENB bit). Note that if a start event and end event arrive at the same time, the end event takes precedence.

PSEL Event Selection Register (PSLCTRL)

<P4 address: location H'FFFF 3000>

Bit:	7	6	5	4	3	2	1	0	
	ENB		START			EN	ND		
After Reset:	0	0	0	0	0	0	0	0	-

Bit	Abbreviation	After Reset	R	w	Description
7	ENB	0	R		Enable Bit
					0: Selects the operation disabled state (The PSEL module is initialized and start and end events are not accepted.)1: Selects the operation enabled state (Start and end events are
					accepted.)
					Note: • This setting takes effect after the next Pck cycle.
6 to 4	START	000	R	W	Start Event Selection Bits
					This field selects the source that generates start events.
					000: Software control (See the description of the PSLTRIG register.)
					001: ATU-IIIS timer TOU2_7 underflow
					010: ATU-IIIS timer TOU3_7 underflow
					011: ATU-IIIS timer G channel 4 compare match
					100: ATU-IIIS timer G channel 5 compare match
					101: PDAC event E
					110: PDAC event F
					Other than above: Setting prohibited
3 to 0	END	0000	R	W	End Event Selection Bits
					This field selects the source that generates end events.
					0000: No end event selected
					0001: ATU-IIIS timer TOU2_7 underflow
					0010: ATU-IIIS timer TOU3_7 underflow
					0011: ATU-IIIS timer G channel 4 compare match
					0100: ATU-IIIS timer G channel 5 compare match
					0101: PDAC event E
					0110: PDAC event F
					1000: The DRI channel 0 DRI data acquisition disabled condition
					(When the DCPEN bit in the DRI0DCAPCNT register falls)
					1001: The DRI channel 1 DRI data acquisition disabled condition
					(When the DCPEN bit in the DRI1DCAPCNT register falls)
					1010: The DRI channel 2 DRI data acquisition disabled condition
					(When the DCPEN bit in the DRI2DCAPCNT register falls)
					Other than above: Setting prohibited

31.3.2 PSEL Output Clock Divisor Setting Register (PSLPRE)


The PSLPRE register sets the divisor for the PSLCLKA and PSLCLKB output clocks.

PSEL Output Clock Divisor Setting Register (PSLPRE)

<P4 address: location H'FFFF 3001>

Bit:

After Reset:



<After Reset: H'FF>

Bit	Abbreviation	After Reset	R	W	Description
7 to 0	PRE	H'FF	R	W	Divisor Setting Bits
					This field sets the output clock divisor (1 to 255).
					The output clock frequency will be a peripheral clock (Pck) frequency/ (divisor \times 2). See table 31.4 for output examples for different setting values. The PRE bits must have a value in the range H'01 to H'FF. Operation is not guaranteed if the PRE field is set to "0".

Table 31.4 Output Frequency Setting Examples (When the peripheral clock frequency is 40 MHz)

PRE Field Setting	Output frequency	PRE Field Setting	Output frequency
1	20 MHz	19	1.05 MHz
2	10 MHz	20	1 MHz
3	6.67 MHz		į.
4	5 MHz	-	:
5	4 MHz	242	83 kHz
6	3.33 MHz	243	82 kHz
7	2.86 MHz	244	82 kHz
8	2.5 MHz	245	82 kHz
9	2.22 MHz	246	81 kHz
10	2 MHz	247	81 kHz
11	1.82 MHz	248	81 kHz
12	1.67 MHz	249	80 kHz
13	1.54 MHz	250	80 kHz
14	1.43 MHz	251	80 kHz
15	1.33 MHz	252	79 kHz
16	1.25 MHz	253	79 kHz
17	1.18 MHz	254	79 kHz
18	1.11 MHz	255	78 kHz

31.3.3 PSEL Channel Count Selection Register (PSLSEL)

The PSLSEL register sets the number of selection data output buffers. When the ENB bit in the PSLCTRL register is in the operation enabled state and a start event is accepted, the number of selection data items specified with the SELECT bits are output periodically (the output data values are set with the PSEL data buffer n registers).

PSEL Channel Count Selection Register (PSLSEL)

<P4 address: location H'FFFF 3002>



Bit	Abbreviation	After Reset	R	W	Description
7 to 4	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
3 to 0	SELECT	0000	R	W	Channel Count Specification Bits
					This field specifies the number of channels output (0 to 15).
					Table 31.5 presents an overview of the channel data output operation.

Table 31.5 Channel Data Output Operation

SELECT Field Setting	Output Data Buffer
0	0
1	0→1 (→0→1)
2	0→1→2 (→0→1)
3	$0\rightarrow1\rightarrow2\rightarrow3\;(\rightarrow0\rightarrow1)$
4	$0\rightarrow1\rightarrow2\rightarrow3\rightarrow4~(\rightarrow0\rightarrow1)$
5	$0\rightarrow1\rightarrow2\rightarrow3\rightarrow4\rightarrow5\ (\rightarrow0\rightarrow1)$
6	$0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 5 \rightarrow 6 \ (\rightarrow 0 \rightarrow 1 \dots)$
7	$0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 5 \rightarrow 6 \rightarrow 7 \ (\rightarrow 0 \rightarrow 1 \dots)$
8	$0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 5 \rightarrow 6 \rightarrow 7 \rightarrow 8 \ (\rightarrow 0 \rightarrow 1)$
9	$0 {\rightarrow} 1 {\rightarrow} 2 {\rightarrow} 3 {\rightarrow} 4 {\rightarrow} 5 {\rightarrow} 6 {\rightarrow} 7 {\rightarrow} 8 {\rightarrow} 9 \ ({\rightarrow} 0 {\rightarrow} 1)$
10	$0 {\rightarrow} 1 {\rightarrow} 2 {\rightarrow} 3 {\rightarrow} 4 {\rightarrow} 5 {\rightarrow} 6 {\rightarrow} 7 {\rightarrow} 8 {\rightarrow} 9 {\rightarrow} 10 \ ({\rightarrow} 0 {\rightarrow} 1)$
11	$0 {\rightarrow} 1 {\rightarrow} 2 {\rightarrow} 3 {\rightarrow} 4 {\rightarrow} 5 {\rightarrow} 6 {\rightarrow} 7 {\rightarrow} 8 {\rightarrow} 9 {\rightarrow} 10 {\rightarrow} 11 \ ({\rightarrow} 0 {\rightarrow} 1)$
12	$0 {\rightarrow} 1 {\rightarrow} 2 {\rightarrow} 3 {\rightarrow} 4 {\rightarrow} 5 {\rightarrow} 6 {\rightarrow} 7 {\rightarrow} 8 {\rightarrow} 9 {\rightarrow} 10 {\rightarrow} 11 {\rightarrow} 12 \; ({\rightarrow} 0 {\rightarrow} 1)$
13	$0 {\rightarrow} 1 {\rightarrow} 2 {\rightarrow} 3 {\rightarrow} 4 {\rightarrow} 5 {\rightarrow} 6 {\rightarrow} 7 {\rightarrow} 8 {\rightarrow} 9 {\rightarrow} 10 {\rightarrow} 11 {\rightarrow} 12 {\rightarrow} 13 \; ({\rightarrow} 0 {\rightarrow} 1)$
14	$0 {\rightarrow} 1 {\rightarrow} 2 {\rightarrow} 3 {\rightarrow} 4 {\rightarrow} 5 {\rightarrow} 6 {\rightarrow} 7 {\rightarrow} 8 {\rightarrow} 9 {\rightarrow} 10 {\rightarrow} 11 {\rightarrow} 12 {\rightarrow} 13 {\rightarrow} 14 \; ({\rightarrow} 0 {\rightarrow} 1)$
15	$0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 5 \rightarrow 6 \rightarrow 7 \rightarrow 8 \rightarrow 9 \rightarrow 10 \rightarrow 11 \rightarrow 12 \rightarrow 13 \rightarrow 14 \rightarrow 15 \ (\rightarrow 0 \rightarrow 1)$

31.3.4 PSEL Output Polarity Control Register (PSLPOL)

The PSLPOL register sets the polarity of the PSLCLKA, PSLCLKB, and PSLCLR output signals.

The PSLPOL register should be set in the PSEL operation disabled state (when the ENB bit in the PSLCTRL register is "0"). The setting of the PSLPOL register is reflected at the next Pck cycle after the cycle in which the register is set.

PSEL Output Polarity Control Register (PSLPOL)

7 6 5 4 3 2 1 0

- - - - CLKA CLKB CLR POL

After Reset:

0 0 0 0 0 0 1 1 0

<After Reset: H'06>

Bit	Abbreviation	After Reset	R	W	Description
7 to 3	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
2	CLKAPOL	1	R	W	PSLCLKA Output Polarity Bit
					0: Output with negative polarity
					1: Output with positive polarity
1	CLKBPOL	1	R	W	PSLCLKB Output Polarity Bit
					0: Output with negative polarity
					1: Output with positive polarity
0	CLRPOL	0	R	W	PSLCLR Signal Output Polarity Bit
					0: Output with negative polarity
					1: Output with positive polarity

The polarities of the clock and clear outputs can be controlled with the PSEL output polarity control register (PSLPOL). Positive polarity refers to the state in which the signal is "L" after a reset and "H" when enabled (active). Similarly, negative polarity refers to the state in which the signal is "H" after a reset and "L" when enabled (active).

Figure 31.2 shows the PSEL module output signal polarity.




Figure 31.2 PSEL Output Signal Polarity

31.3.5 PSEL Trigger Register (PSLTRIG)

The PSLTRIG register generates a start event when written by software. To perform a software start, select software control (START = "B'000") with the PSLCTRL register START bits. Writing "1" to the ST bit is illegal when any mode other than software control is set. Note that the ST bit always reads out as "0", regardless of the value written.

PSEL Trigger Register (PSLTRIG)

<P4 address: location H'FFFF 3004>



<After Reset: H'00>


Bit	Abbreviation	After Reset	R	W	Description
7 to 1	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
0	ST	0	0	W	Software Trigger Bit
					A start event is generated when "1" is written to this bit. Always set the PSLCTRL register ENB bit to "1" before writing "1" to this bit. Writing "0" to this bit is invalid.

31.3.6 PSEL Status Register (PSLSTATUS)

The PSLSTATUS register is used to determine whether or not the PSEL module is operating. The STATUS bit is set to "1" when the PSLCTRL register ENB bit is set to the operation enabled state and a start event is accepted. The STATUS bit will be "0" if the ENB bit is set to the operation disabled state or an end event has been accepted.

PSEL Status Register (PSLSTATUS)

<P4 address: location H'FFFF 3006>




Bit	Abbreviation	After Reset	R	W	Description
7 to 1	_	All 0	0	Ν	Reserved Bits
					These bits are always read as "0".
0	STATUS	0	R	Ν	Monitor Bit
					0: The PSEL module is stopped
					1: The PSEL module is operating (including the delay period until
					output starts)

31.3.7 PSEL Clock A Delay Register (PSLDLYA)

The PSLDLYA register sets the delay time from the start event until PSLCLKA output and channel data output start.

PSEL Clock A Delay Register (PSLDLYA)

<P4 address: location H'FFFF 3008>



<After Reset: H'0001>


Bit	Abbreviation	After Reset	R	W	Description
15 to 0	DLYA	H'0001	R	W	PSLCLKA Delay Time Setting Bits
					This field sets the delay time from the acceptance of a start event until PSLCLKA and the channel data are output. Do not set this field to "H'0000".
					The delay time is given by 1 Pck \times DLYA. Note that this time is not affected by the prescaler divisor setting.

31.3.8 PSEL Clock B Delay Register (PSLDLYB)

The PSLDLYB register sets the delay time from the start event until the start of PSLCLKB output.

PSEL Clock B Delay Register (PSLDLYB)

<P4 address: location H'FFFF 300A>



Bit	Abbreviation	After Reset	R	W	Description
15 to 0	DLYB	H'0001	R	W	PSLCLKB Delay Time Setting Bits
					This field sets the delay time from the acceptance of a start event until PSLCLKB is output. Do not set this field to "H'0000".
					The delay time is given by 1 Pck \times DLYB. Note that this time is not affected by the prescaler divisor setting.




31.3.9 PSEL Clear Delay Period Register (PSLCLRD)

The PSLCLRD register sets the delay time from the start event until the PSLCLR signal active period.

PSEL Clear Delay Period Register (PSLCLRD)

<P4 address: location H'FFFF 300C>



Bit	Abbreviation	After Reset	R	W	Description
15 to 0	CLRD	H'0001	R	W	PSLCLR Delay Time Setting Bits
					This field sets the delay time from the acceptance of a start event until the PSLCLR signal active period. Do not set this field to "H'0000".
					The delay time is given by 1 Pck \times CLRD. Note that this time is not affected by the prescaler divisor setting.

31.3.10 PSEL Clear Control Register (PSLCLRC)

After Reset:

The PSLCLRC register sets the PSLCLR signal active period, single or continuous control, and the period used in continuous mode. The PSLCLR signal single mode operation consists of issuing the specified PSLCLR signal (pulse waveform) exactly once after the start event is accepted and waiting a delay period. Continuous mode operation consists of accepting a start event, waiting a delay period, and then iterating the signal output until the module is set to the operation disabled state (setting the ENB bit in the PSLCTRL register to "0") or an end event arrives. For details, see section 31.4.2, Timing Charts.



0

Bit	Abbreviation	After Reset	R	W	Description
15	MODSEL	0	R	W	Single Mode/Continuous Mode Switching Bit
					0: The PSLCLR signal is output as a single event.
					1: The PSLCLR signal is output continuously with a certain period.
14	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
13 to 8	CYCLE	000001	R	W	Continuous Period Setting Bits
					This field specifies the generation period for PSLCLR signal continuous output.
					Set this field to a value in the range "1" to "63". Do not set this field to "0".
					When the MODSEL bit is "1", set this field to a value larger than the ACTIVE bits value. (Operation is not guaranteed for any relationship other than CYCLE > ACTIVE.) The CYCLE setting is ignored when the MODSEL bit is "0".
					The generation period is given by the formula CYCLE/clock A output frequency. Note that the output frequency is affected by the divisor set with the PSLPRE register.
7 to 5	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
4 to 0	ACTIVE	00001	R	W	PSLCLR Active Period Setting Bits
					This field specifies the PSLCLR signal active period after a start event has been accepted and the PSLCLR signal wait time has elapsed. Set this field to a value in the range "1" to "31".
					Operation is not guaranteed if this field is set to "0".
					The active period is given by the formula ACTIVE/clock A output frequency. Note that the output frequency is affected by the divisor set with the PSLPRE register.

31.3.11 PSEL Data Buffer 0/1 Register (PSLDT0001)

The PSLDT0001 register sets the output channel data values.

PSEL Data Buffer 0/1 Register (PSLDT0001)

<P4 address: location H'FFFF 3010>

Bit:	7	6	5	4	3	2	1	0	
		DAT	ГА0			DA	ГА1]
After Reset:	0	0	0	0	0	0	0	0	_

Bit	Abbreviation	After Reset	R	W	Description
7 to 4	DATA0	0000	R	W	Data Buffer 0
					This field specifies the output channel data.
					0000: 0
					0001: 1
					0010: 2
					:
					1101: 13
					1110: 14
					1111: 15
3 to 0	DATA1	0000	R	W	Data Buffer 1
					This field specifies the output channel data.
					0000: 0
					0001: 1
					0010: 2
					:
					1101: 13
					1110: 14
					1111: 15

31.3.12 PSEL Data Buffer 2/3 Register (PSLDT0203)

The PSLDT0203 register sets the output channel data values.

PSEL Data Buffer 2/3 Register (PSLDT0203)

<P4 address: location H'FFFF 3011>

Bit:

After Reset:

7	6	5	4	3	2	1	0
	DA	ГА2			DA	ГАЗ	
0	0	0	0	0	0	0	0

Bit	Abbreviation	After Reset	R	W	Description
7 to 4	DATA2	0000	R	W	Data Buffer 2
					This field specifies the output channel data.
					0000: 0
					0001: 1
					0010: 2
					:
					1101: 13
					1110: 14
					1111: 15
3 to 0	DATA3	0000	R	W	Data Buffer 3
					This field specifies the output channel data.
					0000: 0
					0001: 1
					0010: 2
					:
					1101: 13
					1110: 14
					1111: 15



Bit:

31.3.13 PSEL Data Buffer 4/5 Register (PSLDT0405)

The PSLDT0405 register sets the output channel data values.

PSEL Data Buffer 4/5 Register (PSLDT0405)

After Reset: 0 0 0 0 0 0 0 0

<After Reset: H'00>

<P4 address: location H'FFFF 3012>

Bit	Abbreviation	After Reset	R	W	Description
7 to 4	DATA4	0000	R	W	Data Buffer 4
					This field specifies the output channel data.
					0000: 0
					0001: 1
					0010: 2
					:
					1101: 13
					1110: 14
					1111: 15
3 to 0	DATA5	0000	R	W	Data Buffer 5
					This field specifies the output channel data.
					0000: 0
					0001: 1
					0010: 2
					:
					1101: 13
					1110: 14
					1111: 15

31.3.14 PSEL Data Buffer 6/7 Register (PSLDT0607)

The PSLDT0607 register sets the output channel data values.

PSEL Data Buffer 6/7 Register (PSLDT0607)

<P4 address: location H'FFFF 3013>

Bit:

After Reset:

7	6	5	4	3	2	1	0
	DA	ГА6			DA	ГА7	
0	0	0	0	0	0	0	0

Abbreviation	After Reset	R	W	Description
DATA6	0000	R	W	Data Buffer 6
				This field specifies the output channel data.
				0000: 0
				0001: 1
				0010: 2
				:
				1101: 13
				1110: 14
				1111: 15
DATA7	0000	R	W	Data Buffer 7
				This field specifies the output channel data.
				0000: 0
				0001: 1
				0010: 2
				:
				1101: 13
				1110: 14
				1111: 15
	DATA6	DATA6 0000	DATA6 0000 R	



31.3.15 PSEL Data Buffer 8/9 Register (PSLDT0809)

The PSLDT0809 register sets the output channel data values.

PSEL Data Buffer 8/9 Register (PSLDT0809)

Bit:	7	7 6 5		4	3	2	1	0		
		DATA8				DATA9				
After Reset:	0	0	0	0	0	0	0	0		

<After Reset: H'00>

<P4 address: location H'FFFF 3014>

Bit	Abbreviation	After Reset	R	W	Description
7 to 4	DATA8	0000	R	W	Data Buffer 8
					This field specifies the output channel data.
					0000: 0
					0001: 1
					0010: 2
					:
					1101: 13
					1110: 14
					1111: 15
3 to 0	DATA9	0000	R	W	Data Buffer 9
					This field specifies the output channel data.
					0000: 0
					0001: 1
					0010: 2
					:
					1101: 13
					1110: 14
					1111: 15

31.3.16 PSEL Data Buffer 10/11 Register (PSLDT1011)

The PSLDT1011 register sets the output channel data values.

PSEL Data Buffer 10/11 Register (PSLDT1011)

<P4 address: location H'FFFF 3015>

Bit:

After Reset:

7	6	5	4	3	2	1	0
	DAT	A10			DAT	A11	
0	0	0	0	0	0	0	0

Abbreviation	After Reset	R	W	Description
DATA10	0000	R	W	Data Buffer 10
				This field specifies the output channel data.
				0000: 0
				0001: 1
				0010: 2
				:
				1101: 13
				1110: 14
				1111: 15
DATA11	0000	R	W	Data Buffer 11
				This field specifies the output channel data.
				0000: 0
				0001: 1
				0010: 2
				:
				1101: 13
				1110: 14
				1111: 15
	DATA10	DATA10 0000	DATA10 0000 R	



31.3.17 PSEL Data Buffer 12/13 Register (PSLDT1213)

The PSLDT1213 register sets the output channel data values.

PSEL Data Buffer 12/13 Register (PSLDT1213)

<P4 address: location H'FFFF 3016>

Bit:	7	6	5	4	3	2	1	0	
		DATA12 DATA13							
After Reset:	0	0	0	0	0	0	0	0	_

Abbreviation	After Reset	R	W	Description
DATA12	0000	R	W	Data Buffer 12
				This field specifies the output channel data.
				0000: 0
				0001: 1
				0010: 2
				:
				1101: 13
				1110: 14
				1111: 15
DATA13	0000	R	W	Data Buffer 13
				This field specifies the output channel data.
				0000: 0
				0001: 1
				0010: 2
				:
				1101: 13
				1110: 14
				1111: 15
	DATA12	DATA12 0000	DATA12 0000 R	

31.3.18 PSEL Data Buffer 14/15 Register (PSLDT1415)

The PSLDT1415 register sets the output channel data values.

PSEL Data Buffer 14/15 Register (PSLDT1415)

<P4 address: location H'FFFF 3017>

Bit:

After Reset:

7	6	5	4	3	2	1	0	
	DAT	A14		DATA15				
0	0	0	0	0	0	0	0	

Bit	Abbreviation	After Reset	R	W	Description
7 to 4	DATA14	0000	R	W	Data Buffer 14
					This field specifies the output channel data.
					0000: 0
					0001: 1
					0010: 2
					:
					1101: 13
					1110: 14
					1111: 15
3 to 0	DATA15	0000	R	W	Data Buffer 15
					This field specifies the output channel data.
					0000: 0
					0001: 1
					0010: 2
					:
					1101: 13
					1110: 14
					1111: 15



31.3.19 PSEL Data Initial Value Register (PSLINIT)

The PSLINIT register sets the initial values of the selection data output in the state prior to the start of PSEL operation. This value is selected as the channel data during the period from the point the PSEL module is set to the operation enabled state until a start event is accepted. After PSEL start, the initial value set with the INIT bits is also output from the selection data output pins when the end event selected with the END bits in the PSLCTRL register occurs.

The value of the INIT bits will be reflected in the module output at the following timings.

- Write accesses to the PSLINIT register at times other than during the output operation period
- Start trigger acceptance
- End trigger acceptance
- When "0" (the operation disabled state) is written to the ENB bit in the PSLCTRL register during PSEL operation

PSEL Data Initial Value Register (PSLINIT)

<P4 address: location H'FFFF 3018>



Bit	Abbreviation	After Reset	R	W	Description
7 to 4	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
3 to 0	INIT	0000	R	W	Selection data initial value specification bits
					Set this field to the initial value of the selection data to be output (a value in the range 0 to 15).

31.4 Operation

31.4.1 Overview

PSEL module operation is started by a start event and the module continues to output the selected channel data during the period until the enable state is invalidated or an end event arrives. (For the channel data, the values set in data buffer registers 0 to 15 are output in sequence.)

For the PSLCLKA pin and the PSLDATA3 to PSLDATA0 pins, the PSLCLKA output from the start event and the delay time until channel data output start are controlled by the PSEL clock A delay register (PSLDLYA).

For the PSLCLKB pin, the delay time from the start event until PSLCLKB output start is controlled by the PSEL clock B delay register (PSLDLYB). For the PSLCLR pin, the delay time from the start event is controlled by the PSEL clear delay period register (PSLCLRD) and the active period, the single/continuous control, and the generation period in continuous mode are controlled by the PSEL clear control register (PSLCLRC).

If another start event arrives during operation, the channel data being output is reset and output is restarted from 0. (The clock divisor position is also initialized.) The clear signal being asserted is immediately negated, and then reasserted after the delay time set by the PSEL clear delay period register (PSLCLRD). Note that if a start event or the operation enabled setting of the ENB bit in the PSLCTRL register, and an end event arrive at the same time, the end event takes precedence. (The PSEL module does not operate).

Figure 31.3 shows an overview of PSEL module operation.




Figure 31.3 PSEL Operation Overview

31.4.2 Timing Charts

Figure 31.4 shows the PSEL module data output timing.




Figure 31.4 PSEL Data Output Timing

Figure 31.5 shows the PSLCLR signal output timing.




Figure 31.5 PSLCLR Signal Output Timing

31.5 Usage Notes

31.5.1 Module Stop Function Setting before Using the PSEL

To use the PSEL, set the PDAC bit in the module stop register 0 (MSTPCR0) to "0" to enable PDAC and PSEL operations, and then set the PSEL related register. Otherwise, the clocks are not supplied to the PSEL module and PSEL operation is disabled even though the PSEL related register is set.

31.5.2 Notes on Register Access During PSEL Module Operation

The following restrictions on register access apply during PSEL module operation (when the STATUS bit in the PSLSTATUS register is "1").

Except for the PSLCTRL, and PSLTRIG registers, write access to all PSEL module registers is illegal. However, only the ENB bit in the PSLCTRL register may be changed (the START bit and the END bit must be set to their previous values).





Section 32 FlexRay Module

32.1 Overview

The FlexRay module of the SH7450 Group, FlexRay protocol specification v2.1-compliant, consists 2 channels (for Channels A and B). Table 32.1 lists the specifications of the FlexRay module.

The SH7451 Group has no FlexRay module. Addresses H'FFBF F000 to H'FFBF FFFF of the FlexRay-related registers are reserved areas. The read value should be undefined. Do not write to these registers.

Table 32.1 FlexRay Module Specifications*1

Item	Specification						
Protocol	Compliant with FlexRay protocol specification v2.1						
Channels	2 channels (for channels A and B)						
Message RAM	8 Kbytes of Message RAM for storage of e.g. 128 message buffers with max. 48 byte data section or up to 30 message buffers with 254 byte data section						
Receive FIFO	Up to 128 message buffers configurable (sharing message RAM with receive buffer)						
Message filtering	Filtering for slot counter, cycle counter, and channel ID						
	Configurable in transmit/receive buffer						
NM data	Up to 12 bytes of NM vector supported						
transmission/reception	Interrupts generated by the change of NM vector						
Timers	Timer 0: Absolute timer						
	Timer 1: Relative timer						
	Stop watch timer: Capture of cycle counter and MT counter values						
	MT is supported for timer configuration						
Operating clock*2	Peripheral A clock (PAck)						
	Used for any units other than the protocol controllers						
	FlexRay clock (FRck)						
	Used for the protocol controllers						
Bit rate	Bit Rate = $\frac{1}{\text{Sample clock} \times 8}$						
	Sample clock divided by 1 to 2 of FRck according to bit settings of the BRP0 bit in the FRPRTC1 register						
Forced reset	FlexRay module is forcibly reset						

Notes: *1 FlexRay is a trademark of Daimler AG in Japan and other countries.



^{*2} Clock setting should be done in DEFAULT_CONFIG state.

Figure 32.1 shows a block diagram of the FlexRay module.

The CPU can access to message RAM via Input Buffer (IBF) or Output Buffer (OBF).




Figure 32.1 Block Diagram of FlexRay Module

Table 32.2 lists the FlexRay module pins.

Pin switching is required for pins which are multiplexed with other functions. For details, see section 18, I/O Ports and Pin Function Unit.

Table 32.2 Pin Configuration

Pin	Description
FRXA	Channel A receive data input pin
FTXA	Channel A transmit data output pin
FTXENA	Channel A transmit enable pin
	High: transmit disabled
	Low: transmit enabled
FRXB	Channel B receive data input pin
FTXB	Channel B transmit data output pin
FTXENB	Channel B transmit enable pin
	High: transmit disabled
	Low: transmit enabled



32.2 Register Descriptions

Table 32.2 lists the register configuration of the FlexRay module.

The SH7451 Group has no FlexRay module. Addresses H'FFBF F000 to H'FFBF FFFF of the FlexRay-related registers are reserved areas. The read value should be undefined. Do not write to these registers.

Table 32.2 Register Configration


Register Name	Abbreviation	After Reset	P4 Address	Size	Page
FlexRay Operation Control Register	FXROC	H'04	H'FFBF F004	8	32-12
FlexRay Timer Interrupt Request Status Register	FXRTISR	H'00	H'FFBF F00C	8	32-50
FlexRay Timer Interrupt Enable Register	FXRTIER	H'00	H'FFBF F00D	8	32-51
FlexRay Lock Register	FRLCK	H'00	H'FFBF F01F	8	32-15
FlexRay Error Interrupt Register	FREIR	H'0000 0000	H'FFBF F020	32	32-17
FlexRay Status Interrupt Register	FRSIR	H'0000 0000	H'FFBF F024	32	32-21
FlexRay Error Interrupt Line Select Register	FREILS	H'0000 0000	H'FFBF F028	32	32-24
FlexRay Status Interrupt Line Select Register	FRSILS	H'0303 FFFF	H'FFBF F02C	32	32-26
FlexRay Error Interrupt Enable Set Register	FREIES	H'0000 0000	H'FFBF F030	32	32-28
FlexRay Error Interrupt Enable Reset Register	FREIER	H'0000 0000	H'FFBF F034	32	32-32
FlexRay Status Interrupt Enable Set Register	FRSIES	H'0000 0000	H'FFBF F038	32	32-36
FlexRay Status Interrupt Enable Reset Register	FRSIER	H'0000 0000	H'FFBF F03C	32	32-40
FlexRay Interrupt Line Enable Register	FRILE	H'00	H'FFBF F043	8	32-44
FlexRay Timer0 Configuration Register	FRT0C	H'0000 0000	H'FFBF F044	32	32-45
FlexRay Timer 1 Configuration Register	FRT1C	H'0002 0000	H'FFBF F048	32	32-46
FlexRay Stop Watch Register 1	FRSTPW1	H'0000 0000	H'FFBF F04C	32	32-47
FlexRay Stop Watch Register 2	FRSTPW2	H'0000 0000	H'FFBF F050	32	32-49
FlexRay SUC Configuration Register 1	FRSUCC1	H'0C40 1080	H'FFBF F080	32	32-52
FlexRay SUC Configuration Register 2	FRSUCC2	H'0100 0504	H'FFBF F084	32	32-58
FlexRay SUC Configuration Register 3	FRSUCC3	H'11	H'FFBF F08B	8	32-59
FlexRay NEM Configuration Register	FRNEMC	H'00	H'FFBF F08F	8	32-60
FlexRay PRT Configuration Register 1	FRPRTC1	H'084C 0633	H'FFBF F090	32	32-61
FlexRay PRT Configuration Register 2	FRPRTC2	H'0F2D 0A0E	H'FFBF F094	32	32-63
FlexRay MHD Configuration Register	FRMHDC	H'0000 0000	H'FFBF F098	32	32-64
FlexRay GTU Configuration Register 1	FRGTUC1	H'0000 0280	H'FFBF F0A0	32	32-65
FlexRay GTU Configuration Register 2	FRGTUC2	H'0002 000A	H'FFBF F0A4	32	32-66
FlexRay GTU Configuration Register 3	FRGTUC3	H'0202 0000	H'FFBF F0A8	32	32-67
FlexRay GTU Configuration Register 4	FRGTUC4	H'0008 0007	H'FFBF F0AC	32	32-68
FlexRay GTU Configuration Register 5	FRGTUC5	H'0E00 0000	H'FFBF F0B0	32	32-69



FlexRay GTU Configuration Register 6 FRGTUC6 H'0002 0000 H'FFBF F0B4 32 32-70 FlexRay GTU Configuration Register 7 FRGTUC7 H'0002 0004 H'FFBF F0B8 32 32-71 FlexRay GTU Configuration Register 8 FRGTUC8 H'0000 0002 H'FFBF F0BC 32 32-72 FlexRay GTU Configuration Register 9 FRGTUC9 H'0000 0101 H'FFBF F0C0 32 32-73 FlexRay GTU Configuration Register 10 FRGTUC10 H'0002 0005 H'FFBF F0C4 32 32-74 FlexRay GTU Configuration Register 11 FRGTUC11 H'0000 0000 H'FFBF F0C8 32 32-75 FlexRay CC Status Vector Register FRCCSV Undefined H'FFBF F100 32 32-76 FlexRay CC Error Vector Register FRCCEV H'0000 H'FFBF F106 16 32-80 FlexRay Slot Counter Value Register FRSCV H'0000 0000 H'FFBF F110 32 32-81 FlexRay Macrotick and Cycle Counter FRMTCCV H'0000 0000 H'FFBF F114 32 32-82 FlexRay Rate Correction Value Register FRRCV H'0000 H'FFBF F11A 16 32-83 FlexRay Offset Correction Value FROCV H'0000 0000 H'FFBF F11C 32 32-83 FlexRay Sync Frame Status Register FRSFS H'0000 0000 H'FFBF F120 32 32-84
FlexRay GTU Configuration Register 8 FRGTUC8 H'0000 0002 H'FFBF F0BC 32 32-72 FlexRay GTU Configuration Register 9 FRGTUC9 H'0000 0101 H'FFBF F0C0 32 32-73 FlexRay GTU Configuration Register 10 FRGTUC10 H'0002 0005 H'FFBF F0C4 32 32-74 FlexRay GTU Configuration Register 11 FRGTUC11 H'0000 0000 H'FFBF F0C8 32 32-75 FlexRay CC Status Vector Register FRCCSV Undefined H'FFBF F100 32 32-76 FlexRay CC Error Vector Register FRCCEV H'0000 H'FFBF F100 16 32-80 FlexRay Slot Counter Value Register FRSCV H'0000 0000 H'FFBF F110 32 32-81 FlexRay Macrotick and Cycle Counter FRMTCCV H'0000 0000 H'FFBF F114 32 32-82 Value Register FlexRay Rate Correction Value Register FRRCV H'0000 H'FFBF F11A 16 32-83 FlexRay Offset Correction Value FROCV H'0000 0000 H'FFBF F11C 32 32-83 FlexRay Sync Frame Status Register FRSFS H'0000 0000 H'FFBF F120 32 32-84
FlexRay GTU Configuration Register 9 FRGTUC9 H'0000 0101 H'FFBF F0C0 32 32-73 FlexRay GTU Configuration Register 10 FRGTUC10 H'0002 0005 H'FFBF F0C4 32 32-74 FlexRay GTU Configuration Register 11 FRGTUC11 H'0000 0000 H'FFBF F0C8 32 32-75 FlexRay CC Status Vector Register FRCCSV Undefined H'FFBF F100 32 32-76 FlexRay CC Error Vector Register FRCCEV H'0000 H'FFBF F106 16 32-80 FlexRay Slot Counter Value Register FRSCV H'0000 0000 H'FFBF F110 32 32-81 FlexRay Macrotick and Cycle Counter FRMTCCV H'0000 0000 H'FFBF F114 32 32-82 Value Register FlexRay Rate Correction Value Register FRRCV H'0000 H'FFBF F11A 16 32-83 FlexRay Offset Correction Value FROCV H'0000 0000 H'FFBF F11C 32 32-83 FlexRay Sync Frame Status Register FRSFS H'0000 0000 H'FFBF F120 32 32-84
FlexRay GTU Configuration Register 10 FRGTUC10 H'0002 0005 H'FFBF F0C4 32 32-74 FlexRay GTU Configuration Register 11 FRGTUC11 H'0000 0000 H'FFBF F0C8 32 32-75 FlexRay CC Status Vector Register FRCCSV Undefined H'FFBF F100 32 32-76 FlexRay CC Error Vector Register FRCCEV H'0000 H'FFBF F106 16 32-80 FlexRay Slot Counter Value Register FRSCV H'0000 0000 H'FFBF F110 32 32-81 FlexRay Macrotick and Cycle Counter FRMTCCV H'0000 0000 H'FFBF F114 32 32-82 Value Register FlexRay Rate Correction Value Register FRCV H'0000 0000 H'FFBF F11A 16 32-83 FlexRay Offset Correction Value FROCV H'0000 0000 H'FFBF F11C 32 32-83 FlexRay Sync Frame Status Register FRSFS H'0000 0000 H'FFBF F120 32 32-84
FlexRay GTU Configuration Register 11 FRGTUC11 H'0000 0000 H'FFBF F0C8 32 32-75 FlexRay CC Status Vector Register FRCCSV Undefined H'FFBF F100 32 32-76 FlexRay CC Error Vector Register FRCCEV H'0000 H'FFBF F106 16 32-80 FlexRay Slot Counter Value Register FRSCV H'0000 0000 H'FFBF F110 32 32-81 FlexRay Macrotick and Cycle Counter FRMTCCV H'0000 0000 H'FFBF F114 32 32-82 Value Register FlexRay Rate Correction Value Register FRRCV H'0000 H'FFBF F11A 16 32-83 FlexRay Offset Correction Value FROCV H'0000 0000 H'FFBF F11C 32 32-83 FlexRay Sync Frame Status Register FRSFS H'0000 0000 H'FFBF F120 32 32-84
FlexRay CC Status Vector Register FRCCSV Undefined H'FFBF F100 32 32-76 FlexRay CC Error Vector Register FRCCEV H'0000 H'FFBF F106 16 32-80 FlexRay Slot Counter Value Register FRSCV H'0000 0000 H'FFBF F110 32 32-81 FlexRay Macrotick and Cycle Counter FRMTCCV H'0000 0000 H'FFBF F114 32 32-82 Value Register FlexRay Rate Correction Value Register FRRCV H'0000 H'FFBF F11A 16 32-83 FlexRay Offset Correction Value FROCV H'0000 0000 H'FFBF F11C 32 32-83 FlexRay Sync Frame Status Register FRSFS H'0000 0000 H'FFBF F120 32 32-84
FlexRay CC Error Vector Register FRCCEV H'0000 H'FFBF F106 16 32-80 FlexRay Slot Counter Value Register FRSCV H'0000 0000 H'FFBF F110 32 32-81 FlexRay Macrotick and Cycle Counter FRMTCCV H'0000 0000 H'FFBF F114 32 32-82 Value Register FlexRay Rate Correction Value Register FRRCV H'0000 H'FFBF F11A 16 32-83 FlexRay Offset Correction Value FROCV H'0000 0000 H'FFBF F11C 32 32-83 FlexRay Sync Frame Status Register FRSFS H'0000 0000 H'FFBF F120 32 32-84
FlexRay Slot Counter Value Register FRSCV H'0000 0000 H'FFBF F110 32 32-81 FlexRay Macrotick and Cycle Counter FRMTCCV H'0000 0000 H'FFBF F114 32 32-82 Value Register FlexRay Rate Correction Value Register FRRCV H'0000 H'FFBF F11A 16 32-83 FlexRay Offset Correction Value FROCV H'0000 0000 H'FFBF F11C 32 32-83 FlexRay Sync Frame Status Register FRSFS H'0000 0000 H'FFBF F120 32 32-84
FlexRay Macrotick and Cycle Counter FRMTCCV H'0000 0000 H'FFBF F114 32 32-82 Value Register FlexRay Rate Correction Value Register FRRCV H'0000 H'FFBF F11A 16 32-83 FlexRay Offset Correction Value FROCV H'0000 0000 H'FFBF F11C 32 32-83 FlexRay Sync Frame Status Register FRSFS H'0000 0000 H'FFBF F120 32 32-84
Value Register FlexRay Rate Correction Value Register FRRCV H'0000 H'FFBF F11A 16 32-83 FlexRay Offset Correction Value FROCV H'0000 0000 H'FFBF F11C 32 32-83 FlexRay Sync Frame Status Register FRSFS H'0000 0000 H'FFBF F120 32 32-84
FlexRay Offset Correction Value FROCV H'0000 0000 H'FFBF F11C 32 32-83 FlexRay Sync Frame Status Register FRSFS H'0000 0000 H'FFBF F120 32 32-84
FlexRay Sync Frame Status Register FRSFS H'0000 0000 H'FFBF F120 32 32-84
FlexRay Symbol Window and NIT FRSWNIT H'0000 H'FFBF F126 16 32-86 Status Register
FlexRay Aggregated Channel Status FRACS H'0000 H'FFBF F12A 16 32-88 Register
FlexRay Even Sync ID 1 Register FRESID1 H'0000 H'FFBF F132 16 32-90
FlexRay Even Sync ID 2 Register FRESID2 H'0000 H'FFBF F136 16 32-90
FlexRay Even Sync ID 3 Register FRESID3 H'0000 H'FFBF F13A 16 32-90
FlexRay Even Sync ID 4 Register FRESID4 H'0000 H'FFBF F13E 16 32-90
FlexRay Even Sync ID 5 Register FRESID5 H'0000 H'FFBF F142 16 32-90
FlexRay Even Sync ID 6 Register FRESID6 H'0000 H'FFBF F146 16 32-90
FlexRay Even Sync ID 7 Register FRESID7 H'0000 H'FFBF F14A 16 32-90
FlexRay Even Sync ID 8 Register FRESID8 H'0000 H'FFBF F14E 16 32-90
FlexRay Even Sync ID 9 Register FRESID9 H'0000 H'FFBF F152 16 32-90
FlexRay Even Sync ID 10 Register FRESID10 H'0000 H'FFBF F156 16 32-90
FlexRay Even Sync ID 11 Register FRESID11 H'0000 H'FFBF F15A 16 32-90
FlexRay Even Sync ID 12 Register FRESID12 H'0000 H'FFBF F15E 16 32-90
FlexRay Even Sync ID 13 Register FRESID13 H'0000 H'FFBF F162 16 32-90
FlexRay Even Sync ID 14 Register FRESID14 H'0000 H'FFBF F166 16 32-90
FlexRay Even Sync ID 15 Register FRESID15 H'0000 H'FFBF F16A 16 32-90
FlexRay Odd Sync ID 1 Register FROSID1 H'0000 H'FFBF F172 16 32-91
FlexRay Odd Sync ID 2 Register FROSID2 H'0000 H'FFBF F176 16 32-91
FlexRay Odd Sync ID 3 Register FROSID3 H'0000 H'FFBF F17A 16 32-91
FlexRay Odd Sync ID 4 Register FROSID4 H'0000 H'FFBF F17E 16 32-91
FlexRay Odd Sync ID 5 Register FROSID5 H'0000 H'FFBF F182 16 32-91
FlexRay Odd Sync ID 6 Register FROSID6 H'0000 H'FFBF F186 16 32-91
FlexRay Odd Sync ID 7 Register FROSID7 H'0000 H'FFBF F18A 16 32-91
FlexRay Odd Sync ID 8 Register FROSID8 H'0000 H'FFBF F18E 16 32-91
FlexRay Odd Sync ID 9 Register FROSID9 H'0000 H'FFBF F192 16 32-91
FlexRay Odd Sync ID 10 Register FROSID10 H'0000 H'FFBF F196 16 32-91



Register Name	Abbreviation	After Reset	P4 Address	Size	Page
FlexRay Odd Sync ID 11 Register	FROSID11	H'0000	H'FFBF F19A	16	32-91
FlexRay Odd Sync ID 12 Register	FROSID12	H'0000	H'FFBF F19E	16	32-91
FlexRay Odd Sync ID 13 Register	FROSID13	H'0000	H'FFBF F1A2	16	32-91
FlexRay Odd Sync ID 14 Register	FROSID14	H'0000	H'FFBF F1A6	16	32-91
FlexRay Odd Sync ID 15 Register	FROSID15	H'0000	H'FFBF F1AA	16	32-91
FlexRay Network Management Vector 1 Register	FRNMV1	H'0000 0000	H'FFBF F1B0	32	32-92
FlexRay Network Management Vector 2 Register	FRNMV2	H'0000 0000	H'FFBF F1B4	32	32-92
FlexRay Network Management Vector 3 Register	FRNMV3	H'0000 0000	H'FFBF F1B8	32	32-92
FlexRay Message RAM Configuration Register	FRMRC	H'0180 0000	H'FFBF F300	32	32-94
FlexRay FIFO Rejection Filter Register	FRFRF	H'0180 0000	H'FFBF F304	32	32-97
FlexRay FIFO Rejection Filter Mask Register	FRFRFM	H'0000	H'FFBF F30A	16	32-98
FlexRay FIFO Critical Level Register	FRFCL	H'80	H'FFBF F30F	8	32-99
FlexRay Message Handler Status Register	FRMHDS	H'0000 0080	H'FFBF F310	32	32-100
FlexRay Last Dynamic Transmit Slot Register	FRLDTS	H'0000 0000	H'FFBF F314	32	32-102
FlexRay FIFO Status Register	FRFSR	H'0000	H'FFBF F31A	16	32-103
FlexRay Message Handler Constraints Flags Register	FRMHDF	H'0000	H'FFBF F31E	16	32-104
FlexRay Transmission Request Register 1	FRTXRQ1	H'0000 0000	H'FFBF F320	32	32-106
FlexRay Transmission Request Register 2	FRTXRQ2	H'0000 0000	H'FFBF F324	32	32-107
FlexRay Transmission Request Register 3	FRTXRQ3	H'0000 0000	H'FFBF F328	32	32-108
FlexRay Transmission Request Register 4	FRTXRQ4	H'0000 0000	H'FFBF F32C	32	32-109
FlexRay New Data Register 1	FRNDAT1	H'0000 0000	H'FFBF F330	32	32-110
FlexRay New Data Register 2	FRNDAT2	H'0000 0000	H'FFBF F334	32	32-111
FlexRay New Data Register 3	FRNDAT3	H'0000 0000	H'FFBF F338	32	32-112
FlexRay New Data Register 4	FRNDAT4	H,0000 0000	H'FFBF F33C	32	32-113
FlexRay Message Buffer Status Changed Register 1	FRMBSC1	H'0000 0000	H'FFBF F340	32	32-114
FlexRay Message Buffer Status Changed Register 2	FRMBSC2	H'0000 0000	H'FFBF F344	32	32-115
FlexRay Message Buffer Status Changed Register 3	FRMBSC3	H'0000 0000	H'FFBF F348	32	32-116
FlexRay Message Buffer Status Changed Register 4	FRMBSC4	H'0000 0000	H'FFBF F34C	32	32-117
FlexRay Write Data Section 1 Register	FRWRDS1	H'0000 0000	H'FFBF F400	32	32-119
FlexRay Write Data Section 2 Register	FRWRDS2	H'0000 0000	H'FFBF F404	32	32-119
FlexRay Write Data Section 3 Register	FRWRDS3	H'0000 0000	H'FFBF F408	32	32-119






Register Name	Abbreviation	After Reset	P4 Address	Size	Page
FlexRay Write Data Section 4 Register	FRWRDS4	H'0000 0000	H'FFBF F40C	32	32-119
FlexRay Write Data Section 5 Register	FRWRDS5	H'0000 0000	H'FFBF F410	32	32-119
FlexRay Write Data Section 6 Register	FRWRDS6	H'0000 0000	H'FFBF F414	32	32-119
FlexRay Write Data Section 7 Register	FRWRDS7	H'0000 0000	H'FFBF F418	32	32-119
FlexRay Write Data Section 8 Register	FRWRDS8	H'0000 0000	H'FFBF F41C	32	32-119
FlexRay Write Data Section 9 Register	FRWRDS9	H'0000 0000	H'FFBF F420	32	32-119
FlexRay Write Data Section 10 Register	FRWRDS10	H'0000 0000	H'FFBF F424	32	32-119
FlexRay Write Data Section 11 Register	FRWRDS11	H'0000 0000	H'FFBF F428	32	32-119
FlexRay Write Data Section 12 Register	FRWRDS12	H'0000 0000	H'FFBF F42C	32	32-119
FlexRay Write Data Section 13 Register	FRWRDS13	H'0000 0000	H'FFBF F430	32	32-119
FlexRay Write Data Section 14 Register	FRWRDS14	H'0000 0000	H'FFBF F434	32	32-119
FlexRay Write Data Section 15 Register	FRWRDS15	H'0000 0000	H'FFBF F438	32	32-119
FlexRay Write Data Section 16 Register	FRWRDS16	H'0000 0000	H'FFBF F43C	32	32-119
FlexRay Write Data Section 17 Register	FRWRDS17	H'0000 0000	H'FFBF F440	32	32-119
FlexRay Write Data Section 18 Register	FRWRDS18	H'0000 0000	H'FFBF F444	32	32-119
FlexRay Write Data Section 19 Register	FRWRDS19	H'0000 0000	H'FFBF F448	32	32-119
FlexRay Write Data Section 20 Register	FRWRDS20	H'0000 0000	H'FFBF F44C	32	32-119
FlexRay Write Data Section 21 Register	FRWRDS21	H'0000 0000	H'FFBF F450	32	32-119
FlexRay Write Data Section 22 Register	FRWRDS22	H'0000 0000	H'FFBF F454	32	32-119
FlexRay Write Data Section 23 Register	FRWRDS23	H'0000 0000	H'FFBF F458	32	32-119
FlexRay Write Data Section 24 Register	FRWRDS24	H'0000 0000	H'FFBF F45C	32	32-119
FlexRay Write Data Section 25 Register	FRWRDS25	H'0000 0000	H'FFBF F460	32	32-119
FlexRay Write Data Section 26 Register	FRWRDS26	H'0000 0000	H'FFBF F464	32	32-119
FlexRay Write Data Section 27 Register	FRWRDS27	H'0000 0000	H'FFBF F468	32	32-119
FlexRay Write Data Section 28 Register	FRWRDS28	H'0000 0000	H'FFBF F46C	32	32-119
FlexRay Write Data Section 29 Register	FRWRDS29	H'0000 0000	H'FFBF F470	32	32-119
FlexRay Write Data Section 30 Register	FRWRDS30	H'0000 0000	H'FFBF F474	32	32-119
FlexRay Write Data Section 31 Register	FRWRDS31	H'0000 0000	H'FFBF F478	32	32-119
FlexRay Write Data Section 32 Register	FRWRDS32	H'0000 0000	H'FFBF F47C	32	32-119
FlexRay Write Data Section 33 Register	FRWRDS33	H'0000 0000	H'FFBF F480	32	32-119
FlexRay Write Data Section 34 Register	FRWRDS34	H'0000 0000	H'FFBF F484	32	32-119
FlexRay Write Data Section 35 Register	FRWRDS35	H'0000 0000	H'FFBF F488	32	32-119
FlexRay Write Data Section 36 Register	FRWRDS36	H'0000 0000	H'FFBF F48C	32	32-119
FlexRay Write Data Section 37 Register	FRWRDS37	H'0000 0000	H'FFBF F490	32	32-119
FlexRay Write Data Section 38 Register	FRWRDS38	H'0000 0000	H'FFBF F494	32	32-119
FlexRay Write Data Section 39 Register	FRWRDS39	H'0000 0000	H'FFBF F498	32	32-119
FlexRay Write Data Section 40 Register	FRWRDS40	H'0000 0000	H'FFBF F49C	32	32-119
FlexRay Write Data Section 41 Register	FRWRDS41	H'0000 0000	H'FFBF F4A0	32	32-119
FlexRay Write Data Section 42 Register	FRWRDS42	H'0000 0000	H'FFBF F4A4	32	32-119
FlexRay Write Data Section 43 Register	FRWRDS43	H'0000 0000	H'FFBF F4A8	32	32-119
FlexRay Write Data Section 44 Register	FRWRDS44	H'0000 0000	H'FFBF F4AC	32	32-119
FlexRay Write Data Section 45 Register	FRWRDS45	H'0000 0000	H'FFBF F4B0	32	32-119



Register Name	Abbreviation	After Reset	P4 Address	Size	Page
FlexRay Write Data Section 46 Register	FRWRDS46	H'0000 0000	H'FFBF F4B4	32	32-119
FlexRay Write Data Section 47 Register	FRWRDS47	H'0000 0000	H'FFBF F4B8	32	32-119
FlexRay Write Data Section 48 Register	FRWRDS48	H'0000 0000	H'FFBF F4BC	32	32-119
FlexRay Write Data Section 49 Register	FRWRDS49	H'0000 0000	H'FFBF F4C0	32	32-119
FlexRay Write Data Section 50 Register	FRWRDS50	H'0000 0000	H'FFBF F4C4	32	32-119
FlexRay Write Data Section 51 Register	FRWRDS51	H'0000 0000	H'FFBF F4C8	32	32-119
FlexRay Write Data Section 52 Register	FRWRDS52	H'0000 0000	H'FFBF F4CC	32	32-119
FlexRay Write Data Section 53 Register	FRWRDS53	H'0000 0000	H'FFBF F4D0	32	32-119
FlexRay Write Data Section 54 Register	FRWRDS54	H'0000 0000	H'FFBF F4D4	32	32-119
FlexRay Write Data Section 55 Register	FRWRDS55	H'0000 0000	H'FFBF F4D8	32	32-119
FlexRay Write Data Section 56 Register	FRWRDS56	H'0000 0000	H'FFBF F4DC	32	32-119
FlexRay Write Data Section 57 Register	FRWRDS57	H'0000 0000	H'FFBF F4E0	32	32-119
FlexRay Write Data Section 58 Register	FRWRDS58	H'0000 0000	H'FFBF F4E4	32	32-119
FlexRay Write Data Section 59 Register	FRWRDS59	H'0000 0000	H'FFBF F4E8	32	32-119
FlexRay Write Data Section 60 Register	FRWRDS60	H'0000 0000	H'FFBF F4EC	32	32-119
FlexRay Write Data Section 61 Register	FRWRDS61	H'0000 0000	H'FFBF F4F0	32	32-119
FlexRay Write Data Section 62 Register	FRWRDS62	H'0000 0000	H'FFBF F4F4	32	32-119
FlexRay Write Data Section 63 Register	FRWRDS63	H'0000 0000	H'FFBF F4F8	32	32-119
FlexRay Write Data Section 64 Register	FRWRDS64	H'0000 0000	H'FFBF F4FC	32	32-119
FlexRay Write Header Section Register 1	FRWRHS1	H'0000 0000	H'FFBF F500	32	32-120
FlexRay Write Header Section Register 2	FRWRHS2	H'0000 0000	H'FFBF F504	32	32-122
FlexRay Write Header Section Register 3	FRWRHS3	H'0000	H'FFBF F50A	16	32-123
FlexRay Input Buffer Command Mask Register	FRIBCM	H'0000 0000	H'FFBF F510	32	32-124
FlexRay Input Buffer Command Request Register	FRIBCR	H'0000 0000	H'FFBF F514	32	32-125
FlexRay Read Data Section Register 1	FRRDDS1	H'0000 0000	H'FFBF F600	32	32-127
FlexRay Read Data Section Register 2	FRRDDS2	H'0000 0000	H'FFBF F604	32	32-127
FlexRay Read Data Section Register 3	FRRDDS3	H'0000 0000	H'FFBF F608	32	32-127
FlexRay Read Data Section Register 4	FRRDDS4	H'0000 0000	H'FFBF F60C	32	32-127
FlexRay Read Data Section Register 5	FRRDDS5	H'0000 0000	H'FFBF F610	32	32-127
FlexRay Read Data Section Register 6	FRRDDS6	H'0000 0000	H'FFBF F614	32	32-127
FlexRay Read Data Section Register 7	FRRDDS7	H'0000 0000	H'FFBF F618	32	32-127
FlexRay Read Data Section Register 8	FRRDDS8	H'0000 0000	H'FFBF F61C	32	32-127
FlexRay Read Data Section Register 9	FRRDDS9	H'0000 0000	H'FFBF F620	32	32-127
FlexRay Read Data Section Register 10	FRRDDS10	H'0000 0000	H'FFBF F624	32	32-127
FlexRay Read Data Section Register 11	FRRDDS11	H'0000 0000	H'FFBF F628	32	32-127
FlexRay Read Data Section Register 12	FRRDDS12	H'0000 0000	H'FFBF F62C	32	32-127
FlexRay Read Data Section Register 13		H'0000 0000	H'FFBF F630	32	32-127
FlexRay Read Data Section Register 14	FRRDDS14	H'0000 0000	H'FFBF F634	32	32-127





Register Name	Abbreviation	After Reset	P4 Address	Size	Page
FlexRay Read Data Section Register 15	FRRDDS15	H'0000 0000	H'FFBF F638	32	32-127
FlexRay Read Data Section Register 16	FRRDDS16	H'0000 0000	H'FFBF F63C	32	32-127
FlexRay Read Data Section Register 17	FRRDDS17	H'0000 0000	H'FFBF F640	32	32-127
FlexRay Read Data Section Register 18	FRRDDS18	H'0000 0000	H'FFBF F644	32	32-127
FlexRay Read Data Section Register 19	FRRDDS19	H'0000 0000	H'FFBF F648	32	32-127
FlexRay Read Data Section Register 20	FRRDDS20	H'0000 0000	H'FFBF F64C	32	32-127
FlexRay Read Data Section Register 21	FRRDDS21	H'0000 0000	H'FFBF F650	32	32-127
FlexRay Read Data Section Register 22	FRRDDS22	H'0000 0000	H'FFBF F654	32	32-127
FlexRay Read Data Section Register 23	FRRDDS23	H'0000 0000	H'FFBF F658	32	32-127
FlexRay Read Data Section Register 24	FRRDDS24	H'0000 0000	H'FFBF F65C	32	32-127
FlexRay Read Data Section Register 25	FRRDDS25	H'0000 0000	H'FFBF F660	32	32-127
FlexRay Read Data Section Register 26	FRRDDS26	H'0000 0000	H'FFBF F664	32	32-127
FlexRay Read Data Section Register 27	FRRDDS27	H'0000 0000	H'FFBF F668	32	32-127
FlexRay Read Data Section Register 28	FRRDDS28	H'0000 0000	H'FFBF F66C	32	32-127
FlexRay Read Data Section Register 29	FRRDDS29	H'0000 0000	H'FFBF F670	32	32-127
FlexRay Read Data Section Register 30	FRRDDS30	H'0000 0000	H'FFBF F674	32	32-127
FlexRay Read Data Section Register 31	FRRDDS31	H'0000 0000	H'FFBF F678	32	32-127
FlexRay Read Data Section Register 32	FRRDDS32	H'0000 0000	H'FFBF F67C	32	32-127
FlexRay Read Data Section Register 33	FRRDDS33	H'0000 0000	H'FFBF F680	32	32-127
FlexRay Read Data Section Register 34	FRRDDS34	H'0000 0000	H'FFBF F684	32	32-127
FlexRay Read Data Section Register 35	FRRDDS35	H'0000 0000	H'FFBF F688	32	32-127
FlexRay Read Data Section Register 36	FRRDDS36	H'0000 0000	H'FFBF F68C	32	32-127
FlexRay Read Data Section Register 37	FRRDDS37	H'0000 0000	H'FFBF F690	32	32-127
FlexRay Read Data Section Register 38	FRRDDS38	H'0000 0000	H'FFBF F694	32	32-127
FlexRay Read Data Section Register 39	FRRDDS39	H'0000 0000	H'FFBF F698	32	32-127
FlexRay Read Data Section Register 40	FRRDDS40	H'0000 0000	H'FFBF F69C	32	32-127
FlexRay Read Data Section Register 41	FRRDDS41	H'0000 0000	H'FFBF F6A0	32	32-127
FlexRay Read Data Section Register 42	FRRDDS42	H'0000 0000	H'FFBF F6A4	32	32-127
FlexRay Read Data Section Register 43	FRRDDS43	H'0000 0000	H'FFBF F6A8	32	32-127
FlexRay Read Data Section Register 44	FRRDDS44	H'0000 0000	H'FFBF F6AC	32	32-127
FlexRay Read Data Section Register 45	FRRDDS45	H'0000 0000	H'FFBF F6B0	32	32-127
FlexRay Read Data Section Register 46	FRRDDS46	H'0000 0000	H'FFBF F6B4	32	32-127
FlexRay Read Data Section Register 47	FRRDDS47	H'0000 0000	H'FFBF F6B8	32	32-127
FlexRay Read Data Section Register 48	FRRDDS48	H'0000 0000	H'FFBF F6BC	32	32-127
FlexRay Read Data Section Register 49	FRRDDS49	H'0000 0000	H'FFBF F6C0	32	32-127
FlexRay Read Data Section Register 50	FRRDDS50	H'0000 0000	H'FFBF F6C4	32	32-127
FlexRay Read Data Section Register 51	FRRDDS51	H'0000 0000	H'FFBF F6C8	32	32-127
FlexRay Read Data Section Register 52	FRRDDS52	H'0000 0000	H'FFBF F6CC	32	32-127
FlexRay Read Data Section Register 53	FRRDDS53	H'0000 0000	H'FFBF F6D0	32	32-127
FlexRay Read Data Section Register 54	FRRDDS54	H'0000 0000	H'FFBF F6D4	32	32-127
FlexRay Read Data Section Register 55	FRRDDS55	H'0000 0000	H'FFBF F6D8	32	32-127
FlexRay Read Data Section Register 56	FRRDDS56	H'0000 0000	H'FFBF F6DC	32	32-127



Register Name	Abbreviation	After Reset	P4 Address	Size	Page
FlexRay Read Data Section Register 57	FRRDDS57	H'0000 0000	H'FFBF F6E0	32	32-127
FlexRay Read Data Section Register 58	FRRDDS58	H'0000 0000	H'FFBF F6E4	32	32-127
FlexRay Read Data Section Register 59	FRRDDS59	H'0000 0000	H'FFBF F6E8	32	32-127
FlexRay Read Data Section Register 60	FRRDDS60	H'0000 0000	H'FFBF F6EC	32	32-127
FlexRay Read Data Section Register 61	FRRDDS61	H'0000 0000	H'FFBF F6F0	32	32-127
FlexRay Read Data Section Register 62	FRRDDS62	H'0000 0000	H'FFBF F6F4	32	32-127
FlexRay Read Data Section Register 63	FRRDDS63	H'0000 0000	H'FFBF F6F8	32	32-127
FlexRay Read Data Section Register 64	FRRDDS64	H'0000 0000	H'FFBF F6FC	32	32-127
FlexRay Read Header Section Register 1	FRRDHS1	H'0000 0000	H'FFBF F700	32	32-128
FlexRay Read Header Section Register 2	FRRDHS2	H'0000 0000	H'FFBF F704	32	32-129
FlexRay Read Header Section Register 3	FRRDHS3	H'0000 0000	H'FFBF F708	32	32-130
FlexRay Message Buffer Status Register	FRMBS	H'0000 0000	H'FFBF F70C	32	32-131
FlexRay Output Buffer Command Mask Register	FROBCM	H'0000 0000	H'FFBF F710	32	32-134
FlexRay Output Buffer Command Request Register	FROBCR	H'0000 0000	H'FFBF F714	32	32-135

Note: • The P4 address applies when the P4 area of the virtual address space is used. When the upper three bits of the 32-bit P4 area address are cleared to "0", the result is an area 7 address. This address is used when accessing area 7 of the physical address space using the TLB.

32.3 Terms and Abbreviations

Terms and abbreviations used in this chapter are listed in Table 32.4.


Table 32.4 Terms and Abbreviations

Term	Meaning
CAS	Collision Avoidance Symbol
CC	Communication Controller
CHI	Controller Host Interface
FSM	Finite State Machine
FTM	Fault Tolerant Midpoint
GTU	Global Time Unit Block
IBF	Input Buffer
MHD	Message Handler Block
MT	Macrotick
μТ	Microtick
MTS	Media Access Test Symbol
NCT	Network Communication Time
NEM	Network Management Block
NIT	Network Idle Time
NM	Network Management
OBF	Output Buffer
POC	Protocol Operation Control
PRT	Protocol Controller Block
SUC	System Universal Control Block
TBF	Transient Buffer
TDMA	Time Division Multiple Access
TT-D	Time Triggered Distributed Synchronization
WUP	Wakeup Pattern
WUS	Wakeup Symbol

32.4 Special Registers

32.4.1 FlexRay Operation Control Register (FXROC)

FlexRay Operation Control Register (FXROC)



<P4 address: location H'FFBF F004>

<After Reset: H'04>

Bit	Abbreviation	After Reset	R	W	Description
7	FOPC	0	R	W	FlexRay Operation Control Protection Bit
					This bits protects against unintended write access to the FOPEN bit in the FXROC register.
					0: Unprotected
					Write access to the FOPEN bit in the FXROC register is enabled.
					1: Protected
					Write access to the FOPEN bit in the FXROC register is disabled.
6 to 3	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".

Bit Abbreviation After Reset R W Description

2 FBSEN 1 R W FlexRay Byte Swap Enable Bit

This bit controls the byte order on reading and writing the FlexRay Network Management Vector register (FRNMVn), FlexRay Write Data Section (FRWRDSn) and FlexRay Read Data Section (FRRDDSn).

Reference in FRNMV, FRWRDSn and FRRDDSn section to this section.

0: Disabled

Byte alignment in FRNMVn, FRWRDSn and FRRDDSn is in little endian style.

In the RAM test mode, the byte alignment in the address range from H'FFBF F400 to H'FFBF FFFF is always in little endian style.

FRNVMn

	31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
NMV1	Data3	Data2	Data1	Data0
NMV2	Data7	Data6	Data5	Data4
NMV3	Data11	Data10	Data9	Data8

• FRWRDSn

FRWRDSn.MD[7:0]=DWn, byten-1 FRWRDSn.MD[15:8]=DWn, byten FRWDSn.MD[23:16]=DWn+1, byten+1 FRWDSn.MD[31:24]=DWn+1, byten+2

FRRDDSn

FRRDDSn.MD[7:0]=DWn, byten-1 FRRDDSn.MD[15:8]=DWn, byten FRRDDSn.MD[23:16]=DWn+1, byten+1 FRRDDSn.MD[31:24]=DWn+1, byten+2

1: Enabled

Byte alignment in FRNMVn, FRWRDSn and FRRDDSn is in big endian style.

FRNVMn

	31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
NMV1	Data0	Data1	Data2	Data3
NMV2	Data4	Data5	Data6	Data7
NMV3	Data8	Data9	Data10	Data11

FRWRDSn

FRWRDSn.MD[7:0]=DWn+1, byten+2 FRWRDSn.MD[15:8]=DWn+1, byten+1 FRWRDSn.MD[23:16]=DWn, byten FRWRDSn.MD[31:24]=DWn, byten-1

FRRDDSn

FRRDDSn.MD[7:0]=DWn, byten-1 FRRDDSn.MD[15:8]=DWn, byten FRRDDSn.MD[23:16]=DWn+1, byten+1 FRRDDSn.MD[31:24]=DWn+1, byten+2

Note: • In the case of FRNMVn, n is in the range 0 to 11.



Bit	Abbreviation	After Reset	R	w	Description
1	FRSTAT	0	R	_	FlexRay Reset Status Bit
					This bit indicates that the FlexRay module is in the reset state or operation state.
					0: The FlexRay module is in the reset state.
					In this state, it is not possible to access to registers mapped to the FlexRay address area (H'FFBF F010 to H'FFBF FFFF) and the FlexRay module gets reset. When the FOPEN bit in the FXROC register is set to 'Operation disabled', it takes up to 24 cycles of the peripheral A clock (PAck) until the FRSTAT bit goes to 'Reset state'.
					1: The FlexRay module is in the operating state
					In this state, it is possible to access to registers mapped to the FlexRay address area (H'FFBF F010 to H'FFBF FFFF). When the FOPEN bit in the FXROC register is set to 'Operation enabled' it takes up to 24 cycles of the peripheral A clock (PAck) until the FRSTAT bit goes to 'Operating state'.
0	FOPEN	0	R	W	FlexRay Enable Bit
					This bit controls the operation/ reset of the FlexRay module. Write access to this bit is only possible if the FOPC bit in the FXROC register was set to 'Unprotected' in a previous write access to this register bit. Any write access to this register bit is ignored as long as the FOPC bit in the FXROC register is set to 'Protected'.
					0: Operation disabled
					When the FOPEN bit is set to 'Operation disabled', the FlexRay module is forcibly moved to the reset state, whatever the state of the FlexRay module is.
					In 'Operation disabled' state, all registers mapped to the FlexRay address area (H'FFBF F010 to H'FFBF FFFF) are initialised.
					It takes up to the maximum of 24 cycles of the peripheral A clock (PAck) from a change of the setting (from 'Operation enabled' to 'Operation disabled') to actual transition of the FlexRay Module to Reset state. The FlexRay Reset Status Bit (FRSTAT) indicates whether the FlexRay Module is in Reset state or not.
					If the setting is changed from 'Operation enabled' to 'Operation disabled', it is prohibited to change it again to operation enabled, before the FRSTAT bit in the FRXROC register indicates 'Reset state'.
					In operation disabled state, do not access registers mapped to the FlexRay address area (H'FFBF F010 to H'FFBF FFFF).
					1: Operation enabled
					When the FOPEN bit is set to 'Operation enabled', the reset state of the FlexRay Module is released; access to registers mapped to the FlexRay address area (H'FFBF F010 to H'FFBF FFFF) becomes possible. In order to perform FlexRay communication, this bit must be set to 'Operation enabled'.
					It takes up to the maximum of 24 cycles of the peripheral A clock (PAck) from a change of the setting (from operation disabled to enabled) to actual release of the FlexRay Module's reset state.
					If the setting is changed from 'Operation disabled' to 'Operation enabled', it is prohibited to change it again to 'Operation disabled', before the FRSTAT bit in the FXROC register indicates 'Operating state'.



32.4.2 FlexRay Lock Register (FRLCK)

The FRLCK register unlocks the protection from an unexpected write access to the FRSUCC1 register by which the CC would transit to READY state from CONFIG state.

FlexRay Lock Register (FRLCK) <P4 address: location H'FFBF F01F> Bit: 6 5 4 3 0 CLK7 CLK6 CLK5 CLK4 CLK3 CLK2 CLK1 CLK0 After Reset: 0 0 0 0 0 0 0 0

<After Reset: H'00>

					<after h'00="" reset:=""></after>
Bit	Abbreviation	After Reset	R	W	Description
7 to 0	CLK7 to CLK0	All 0	0	W	Configuration Lock Key Bit
					To leave CONFIG state by writing bits CMD3 to CMD0 in the FRSUCC1 register (commands READY), the write operation has to be directly preceded by two write accesses to the Configuration Lock Key (unlock sequence). If the write sequence below is interrupted by other write accesses between the second write to the Configuration Lock Key and
					the write access to the FRSUCC1 register, the CC remains in CONFIG state and the sequence has to be repeated.
					First write: bits CLK7 to CLK0 in the FRLCK register = H'CE
					Second write: bits CLK7 to CLK0 in the FRLCK register = H'31
					Third write: bits CMD3 to CMD0 in the FRSUCC1
					Setting Value: "H'00" to "H'FF"

32.5 Interrupt Registers

Interrupt registers control interrupt requests from the FlexRay module.

These interrupt requests are generated by two sources: errors and status change. According to the setting of interrupt enable/disable registers and interrupt line select registers, they are merged into FlexRay_int0 or FlexRay_int1.




Figure 32.2 Block Diagram of FlexRay Interrupt Requests 0/1

In addition to the FlexRay_int0, FlexRay_int1 above, the FlexRay module contains FlexRay_tint0, FlexRay_tint1, which is a part of the FlexRay_int0, FlexRay_int1.

32.5.1 FlexRay Error Interrupt Register (FREIR)

The flags are set to "1" when the CC detects one of the listed error conditions. The flags remain set to "1" until the program sets them to "0". A flag is set to "0" by writing a "1" to the corresponding bit position. Writing a "0" has no effect on the flag.


FlexRay Error Interrupt Register (FREIR)

<P4 address: location H'FFBF F020>

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		_		_	_	TABB	LTVB	EDB	_		_	_	-	TABA	LTVA	EDA
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		_		_	MHF	IOBA	IIBA	EFA	RFO	PERR	CCL	CCF	SFO	SFBM	CNA	PEMC
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Abbreviation	After Reset	R	W	Description
32 to 27	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
26	TABB	0	R	W	Transmission Across Boundary Channel B Flag
					The flag signals to the CPU that a transmission across a slot boundary occurred for channel B.
					0: No transmission across slot boundary detected on channel B
					1: Transmission across slot boundary detected on channel B
25	LTVB	0	R	W	Latest Transmit Violation Channel B Flag
					The flag signals a latest transmit violation on channel B to the CPU.
					0: No latest transmit violation detected on channel B
					1: Latest transmit violation detected on channel B
24	EDB	0	R	W	Error Detected on Channel B Flag
					This flag signals an error detected on channel B. This bit is set to "1" whenever one of the flags in the FRACS register, SEDB, CEDB, CIB, or SBVB changes from "0" to "1".
					0: No error detected on channel B
					1: Error detected on channel B
23 to 19	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
18	TABA	0	R	W	Transmission Across Boundary Channel A Flag
					The flag signals to the CPU that a transmission across a slot boundary occurred for channel A.
					0: No transmission across slot boundary detected on channel A
					1: Transmission across slot boundary detected on channel A
17	LTVA	0	R	W	Latest Transmit Violation Channel A Flag
					The flag signals a latest transmit violation on channel A to the CPU.
					0: No latest transmit violation detected on channel A
					1: Latest transmit violation detected on channel A

Bit	Abbreviation	After Reset	R	W	Description
16	EDA	0	R	W	Error Detected on Channel A Flag
					This flag signals an error detected on channel A. This bit is set to "1" whenever one of the flags in the FRACS register, SEDA, CEDA, CIA, or SBVA changes from "0" to "1".
					0: No error detected on channel A
					1: Error detected on channel A
15 to 12	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
11	MHF	0	R	W	Message Handler Constraints Flag
					The flag is set to "1" whenever one of the flags in the FRMHDF register, SNUA, SNUB, FNFA, FNFB, TBFA, TBFB, or WAHP changes from "0" to "1".
					0: No Message Handler failure detected
					1: Message Handler failure detected
10	IOBA	0	R	W	Illegal Output buffer Access Flag
					This flag signals an illegal access to Output Buffer. This flag is set to "1" by the CC when the CPU requests the transfer of a message buffer from the Message RAM to the Output Buffer while the OBSYS bit in the FROBCR register is set to "1".
					0: No illegal CPU access to Output Buffer occurred
					1: Illegal CPU access to Output Buffer occurred
9	IIBA	0	R	W	Illegal Input Buffer Access Flag
					This flag is set to "1" by the CC when the CPU wants to modify a message buffer via Input Buffer and one of the following conditions applies:
					(1) The CC is not in CONFIG or DEFAULT_CONFIG state and the CPU writes to FRIBCR register to modify the
					Header section of message buffer 0, 1 if configured for transmission in key slot
					 Header section of static message buffers with buffer number < bits FDB7 to FDB0 in the FRMRC register while bits SEC1 to SEC0 in the FRMRC register = "01"
					 Header section of any static or dynamic message buffer while bits SEC1 to SEC0 in the FRMRC register = "10" or "11"
					Header and / or data section of any message buffer belonging to the receive FIFO
					(2) The CPU writes to any register of the Input Buffer while the IBSYH bit in the FRIBCR register is set to "1".
					0: No illegal CPU access to Input Buffer occurred
					1: Illegal CPU access to Input Buffer occurred
8	EFA	0	R	W	Empty FIFO Access Flag
					This flag is set to "1" by the CC when the CPU requests the transfer of a message from the receive FIFO via Output Buffer while the receive FIFO is empty.
					0: No CPU access to empty FIFO occurred
					1: CPU access to empty FIFO occurred



Bit	Abbreviation	After Reset	R	W	Description
7	RFO	0	R	W	Receive FIFO Overrun Flag
					The flag is set to "1" by the CC when a receive FIFO overrun is detected. When a receive FIFO overrun occurs, the oldest message is overwritten with the actual received message. The actual state of the FIFO is monitored in the FRFSR register.
					0: No receive FIFO overrun detected
					1: A receive FIFO overrun has been detected
6	PERR	0	R	W	Parity Error Flag
					The flag signals a parity error to the CPU. It is set to "1" whenever one of the flags in the FRMHDS register, PIBF, POBF, PMR, PTBF1, or PTBF2 changes from "0" to "1".
					0: No parity error detected
					1: Parity error detected
5	CCL	0	R	W	CHI Command Locked Flag
					The flag signals that the write access to the CHI command vector (bits CMD3 to CMD0 in the FRSUCC1 register) was not successful because the execution of the previous CHI command has not yet completed.
					In this case the CNA bit is also set to "1".
					0: CHI command accepted
					1: CHI command not accepted*5
4	CCF	0	R	W	Clock Correction Failure Flag
					This flag is set to "1" at the end of the cycle whenever one of the following errors occurred:
					Missing offset and / or rate correction
					Clock correction limit reached
					The clock correction status is monitored in registers FRCCEV and FRSFS.
					0: No clock correction error
					1: Clock correction failed* ⁴
3	SFO	0	R	W	Sync Frame Overflow Flag
					Set to "1" when either the number of sync frames received during the last communication cycle or the total number of different sync frame IDs received during the last double cycle exceeds the maximum number of sync frames as defined by bits SNM3 to SNM0 in the FRGTUC2 register.
					0: Number of received sync frames ≤ bits SNM3 to SNM0 in the FRGTUC2 register
					1: More sync frames received than configured by bits SNM3 to SNM0 in the FRGTUC2 register
2	SFBM	0	R	W	Sync Frames Below Minimum Flag
					This flag signals that the number of sync frames received during the last communication cycle was below the limit required by the FlexRay protocol. May be set to "1" during startup and therefore should be set to "0" by the program after the CC entered NORMAL_ACTIVE state.
					0: Sync node: 1 or more sync frames received Non-sync node: 2 or more sync frames received
					1: Less than the required minimum of sync frames received*3*4



Bit	Abbreviation	After Reset	R	W	Description
1	CNA	0	R	W	Command Not Accepted Flag
					The flag signals that the write access to the CHI command vector (bits CMD3 to CMD0 in the FRSUCC1 register) was not successful because the requested command was not valid in the actual POC state, or because the CHI command was locked (the CCL bit = 1). 0: CHI command accepted 1: CHI command not accepted* ²
0	PEMC	0	R	W	POC Error Mode Changed Flag
					This flag is set to "1" whenever the error mode signalled by bits ERRM1 to ERRM0 in the FRCCEV register has changed.
					0: Error mode has not changed
					1: Error mode has changed*1

Notes: *1 This flag is set to "1" whenever the error mode signalled by bits ERRM1 to ERRM0 in the FRCCEV register has changed.

- *2 The CCL bit is also set to "1" when the CHI command is executed during state transitions.
- *3 This flag signals that the number of sync frames received during the last communication cycle was below the limit required by the FlexRay protocol. Sync node: 1 or more sync frames received, non-sync node: 2 or more sync frames received
- *4 May be set to "1" during startup and therefore should be set to "0" by the program after the CC entered NORMAL_ACTIVE state.
- *5 The CNA flag is also set to "1" when this flag is set to "1".

32.5.2 FlexRay Status Interrupt Register (FRSIR)

The flags are set to "1" when the CC detects one of the listed events. The flags remain set to "1" until the program sets them to "0". A flag is set to "0" by writing a "1" to the corresponding bit position. Writing a "0" has no effect on the flag.

FlexRay Status Interrupt Register (FRSIR)

<P4 address: location H'FFBF F024>

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		_					MTSB	WUPB	_			_			MTSA	WUPA
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SDS	MBSI	SUCS	SWE	товс	TIBC	TI1	TI0	NMVC	RFCL	RFNE	RXI	TXI	CYCS	CAS	WST
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Abbreviation	After Reset	R	W	Description
31 to 26	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
25	MTSB	0	R	W	MTS Received on Channel B Flag (vSS!ValidMTSB)
					Media Access Test symbol received on channel B during the preceding symbol window. Updated by the CC for each channel at the end of the symbol window.
					0: No MTS received on channel B
					1: MTS received on channel B
24	WUPB	0	R	W	Wakeup Pattern Channel B Flag
					This flag is set to "1" by the CC when a wakeup pattern was received on channel B. Only set to "1" when the CC is in WAKEUP, READY, or STARTUP state.
					0: No wakeup pattern received on channel B
					1: Wakeup pattern received on channel B*1
23 to 18	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
17	MTSA	0	R	W	MTS Received on Channel A Flag (vSS!ValidMTSA)
					Media Access Test symbol received on channel A during the preceding symbol window. Updated by the CC for each channel at the end of the symbol window.
					0: No MTS received on channel A
					1: MTS received on channel A
16	WUPA	0	R	W	Wakeup Pattern Channel A Flag
					This flag is set to "1" by the CC when a wakeup pattern was received on channel A. Only set to "1" when the CC is in WAKEUP, READY, or STARTUP state.
					0: No wakeup pattern received on channel A
					1: Wakeup pattern received on channel A*1
15	SDS	0	R	W	Start of Dynamic Segment Flag
					0: Dynamic segment not yet started
					1: Dynamic segment started

Bit	Abbreviation	After Reset	R	W	Description
14	MBSI	0	R	W	Message Buffer Status Interrupt Flag
					This flag is set to "1" by the CC when the message buffer status (MBS) has changed and if the MBI bit of that message buffer is set to "1".
					0: No message buffer status change of message buffer with MBI = 1
					1: Message buffer status of at least one message buffer with MBI = 1 has changed
13	SUCS	0	R	W	Startup Completed Successfully Flag
					This flag is set to "1" whenever a startup completed successfully and the CC entered NORMAL_ACTIVE state.
					0: No startup completed successfully
					1: Startup completed successfully
12	SWE	0	R	W	Stop Watch Event Flag
					This flag is set to "1" after a stop watch activation when the actual cycle counter and macrotick value are stored in FRSTPW1 register.
					0: No Stop Watch Event
					1: Stop Watch Event occurred
11	TOBC	0	R	W	Transfer Output Buffer Completed Flag
					This flag is set to "1" whenever a transfer from Message RAM to the Output Buffer has completed and the OBSYS bit in the FROBCR register has been set to "0" by the Message Handler.
					0: No transfer completed
					1: Transfer between Message RAM and Output Buffer completed
10	TIBC	0	R	W	Transfer Input Buffer Completed Flag
					This flag is set to "1" whenever a transfer from Input Buffer to the Message RAM has completed and the IBSYS bit in the FRIBCR register has been set to "0" by the Message Handler.
					0: No transfer completed
					1: Transfer between Input Buffer and Message RAM completed
9	TI1	0	R	W	Timer Interrupt 1 Flag
					This flag is set to "1" whenever timer 1 matches the conditions configured in the FRT1C register. A Timer Interrupt 1 is also signalled on the FlexRay_tint1 line.
					0: No Timer Interrupt 1
					1: Timer Interrupt 1 occurred
8	TI0	0	R	W	Timer Interrupt 0 Flag
					This flag is set to "1" whenever timer 0 matches the conditions configured in the FRT0C register. A Timer Interrupt 0 is also signalled on the FlexRay_tint0 line.
					0: No Timer Interrupt 0
					1: Timer Interrupt 0 occurred
7	NMVC	0	R	W	Network Management Vector Changed Flag
					This interrupt flag signals a change in the Network Management Vector visible to the CPU.
					0: No change in the network management vector
					1: Network management vector changed



Bit	Abbreviation	After Reset	R	w	Description
6	RFCL	0	R	W	Receive FIFO Critical Level Flag
					This flag is set to "1" when the receive FIFO fill level (bits RFFL7 to RFFL0 in the FRFSR register) is equal or greater than the critical level as configured by bits CL7 to CL0 in the FRFCL register.
					0: Receive FIFO below critical level
					1: Receive FIFO critical level reached
5	RFNE	0	R	W	Receive FIFO Not Empty Flag
					This flag is set to "1" by the CC when a received valid frame was stored into the empty receive FIFO. The actual state of the receive FIFO is monitored in the FRFSR register.
					0: Receive FIFO is empty
					1: Receive FIFO is not empty
4	RXI	0	R	W	Transmit Interrupt Flag
					This flag is set to "1" by the CC whenever the set condition of a message buffers ND flag is fulfilled, and if the MBI bit of that message buffer is set to "1".
					0: No ND flag of a receive buffer with MBI = 1 has been set to "1"
					1: At least one ND flag of a receive buffer with MBI = '1' has been set to "1"
3	TXI	0	R	W	Transmit Interrupt Flag
					This flag is set to "1" by the CC at the end of frame transmission if the MBI bit in the respective message buffer is set to "1".
					0: No frame transmitted from a transmit buffer with MBI = 1
					1: At least one frame was transmitted from a transmit buffer with MBI = 1
2	CYCS	0	R	W	Cycle Start Interrupt Flag
					This flag is set to "1" by the CC when a communication cycle starts.
					0: No communication cycle started
					1: Communication cycle started
1	CAS	0	R	W	Collision Avoidance Symbol Flag
					This flag is set to "1" by the CC during STARTUP state when a CAS or a potential CAS was received.
					0: No bit pattern matching the CAS symbol received
					1: Bit pattern matching the CAS symbol received
0	WST	0	R	W	Wakeup Status Flag
					This flag is set to "1" when bits WSV2 to WSV0 in the FRCCSV register is changed.
					0: Wakeup status unchanged
					1: Wakeup status changed

Note: *1 Only set to "1" when the CC is in WAKEUP, READY, or STARTUP state.



32.5.3 FlexRay Error Interrupt Line Select Register (FREILS)

The Error Interrupt Line Select register assigns an interrupt generated by a specific error interrupt flag from the FREIR register to one of the two module interrupt lines: FlexRay_int1 and FlexRay_int0.

FlexRay Error Interrupt Line Select Register (FREILS)

<P4 address: location H'FFBF F028>

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				_	_	TABBL	LTVBL	EDBL	_	_		_		TABAL	LTVAL	EDAL
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				_	MHFL	IOBAL	IIBAL	EFAL	RFOL	PERRL	CCLL	CCFL	SFOL	SFBML	CNAL	PEMCL
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

31 to 27 —		All 0	0	_	
26 TAE			U	0	Reserved Bits
26 TAE					These bits are always read as "0". The write value should always be "0".
	BBL	0	R	W	Transmission Across Boundary Channel B Interrupt Line Bit
					0: Interrupt assigned to interrupt line FlexRay_int0
					1: Interrupt assigned to interrupt line FlexRay_int1
25 LTV	VBL	0	R	W	Latest Transmit Violation Channel B Interrupt Line Bit
					0: Interrupt assigned to interrupt line FlexRay_int0
					1: Interrupt assigned to interrupt line FlexRay_int1
24 EDI	BL	0	R	W	Error Detected on Channel B Interrupt Line Bit
					0: Interrupt assigned to interrupt line FlexRay_int0
					1: Interrupt assigned to interrupt line FlexRay_int1
23 to 19 —	,	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
18 TAE	BAL	0	R	W	Transmission Across Boundary Channel A Interrupt Line Bit
					0: Interrupt assigned to interrupt line FlexRay_int0
					1: Interrupt assigned to interrupt line FlexRay_int1
17 LTV	VAL	0	R	W	Latest Transmit Violation Channel A Interrupt Line Bit
					0: Interrupt assigned to interrupt line FlexRay_int0
					1: Interrupt assigned to interrupt line FlexRay_int1
16 ED/)AL	0	R	W	Error Detected on Channel A Interrupt Line Bit
					0: Interrupt assigned to interrupt line FlexRay_int0
					1: Interrupt assigned to interrupt line FlexRay_int1
15 to 12 —		All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
11 MH	HFL	0	R	W	Message Handler Constraints Flag Interrupt Line Bit
					0: Interrupt assigned to interrupt line FlexRay_int0
					1: Interrupt assigned to interrupt line FlexRay_int1
10 IOB	BAL	0	R	W	Illegal Output Buffer Access Interrupt Line Bit
					0: Interrupt assigned to interrupt line FlexRay_int0
					1: Interrupt assigned to interrupt line FlexRay_int1


Bit	Abbreviation	After Reset	R	W	Description
9	IIBAL	0	R	W	Illegal Input Buffer Access Interrupt Line Bit
					0: Interrupt assigned to interrupt line FlexRay_int0
					1: Interrupt assigned to interrupt line FlexRay_int1
8	EFAL	0	R	W	Empty FIFO Access Interrupt Line Bit
					0: Interrupt assigned to interrupt line FlexRay_int0
					1: Interrupt assigned to interrupt line FlexRay_int1
7	RFOL	0	R	W	Receive FIFO Overrun Interrupt Line Bit
					0: Interrupt assigned to interrupt line FlexRay_int0
					1: Interrupt assigned to interrupt line FlexRay_int1
6	PERRL	0	R	W	Parity Error Interrupt Line Bit
					0: Interrupt assigned to interrupt line FlexRay_int0
					1: Interrupt assigned to interrupt line FlexRay_int1
5	CCLL	0	R	W	CHI Command Locked Interrupt Line Bit
					0: Interrupt assigned to interrupt line FlexRay_int0
					1: Interrupt assigned to interrupt line FlexRay_int1
4	CCFL	0	R	W	Clock Correction Failure Interrupt Line Bit
					0: Interrupt assigned to interrupt line FlexRay_int0
					1: Interrupt assigned to interrupt line FlexRay_int1
3	SFOL	0	R	W	Sync Frame Overflow Interrupt Line Bit
					0: Interrupt assigned to interrupt line FlexRay_int0
					1: Interrupt assigned to interrupt line FlexRay_int1
2	SFBML	0	R	W	Sync Frames Below Minimum Interrupt Line Bit
					0: Interrupt assigned to interrupt line FlexRay_int0
					1: Interrupt assigned to interrupt line FlexRay_int1
1	CNAL	0	R	W	Command Not Accepted Interrupt Line Bit
					0: Interrupt assigned to interrupt line FlexRay_int0
					1: Interrupt assigned to interrupt line FlexRay_int1
0	PEMCL	0	R	W	POC Error Mode Changed PEMCL Interrupt Line Bit
					0: Interrupt assigned to interrupt line FlexRay_int0
					1: Interrupt assigned to interrupt line FlexRay_int1

32.5.4 FlexRay Status Interrupt Line Select Register (FRSILS)

The Status Interrupt Line Select register assigns an interrupt generated by a specific status interrupt flag from the FRSIR register to one of the two module interrupt lines: FlexRay_int1 and FlexRay_int0.

FlexRay Status Interrupt Line Select Register (FRSILS)

<P4 address: location H'FFBF F02C>



<After Reset: H'0303 FFFF>

31 to 26 — All 0 0 0 Reserved Bits These bits are always read as "0". The write value should all 25 MTSBL 1 R W Media Access Test Symbol Channel B Interrupt Line Bit 0: Interrupt assigned to interrupt line FlexRay_int0 1: Interrupt assigned to interrupt Line Bit 0: Interrupt assigned to interrupt Line Bit 0: Interrupt assigned to interrupt line FlexRay_int0 1: Interrupt assigned to interrupt line FlexRay_int1 23 to 18 — All 0 0 Reserved Bits These bits are always read as "0". The write value should all 17 MTSAL 1 R W Media Access Test Symbol Channel A Interrupt Line Bit 0: Interrupt assigned to interrupt line FlexRay_int0	ways be "0".
25 MTSBL 1 R W Media Access Test Symbol Channel B Interrupt Line Bit 0: Interrupt assigned to interrupt line FlexRay_int0 1: Interrupt assigned to interrupt line FlexRay_int1 24 WUPBL 1 R W Wakeup Pattern Channel B Interrupt Line Bit 0: Interrupt assigned to interrupt line FlexRay_int0 1: Interrupt assigned to interrupt line FlexRay_int1 23 to 18 — All 0 0 Reserved Bits These bits are always read as "0". The write value should all 17 MTSAL 1 R W Media Access Test Symbol Channel A Interrupt Line Bit	ways be "0".
0: Interrupt assigned to interrupt line FlexRay_int0 1: Interrupt assigned to interrupt line FlexRay_int1 24 WUPBL 1 R W Wakeup Pattern Channel B Interrupt Line Bit 0: Interrupt assigned to interrupt line FlexRay_int0 1: Interrupt assigned to interrupt line FlexRay_int1 23 to 18 — All 0 0 Reserved Bits These bits are always read as "0". The write value should all 17 MTSAL 1 R W Media Access Test Symbol Channel A Interrupt Line Bit	
1: Interrupt assigned to interrupt line FlexRay_int1 24 WUPBL 1 R W Wakeup Pattern Channel B Interrupt Line Bit 0: Interrupt assigned to interrupt line FlexRay_int0 1: Interrupt assigned to interrupt line FlexRay_int1 23 to 18 — All 0 0 Reserved Bits These bits are always read as "0". The write value should all 17 MTSAL 1 R W Media Access Test Symbol Channel A Interrupt Line Bit	
24 WUPBL 1 R W Wakeup Pattern Channel B Interrupt Line Bit 0: Interrupt assigned to interrupt line FlexRay_int0 1: Interrupt assigned to interrupt line FlexRay_int1 23 to 18 — All 0 0 Reserved Bits These bits are always read as "0". The write value should all 17 MTSAL 1 R W Media Access Test Symbol Channel A Interrupt Line Bit	
0: Interrupt assigned to interrupt line FlexRay_int0 1: Interrupt assigned to interrupt line FlexRay_int1 23 to 18 — All 0 0 Reserved Bits These bits are always read as "0". The write value should all 17 MTSAL 1 R W Media Access Test Symbol Channel A Interrupt Line Bit	
1: Interrupt assigned to interrupt line FlexRay_int1 23 to 18 — All 0 0 0 Reserved Bits These bits are always read as "0". The write value should all 17 MTSAL 1 R W Media Access Test Symbol Channel A Interrupt Line Bit	
23 to 18 — All 0 0 0 Reserved Bits These bits are always read as "0". The write value should all 17 MTSAL 1 R W Media Access Test Symbol Channel A Interrupt Line Bit	
These bits are always read as "0". The write value should al 17 MTSAL 1 R W Media Access Test Symbol Channel A Interrupt Line Bit	
17 MTSAL 1 R W Media Access Test Symbol Channel A Interrupt Line Bit	
,	ways be "0".
0: Interrupt assigned to interrupt line FlexRay_int0	
1: Interrupt assigned to interrupt line FlexRay_int1	
16 WUPAL 1 R W Wakeup Pattern Channel A Interrupt Line Bit	
0: Interrupt assigned to interrupt line FlexRay_int0	
1: Interrupt assigned to interrupt line FlexRay_int1	
15 SDSL 1 R W Start of Dynamic Segment Interrupt Line Bit	
0: Interrupt assigned to interrupt line FlexRay_int0	
1: Interrupt assigned to interrupt line FlexRay_int1	
14 MBSIL 1 R W Message Buffer Status Interrupt Line Bit	
0: Interrupt assigned to interrupt line FlexRay_int0	
1: Interrupt assigned to interrupt line FlexRay_int1	
13 SUCSL 1 R W Startup Completed Successfully Interrupt Line Bit	
0: Interrupt assigned to interrupt line FlexRay_int0	
1: Interrupt assigned to interrupt line FlexRay_int1	
12 SWEL 1 R W Stop Watch Event Interrupt Line Bit	
0: Interrupt assigned to interrupt line FlexRay_int0	
1: Interrupt assigned to interrupt line FlexRay_int1	
11 TOBCL 1 R W Transfer Output Buffer Completed Interrupt Line Bit	
0: Interrupt assigned to interrupt line FlexRay_int0	
1: Interrupt assigned to interrupt line FlexRay_int1	

Bit	Abbreviation	After Reset	R	W	Description
10	TIBCL	1	R	W	Transfer Input Buffer Completed Interrupt Line Bit
					0: Interrupt assigned to interrupt line FlexRay_int0
					1: Interrupt assigned to interrupt line FlexRay_int1
9	TI1L	1	R	W	Timer Interrupt 1 Line Bit
					0: Interrupt assigned to interrupt line FlexRay_int0
					1: Interrupt assigned to interrupt line FlexRay_int1
8	TIOL	1	R	W	Timer Interrupt 0 Line Bit
					0: Interrupt assigned to interrupt line FlexRay_int0
					1: Interrupt assigned to interrupt line FlexRay_int1
7	NMVCL	1	R	W	Network Management Vector Changed Interrupt Line Bit
					0: Interrupt assigned to interrupt line FlexRay_int0
					1: Interrupt assigned to interrupt line FlexRay_int1
6	RFCLL	1	R	W	Receive FIFO Critical Level Interrupt Line Bit
					0: Interrupt assigned to interrupt line FlexRay_int0
					1: Interrupt assigned to interrupt line FlexRay_int1
5	RFNEL	1	R	W	Receive FIFO Not Empty Interrupt Line Bit
					0: Interrupt assigned to interrupt line FlexRay_int0
					1: Interrupt assigned to interrupt line FlexRay_int1
4	RXIL	1	R	W	Receive Interrupt Line Bit
					0: Interrupt assigned to interrupt line FlexRay_int0
					1: Interrupt assigned to interrupt line FlexRay_int1
3	TXIL	1	R	W	Transmit Interrupt Line Bit
					0: Interrupt assigned to interrupt line FlexRay_int0
					1: Interrupt assigned to interrupt line FlexRay_int1
2	CYCSL	1	R	W	Cycle Start Interrupt Line Bit
					0: Interrupt assigned to interrupt line FlexRay_int0
					1: Interrupt assigned to interrupt line FlexRay_int1
1	CASL	1	R	W	Collision Avoidance Symbol Interrupt Line Bit
					0: Interrupt assigned to interrupt line FlexRay_int0
					1: Interrupt assigned to interrupt line FlexRay_int1
0	WSTL	1	R	W	Wakeup Status Interrupt Line Bit
					0: Interrupt assigned to interrupt line FlexRay_int0
					1: Interrupt assigned to interrupt line FlexRay_int1

32.5.5 FlexRay Error Interrupt Enable Set Register (FREIES)

The settings in the Error Interrupt Enable register determine which status changes in the Error Interrupt Register will result in an interrupt.

Writing a "1" sets the specific enable bit to "0" in the FREIER register, writing a "0" has no effect.

FlexRay Error Interrupt Enable Set Register (FREIES)

<P4 address: location H'FFBF F030>


Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					_	TABBE	LTVBE	EDBE	_	_	_		1	TABAE	LTVAE	EDAE
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_		_		MHFE	IOBAE	IIBAE	EFAE	RFOE	PERRE	CCLE	CCFE	SFOE	SFBME	CNAE	PEMCE
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Abbreviation	After Reset	R	W	Description
31 to 27	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
26	TABBE	0	R	W	Transmission Across Boundary Channel B Interrupt Enable Bit
					In reading
					0: Interrupt disabled
					1: Interrupt enabled
					In writing
					0: Ignored
					1: Interrupt enabled
25	LTVBE	0	R	W	Latest Transmit Violation Channel B Interrupt Enable Bit
					In reading
					0: Interrupt disabled
					1: Interrupt enabled
					In writing
					0: Ignored
					1: Interrupt enabled
24	EDBE	0	R	W	Error Detected on Channel B Interrupt Enable Bit
					In reading
					0: Interrupt disabled
					1: Interrupt enabled
					In writing
					0: Ignored
					1: Interrupt enabled
23 to 19	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".

18 TABAE 0 R W Transmission Across Boundary Channel A Interrupt Enable Bit • In reading 0: Interrupt disabled 1: Interrupt enabled 17 LTVAE 0 R W Last Transmit Violation Channel A Interrupt Enable Bit • In reading 0: Interrupt disabled 1: Interrupt enabled 16 EDAE 0 R W Error Detected on Channel A Interrupt Enable Bit • In reading 0: Interrupt enabled 16 EDAE 0 R W Error Detected on Channel A Interrupt Enable Bit • In reading 0: Interrupt disabled 1: Interrupt enabled 15 In reading 0: Interrupt disabled 1: Interrupt enabled 15 In reading 0: Interrupt disabled 1: Interrupt enabled 15 In reading 0: Interrupt disabled 1: Interrupt enabled 15 In reading 0: Interrupt disabled 1: Interrupt enabled 10 IOBAE 0 R W Mossage Handler Constraints Flag Interrupt Enable Bit 1 In reading 0: Interrupt disabled 1: Interrupt enabled 1 In reading 0: Interrupt disabled 1: Interrupt enabled 10 IOBAE 0 R W Mossage Cutput Buffer Access Interrupt Enable Bit 1 In reading 0: Interrupt disabled 1: Interrupt enabled 1: Interr	Bit	Abbreviation	After Reset	R	w	Description
0: Interrupt disabled 1: Interrupt enabled 1: Interrupt enabled 17 LTVAE 0 R W Last Transmit Violation Channel A Interrupt Enable Bit 18 Last Transmit Violation Channel A Interrupt Enable Bit 19 Linterrupt disabled 11: Interrupt enabled 11: Interrupt enabled 12: Interrupt enabled 13: Interrupt enabled 14: Interrupt enabled 15: Interrupt disabled 15: Interrupt disabled 16: Interrupt enabled 16: Interrupt enabled 17: Interrupt enabled 18: Interrupt enabled 19 Linterrupt enabled 19 Linterrupt enabled 10 LOBAE 0 R W Message Handler Constraints Flag Interrupt Enable Bit 10: Interrupt enabled 11: Interrupt enabled 12: Interrupt enabled 13: Interrupt enabled 14: Interrupt enabled 15: Interrupt enabled 15: Interrupt enabled 16: Interrupt enabled 17: Interrupt enabled 18: Interrupt enabled 19 Linterrupt enabled 10 Linterrupt enabled 10 Linterrupt enabled 11: Interrupt enabled 12: Interrupt enabled 13: Interrupt enabled 14: Interrupt enabled 15: Interrupt enabled 16: Interrupt enabled 17: Interrupt enabled 18: Interrupt enabled 19: Interrupt enabled 19: Interrupt enabled 19: Interrupt enabled 10: Interrupt enabled 10: Interrupt enabled 11: Interrupt enabled 12: Interrupt enabled 13: Interrupt enabled 14: Interrupt enabled 15: Interrupt enabled 16: Interrupt enabled 17: Interrupt enabled 18: Interrupt enabled 19: Interrupt enabled 10: Interrupt enabled 10: Interrupt enabled 10: Interrupt enabled	18	TABAE	0	R	W	Transmission Across Boundary Channel A Interrupt Enable Bit
1: Interrupt enabled • In writing 0: Ignored 1: Interrupt enabled 17 LTVAE 0 R W Last Transmit Violation Channel A Interrupt Enable Bit • In reading 0: Interrupt disabled 1: Interrupt enabled 1: Interrupt enabled 1: Interrupt enabled 1: Interrupt enabled 1: Interrupt disabled 1: Interrupt disabled 1: Interrupt disabled 1: Interrupt enabled 1						In reading
In writing O: Ignored 1: Interrupt enabled 17 LTVAE ORUMENTALE ORUMENTALE In reading O: Interrupt disabled I: Interrupt enabled II: Interrupt						0: Interrupt disabled
0: Ignored 17 LTVAE 0 R W Last Transmit Violation Channel A Interrupt Enable Bit • In reading 0: Interrupt disabled 1: Interrupt enabled 1: Interrupt enabled 1: Interrupt enabled 1: Interrupt enabled 16 EDAE 0 R W Error Detected on Channel A Interrupt Enable Bit • In reading 0: Ignored 1: Interrupt disabled 1: Interrupt enabled 15 to 12 — All 0 0 R R W Message Handler Constraints Flag Interrupt Enable Bit 1 In Reading 0: Interrupt disabled 1: Interrupt enabled 1: In						1: Interrupt enabled
1: Interrupt enabled 17 LTVAE 18 W Last Transmit Violation Channel A Interrupt Enable Bit 19 In reading 10: Interrupt disabled 1: Interrupt enabled 15 to 12 — All 0 0 0 Reserved Bits These bits are always read as "0". The write value should always be "0". 11 MHFE 10 R W Message Handler Constraints Flag Interrupt Enable Bit 1 In reading 1 Interrupt enabled						In writing
17 LTVAE 0 R W Last Transmit Violation Channel A Interrupt Enable Bit In reading O: Interrupt disabled 1: Interrupt enabled 16 EDAE 0 R W Error Detected on Channel A Interrupt Enable Bit In reading O: Interrupt disabled 1: Interrupt enabled In writing O: Interrupt disabled 1: Interrupt enabled In writing O: Ignored 1: Interrupt enabled 15 to 12 — All 0 O Reserved Bits These bits are always read as "0". The write value should always be "0". 11 MHFE 0 R W Message Handler Constraints Flag Interrupt Enable Bit In reading O: Interrupt disabled 1: Interrupt enabled In writing O: Ignored 1: Interrupt enabled 10 IOBAE 0 R W Illegal Output Buffer Access Interrupt Enable Bit In reading O: Interrupt disabled 1: Interrupt enabled 10 IN IOBAE 0 R W Illegal Output Buffer Access Interrupt Enable Bit In writing O: Ignored 9 IIBAE 0 R W Illegal Input Buffer Access Interrupt Enable Bit In reading O: Interrupt disabled 1: Interrupt enabled In writing O: Ignored 9 IIBAE 0 R W Illegal Input Buffer Access Interrupt Enable Bit In reading O: Interrupt disabled I: Interrupt enabled In writing O: Ignored Interrupt enabled In writing O: Interrupt Enable Bit Interrupt enabled In writing O: Interrupt enabled In writing O: Interrupt enabled In writing O: Ignored						-
In reading 0: Interrupt disabled 1: Interrupt enabled 1: Interrupt enabled 0: In writing 0: Ignored 1: Interrupt enabled 1: Interrupt e						·
0: Interrupt disabled 1: Interrupt enabled 1: Interrupt disabled 1: Interrupt disabled 1: Interrupt enabled	17	LTVAE	0	R	W	Last Transmit Violation Channel A Interrupt Enable Bit
1: Interrupt enabled In writing O: Ignored 1: Interrupt enabled 16 EDAE 0 R W Error Detected on Channel A Interrupt Enable Bit Interrupt disabled 1: Interrupt enabled 15 to 12 — All 0 0 R Reserved Bits These bits are always read as "0". The write value should always be "0". 11 MHFE 0 R W Message Handler Constraints Flag Interrupt Enable Bit In reading O: Interrupt disabled 1: Interrupt enabled						-
In writing C: Ignored 1: Interrupt enabled						
0: Ignored 1: Interrupt enabled 16 EDAE 0 R W Error Detected on Channel A Interrupt Enable Bit						·
1: Interrupt enabled 16 EDAE 0 R W Error Detected on Channel A Interrupt Enable Bit • In reading 0: Interrupt enabled 1: Interrupt enabled • In writing 0: Ignored 1: Interrupt enabled 15 to 12 — All 0 0 R Reserved Bits These bits are always read as "0". The write value should always be "0". 11 MHFE 0 R W Message Handler Constraints Flag Interrupt Enable Bit • In reading 0: Interrupt disabled 1: Interrupt enabled • In writing 0: Ignored 1: Interrupt enabled						
16 EDAE 0 R W Error Detected on Channel A Interrupt Enable Bit • In reading 0: Interrupt disabled 1: Interrupt enabled 1: Interrupt enabled 15 to 12 — All 0 0 0 Reserved Bits These bits are always read as "0". The write value should always be "0". 11 MHFE 0 R W Message Handler Constraints Flag Interrupt Enable Bit • In reading 0: Interrupt disabled 1: Interrupt enabled 1: Interrupt enabled 10 IOBAE 0 R W Illegal Output Buffer Access Interrupt Enable Bit • In writing 0: Ignored 1: Interrupt enabled 1: Interrupt enabled 9 IIBAE 0 R W Illegal Input Buffer Access Interrupt Enable Bit • In reading 0: Ignored 1: Interrupt enabled 9 IIBAE 0 R W Illegal Input Buffer Access Interrupt Enable Bit • In reading 0: Interrupt enabled 1: Interrupt enabled 9 IIBAE 0 R W Illegal Input Buffer Access Interrupt Enable Bit • In reading 0: Interrupt enabled 1: Interrupt enabled						
In reading 0: Interrupt disabled 1: Interrupt enabled I: Interrupt enabled II MHFE O R W Message Handler Constraints Flag Interrupt Enable Bit In reading 0: Interrupt disabled 1: Interrupt enabled I: Interrupt enabled						
0: Interrupt disabled 1: Interrupt enabled • In writing 0: Ignored 1: Interrupt enabled 15 to 12 — All 0 0 Reserved Bits These bits are always read as "0". The write value should always be "0". 11 MHFE 0 R W Message Handler Constraints Flag Interrupt Enable Bit • In reading 0: Interrupt disabled 1: Interrupt enabled 1 Interrupt enabled 10 IOBAE 0 R W Illegal Output Buffer Access Interrupt Enable Bit • In reading 0: Interrupt disabled 1: Interrupt enabled 1 Interrupt disabled 1 Interrupt enabled	16	EDAE	0	R	W	·
1: Interrupt enabled In writing 0: Ignored 1: Interrupt enabled 15 to 12 — All 0 0 0 Reserved Bits These bits are always read as "0". The write value should always be "0". 11 MHFE 0 R W Message Handler Constraints Flag Interrupt Enable Bit In reading 0: Interrupt disabled 1: Interrupt enabled In writing 0: Ignored 1: Interrupt enabled 10 IOBAE 0 R W Illegal Output Buffer Access Interrupt Enable Bit In reading 0: Interrupt disabled 1: Interrupt enabled In writing 0: Ignored 1: Interrupt enabled 1: Interrupt enabled 1: Interrupt enabled 1: Interrupt enabled 1: Interrupt enabled 1: Interrupt enabled 1: Interrupt enabled 1: Interrupt enabled 1: Interrupt enabled 1: Interrupt enabled 1: Interrupt enabled 1: Interrupt enabled 1: Interrupt enabled 1: Interrupt enabled 1: Interrupt enabled 1: Interrupt enabled 1: Interrupt enabled 1: Interrupt enabled 1: Interrupt enabled						-
In writing O: Ignored 1: Interrupt enabled 15 to 12 — All 0 0 Reserved Bits These bits are always read as "0". The write value should always be "0". MHFE 0 R W Message Handler Constraints Flag Interrupt Enable Bit In reading O: Interrupt disabled 1: Interrupt enabled In writing O: Ignored 1: Interrupt enabled 10 IOBAE 0 R W Illegal Output Buffer Access Interrupt Enable Bit In reading O: Interrupt disabled 1: Interrupt enabled I: Interrupt enabled III I						
0: Ignored 1: Interrupt enabled 15 to 12 — All 0 0 0 Reserved Bits These bits are always read as "0". The write value should always be "0". IMAFE 0 R W Message Handler Constraints Flag Interrupt Enable Bit In reading 0: Interrupt disabled 1: Interrupt enabled In writing 0: Ignored 1: Interrupt enabled 10 IOBAE 0 R W Illegal Output Buffer Access Interrupt Enable Bit In reading 0: Interrupt disabled 1: Interrupt enabled In writing 0: Ignored 1: Interrupt enabled In writing 0: Ignored 1: Interrupt enabled In writing 0: Ignored 1: Interrupt enabled In writing 0: Interrupt enabled In reading 0: Interrupt enabled In reading 0: Interrupt enabled In writing 0: Interrupt enabled In reading 0: Interrupt enabled In reading 0: Interrupt enabled In writing 0: Interrupt enabled						
1: Interrupt enabled 15 to 12 — All 0 0 0 Reserved Bits These bits are always read as "0". The write value should always be "0". 11 MHFE 0 R W Message Handler Constraints Flag Interrupt Enable Bit In reading 0: Interrupt disabled 1: Interrupt enabled In writing 0: Ignored 1: Interrupt enabled In reading 0: Interrupt Enable Bit In reading 0: Interrupt disabled 1: Interrupt enabled In writing 0: Interrupt enabled In writing 0: Interrupt enabled In writing 0: Ignored 1: Interrupt enabled In writing 0: Interrupt enabled In reading 0: Interrupt Enable Bit In reading 0: Interrupt enabled In reading 0: Interrupt enabled In reading 0: Interrupt disabled 1: Interrupt enabled In writing 0: Interrupt disabled 1: Interrupt enabled In writing 0: Interrupt enabled In writing 0: Interrupt enabled In writing 0: Ignored						
15 to 12 — All 0 0 Reserved Bits These bits are always read as "0". The write value should always be "0". 11 MHFE 0 R W Message Handler Constraints Flag Interrupt Enable Bit In reading 0: Interrupt disabled 1: Interrupt enabled In writing 0: Ignored 1: Interrupt enabled 10 IOBAE 0 R W Illegal Output Buffer Access Interrupt Enable Bit In reading 0: Interrupt disabled 1: Interrupt enabled In writing 0: Ignored 1: Interrupt enabled In writing 0: Ignored 1: Interrupt enabled In writing 0: Ignored 1: Interrupt enabled In reading 0: Interrupt Enable Bit In reading 0: Interrupt enabled In writing 0: Interrupt enabled In writing 0: Interrupt disabled 1: Interrupt enabled In writing 0: Interrupt disabled 1: Interrupt enabled In writing 0: Ignored						
These bits are always read as "0". The write value should always be "0". IN MHFE OR R W Message Handler Constraints Flag Interrupt Enable Bit In reading O: Interrupt disabled 1: Interrupt enabled In writing O: Ignored 1: Interrupt enabled In reading O: Interrupt enabled In reading O: Interrupt enabled In reading O: Interrupt disabled I: Interrupt enabled In writing O: Ignored I: Interrupt enabled In writing O: Ignored I: Interrupt enabled In reading O: Interrupt enabled In writing O: Interrupt enabled In writing O: Ignored	451.40		A.U. O.			
11 MHFE 0 R W Message Handler Constraints Flag Interrupt Enable Bit • In reading 0: Interrupt disabled 1: Interrupt enabled • In writing 0: Ignored 1: Interrupt enabled 10 IOBAE 0 R W Illegal Output Buffer Access Interrupt Enable Bit • In reading 0: Interrupt disabled 1: Interrupt enabled • In writing 0: Ignored 1: Interrupt enabled 9 IIBAE 0 R W Illegal Input Buffer Access Interrupt Enable Bit • In reading 0: Interrupt enabled 9 IIBAE 0 R W Illegal Input Buffer Access Interrupt Enable Bit • In reading 0: Interrupt disabled 1: Interrupt enabled • In writing 0: Interrupt disabled 1: Interrupt enabled • In writing 0: Ignored	15 to 12	_	All 0	0	0	
In reading 0: Interrupt disabled 1: Interrupt enabled In writing 0: Ignored 1: Interrupt enabled In reading 0: Ignored 1: Interrupt enabled In reading 0: Interrupt disabled 1: Interrupt enabled In writing 0: Ignored 1: Interrupt enabled In writing 0: Ignored 1: Interrupt enabled In reading 0: Interrupt disabled 1: Interrupt enabled In writing 0: Ignored In writing 0: Ignored	11	MHFF	0	R	W	
0: Interrupt disabled 1: Interrupt enabled • In writing 0: Ignored 1: Interrupt enabled 10 IOBAE 0 R W Illegal Output Buffer Access Interrupt Enable Bit • In reading 0: Interrupt disabled 1: Interrupt enabled • In writing 0: Ignored 1: Interrupt enabled 9 IIBAE 0 R W Illegal Input Buffer Access Interrupt Enable Bit • In reading 0: Interrupt enabled 1: Interrupt enabled • In reading 0: Interrupt disabled 1: Interrupt enabled • In writing 0: Ignored		WII II E	O	• • •	**	
1: Interrupt enabled In writing 0: Ignored 1: Interrupt enabled 10 IOBAE 0 R W Illegal Output Buffer Access Interrupt Enable Bit In reading 0: Interrupt disabled 1: Interrupt enabled In writing 0: Ignored 1: Interrupt enabled 9 IIBAE 0 R W Illegal Input Buffer Access Interrupt Enable Bit In reading 0: Interrupt disabled 1: Interrupt disabled 1: Interrupt disabled 1: Interrupt disabled 1: Interrupt enabled In writing 0: Ignored						-
In writing 0: Ignored 1: Interrupt enabled 10 IOBAE 0 R W Illegal Output Buffer Access Interrupt Enable Bit In reading 0: Interrupt disabled 1: Interrupt enabled In writing 0: Ignored 1: Interrupt enabled 9 IIBAE 0 R W Illegal Input Buffer Access Interrupt Enable Bit In reading 0: Interrupt disabled 1: Interrupt disabled 1: Interrupt enabled In writing 0: Ignored						
0: Ignored 1: Interrupt enabled 10 IOBAE 0 R W Illegal Output Buffer Access Interrupt Enable Bit In reading 0: Interrupt disabled 1: Interrupt enabled In writing 0: Ignored 1: Interrupt enabled 9 IIBAE 0 R W Illegal Input Buffer Access Interrupt Enable Bit In reading 0: Interrupt disabled 1: Interrupt enabled In writing 0: Interrupt enabled In writing 0: Ignored						·
1: Interrupt enabled 10 IOBAE 0 R W Illegal Output Buffer Access Interrupt Enable Bit In reading 0: Interrupt disabled 1: Interrupt enabled In writing 0: Ignored 1: Interrupt enabled 9 IIBAE 0 R W Illegal Input Buffer Access Interrupt Enable Bit In reading 0: Interrupt disabled 1: Interrupt enabled In writing 0: Ignored						
10 IOBAE 0 R W Illegal Output Buffer Access Interrupt Enable Bit In reading 0: Interrupt disabled 1: Interrupt enabled In writing 0: Ignored 1: Interrupt enabled 9 IIBAE 0 R W Illegal Input Buffer Access Interrupt Enable Bit In reading 0: Interrupt disabled 1: Interrupt enabled In writing 0: Ignored						-
In reading O: Interrupt disabled 1: Interrupt enabled In writing O: Ignored 1: Interrupt enabled 9 IIBAE OR R W Illegal Input Buffer Access Interrupt Enable Bit In reading O: Interrupt disabled 1: Interrupt enabled In writing O: Ignored	10	IOBAE	0	R	W	
0: Interrupt disabled 1: Interrupt enabled • In writing 0: Ignored 1: Interrupt enabled 9 IIBAE 0 R W Illegal Input Buffer Access Interrupt Enable Bit • In reading 0: Interrupt disabled 1: Interrupt enabled • In writing 0: Ignored						
1: Interrupt enabled In writing 0: Ignored 1: Interrupt enabled 9 IIBAE 0 R W Illegal Input Buffer Access Interrupt Enable Bit In reading 0: Interrupt disabled 1: Interrupt enabled 1: Interrupt enabled 0: In writing 0: Ignored						-
In writing 0: Ignored 1: Interrupt enabled 9 IIBAE 0 R W Illegal Input Buffer Access Interrupt Enable Bit In reading 0: Interrupt disabled 1: Interrupt enabled In writing 0: Ignored						
0: Ignored 1: Interrupt enabled 9 IIBAE 0 R W Illegal Input Buffer Access Interrupt Enable Bit • In reading 0: Interrupt disabled 1: Interrupt enabled • In writing 0: Ignored						
1: Interrupt enabled 9 IIBAE 0 R W Illegal Input Buffer Access Interrupt Enable Bit • In reading 0: Interrupt disabled 1: Interrupt enabled • In writing 0: Ignored						
 In reading 0: Interrupt disabled 1: Interrupt enabled In writing 0: Ignored 						-
0: Interrupt disabled 1: Interrupt enabled • In writing 0: Ignored	9	IIBAE	0	R	W	Illegal Input Buffer Access Interrupt Enable Bit
1: Interrupt enabled In writing 0: Ignored						In reading
In writing0: Ignored						0: Interrupt disabled
0: Ignored						1: Interrupt enabled
·						In writing
1: Interrupt enabled						0: Ignored
1. Interrupt offabiou						1: Interrupt enabled



Bit	Abbreviation	After Reset	R	w	Description
8	EFAE	0	R	W	Empty FIFO Access Interrupt Enable Bit
					In reading
					0: Interrupt disabled
					1: Interrupt enabled
					In writing
					0: Ignored
					1: Interrupt enabled
7	RFOE	0	R	W	Receive FIFO Overrun Interrupt Enable Bit
					In reading
					0: Interrupt disabled
					1: Interrupt enabled
					• In writing
					0: Ignored
					1: Interrupt enabled
6	PERRE	0	Н	W	Parity Error Interrupt Enable Bit
					In reading
					0: Interrupt disabled
					1: Interrupt enabled
					• In writing
					0: Ignored
5	CCLE	0	R	۱۸/	1: Interrupt enabled
5	COLE	U	п	VV	CHI Command Locked Interrupt Enable Bit
					In reading Outstanding O
					0: Interrupt disabled 1: Interrupt enabled
					In writing Use Ignored
					1: Interrupt enabled
4	CCFE	0	R	W	Clock Correction Failure Interrupt Enable Bit
					In reading
					0: Interrupt disabled
					1: Interrupt enabled
					In writing
					0: Ignored
					1: Interrupt enabled
3	SFOE	0	R	W	Sync Frame Overflow Interrupt Enable Bit
					In reading
					0: Interrupt disabled
					1: Interrupt enabled
					In writing
					0: Ignored
					1: Interrupt enabled





Bit	Abbreviation	After Reset	R	w	Description
2	SFBME	0	R	W	Sync Frames Below Minimum Interrupt Enable Bit
					In reading
					0: Interrupt disabled
					1: Interrupt enabled
					In writing
					0: Ignored
					1: Interrupt enabled
1	CNAE	0	R	W	Command Not Accepted Interrupt Enable Bit
					In reading
					0: Interrupt disabled
					1: Interrupt enabled
					In writing
					0: Ignored
					1: Interrupt enabled
0	PEMCE	0	R	W	POC Error Mode Changed PEMCE Interrupt Enable Bit
					• In reading
					0: Interrupt disabled
					1: Interrupt enabled
					In writing
					0: Ignored
					1: Interrupt enabled




32.5.6 FlexRay Error Interrupt Enable Reset Register (FREIER)

The settings in the Error Interrupt Enable register determine which status changes in the Error Interrupt Register will result in an interrupt.

Writing a "1" sets the specific enable bit to "0" in the FREIER register, writing a "0" has no effect.

FlexRay Error Interrupt Enable Reset Register (FREIER)

<P4 address: location H'FFBF F034>




Bit	Abbreviation	After Reset	R	W	Description
31 to 27	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
26	TABBE	0	R	W	Transmission Across Boundary Channel B Interrupt Bit
					In reading
					0: Interrupt disabled
					1: Interrupt enabled
					In writing
					0: Ignored
					1: Interrupt disabled
25	LTVBE	0	R	W	Latest Transmit Violation Channel B Interrupt Bit
					In reading
					0: Interrupt disabled
					1: Interrupt enabled
					In writing
					0: Ignored
					1: Interrupt disabled
24	EDBE	0	R	W	Error Detected on Channel B Interrupt Bit
					In reading
					0: Interrupt disabled
					1: Interrupt enabled
					In writing
					0: Ignored
					1: Interrupt disabled
23 to 19	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".

Bit	Abbreviation	After Reset	R	W	Description
18	TABAE	0	R	W	Transmission Across Boundary Channel A Interrupt Bit
					In reading
					0: Interrupt disabled
					1: Interrupt enabled
					In writing
					0: Ignored
					1: Interrupt disabled
17	LTVAE	0	R	W	Last Transmit Violation Channel A Interrupt Bit
					In reading
					0: Interrupt disabled
					1: Interrupt enabled
					• In writing
					0: Ignored
10	EDAE			14/	1: Interrupt disabled
16	EDAE	0	R	W	Error Detected on Channel A Interrupt Bit
					• In reading
					0: Interrupt disabled
					1: Interrupt enabled
					• In writing
					0: Ignored
15 to 12		All 0	0	0	1: Interrupt disabled Reserved Bits
13 10 12	_	All U	U	U	These bits are always read as "0". The write value should always be "0".
11	MHFE	0	R	W	Message Handler Constraints Flag Interrupt Bit
					In reading
					0: Interrupt disabled
					1: Interrupt enabled
					In writing
					0: Ignored
					1: Interrupt disabled
10	IOBAE	0	R	W	Illegal Output Buffer Access Interrupt Bit
					In reading
					0: Interrupt disabled
					1: Interrupt enabled
					• In writing
					0: Ignored
					1: Interrupt disabled
9	IIBAE	0	R	W	Illegal Input Buffer Access Interrupt Bit
					In reading
					0: Interrupt disabled
					1: Interrupt enabled
					• In writing
					0: Ignored
					1: Interrupt disabled



Bit	Abbreviation	After Reset	R	w	Description
8	EFAE	0	R	W	Empty FIFO Access Interrupt Bit
					In reading
					0: Interrupt disabled
					1: Interrupt enabled
					In writing
					0: Ignored
					1: Interrupt disabled
7	RFOE	0	R	W	Receive FIFO Overrun Interrupt Bit
					In reading
					0: Interrupt disabled
					1: Interrupt enabled
					In writing
					0: Ignored
					1: Interrupt disabled
6	PERRE	0	R	W	Parity Error Interrupt Bit
					In reading
					0: Interrupt disabled
					1: Interrupt enabled
					• In writing
					0: Ignored
5	CCLE	0	R	۱۸/	1: Interrupt disabled CHI Command Locked Interrupt Bit
5	COLE	U	п	vv	
					In reading Uniterrupt disabled
					0: Interrupt disabled 1: Interrupt enabled
					• In writing
					0: Ignored
					1: Interrupt disabled
4	CCFE	0	R	W	Clock Correction Failure Interrupt Bit
					In reading
					0: Interrupt disabled
					1: Interrupt enabled
					In writing
					0: Ignored
					1: Interrupt disabled
3	SFOE	0	R	W	Sync Frame Overflow Interrupt Bit
					In reading
					0: Interrupt disabled
					1: Interrupt enabled
					In writing
					0: Ignored
					1: Interrupt disabled





Bit	Abbreviation	After Reset	R	W	Description
2	SFBME	0	R	W	Sync Frames Below Minimum Interrupt Bit
					In reading
					0: Interrupt disabled
					1: Interrupt enabled
					In writing
					0: Ignored
					1: Interrupt disabled
1	CNAE	0	R	W	Command Not Accepted Interrupt Bit
					In reading
					0: Interrupt disabled
					1: Interrupt enabled
					In writing
					0: Ignored
					1: Interrupt disabled
0	PEMCE	0	R	W	POC Error Mode Changed PEMCE Interrupt Bit
					In reading
					0: Interrupt disabled
					1: Interrupt enabled
					In writing
					0: Ignored
					1: Interrupt disabled



32.5.7 FlexRay Status Interrupt Enable Set Register (FRSIES)

The settings in the Status Interrupt Enable register determine which status changes in the Status Interrupt Register will result in an interrupt.

Writing a "1" sets the specific enable bit to "1" in the FREIES register, writing a "0" has no effect.

FlexRay Status Interrupt Enable Set Register (FRSIES)

<P4 address: location H'FFBF F038>

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_	_	_		_	_	MTSBE	WUPBE	_	_		_		_	MTSAE	WUPAE
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SDSE	MBSIE	SUCSE	SWEE	TOBCE	TIBCE	TI1E	TIOE	NMVCE	RFCLE	RFNEE	RXIE	TXIE	CYCSE	CASE	WSTE
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31 to 26	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
25	MTSBE	0	R	W	MTS Received on Channel B Interrupt Enable Bit
					In reading
					0: Interrupt disabled
					1: Interrupt enabled
					In writing
					0: Ignored
					1: Interrupt enabled
24	WUPBE	0	R	W	Wakeup Pattern Channel B Interrupt Enable Bit
					In reading
					0: Interrupt disabled
					1: Interrupt enabled
					In writing
					0: Ignored
					1: Interrupt enabled
23 to 18	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
17	MTSAE	0	R	W	MTS Received on Channel A Interrupt Enable Bit
					In reading
					0: Interrupt disabled
					1: Interrupt enabled
					In writing
					0: Ignored
					1: Interrupt enabled

Bit	Abbreviation	After Reset	R	w	Description
16	WUPAE	0	R	W	Wakeup Pattern Channel A Interrupt Enable Bit
					In reading
					0: Interrupt disabled
					1: Interrupt enabled
					In writing
					0: Ignored
					1: Interrupt enabled
15	SDSE	0	R	W	Status of Dynamic Segment Interrupt Enable Bit
					In reading
					0: Interrupt disabled
					1: Interrupt enabled
					In writing
					0: Ignored
					1: Interrupt enabled
14	MBSIE	0	R	W	Message Buffer Status Interrupt Enable Bit
					In reading
					0: Interrupt disabled
					1: Interrupt enabled
					In writing
					0: Ignored
	011005		_		1: Interrupt enabled
13	SUCSE	0	R	W	Startup Completed Successfully Interrupt Enable Bit
					In reading
					0: Interrupt disabled
					1: Interrupt enabled
					• In writing
					0: Ignored
12	SWEE	0	B	۱۸/	1: Interrupt enabled Stop Watch Event Interrupt Enable Bit
12	SWLL	U	11	vv	
					In reading0: Interrupt disabled
					1: Interrupt enabled
					In writing
					0: Ignored
					1: Interrupt enabled
11	TOBCE	0	R	W	Transfer Output Buffer Completed Interrupt Enable Bit
	-	-	••		In reading
					0: Interrupt disabled
					1: Interrupt enabled
					• In writing
					0: Ignored
					1: Interrupt enabled
					r: interrupt enabled



Bit	Abbreviation	After Reset	R	w	Description
10	TIBCE	0	R	W	Transfer Input Buffer Completed Interrupt Enable Bit In reading Interrupt disabled I: Interrupt enabled In writing
					0: Ignored 1: Interrupt enabled
9	TI1E	0	R	W	Timer Interrupt 1 Enable Bit In reading Interrupt disabled I: Interrupt enabled In writing I: Interrupt enabled I: Interrupt enabled
8	TIOE	0	R	W	Timer Interrupt 0 Enable Bit In reading Interrupt disabled Interrupt enabled In writing Interrupt enabled Interrupt enabled Interrupt enabled Interrupt enabled
7	NMVCE	0	R	W	Network Management Vector Changed Interrupt Enable Bit In reading Interrupt disabled Interrupt enabled In writing Interrupt enabled Interrupt enabled Interrupt enabled
6	RFCLE	0	R	W	Receive FIFO Critical Level Interrupt Enable Bit In reading Interrupt disabled I: Interrupt enabled In writing I: Interrupt enabled I: Interrupt enabled I: Interrupt enabled
5	RFNEE	0	R	W	Receive FIFO Not Empty Interrupt Enable Bit In reading Interrupt disabled Interrupt enabled In writing Interrupt enabled Interrupt enabled Interrupt enabled





Bit	Abbreviation	After Reset	R	w	Description
4	RXIE	0	R	W	Receive Interrupt Enable Bit
					 In reading 0: Interrupt disabled 1: Interrupt enabled In writing 0: Ignored 1: Interrupt enabled
3	TXIE	0	R	W	Transmit Interrupt Enable Bit
					 In reading 0: Interrupt disabled 1: Interrupt enabled In writing 0: Ignored 1: Interrupt enabled
2	CYCSE	0	R	W	Cycle Start Interrupt Enable Bit
					 In reading 0: Interrupt disabled 1: Interrupt enabled In writing 0: Ignored 1: Interrupt enabled
1	CASE	0	R	W	Collision Avoidance Symbol Interrupt Enable Bit
					 In reading 0: Interrupt disabled 1: Interrupt enabled In writing 0: Ignored 1: Interrupt enabled
0	WSTE	0	R	W	Wakeup Status Interrupt WSTE Enable Bit
					 In reading 0: Interrupt disabled 1: Interrupt enabled In writing 0: Ignored 1: Interrupt enabled




32.5.8 FlexRay Status Interrupt Enable Reset Register (FRSIER)

The settings in the Status Interrupt Enable register determine which status changes in the Status Interrupt Register will result in an interrupt.

Writing a "1" sets the specific enable bit to "0" in the FREIER register, writing a "0" has no effect.

FlexRay Status Interrupt Enable Reset Register (FRSIER)

<P4 address: location H'FFBF F03C>




<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31 to 26	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
25	MTSBE	0	R	W	MTS Received on Channel B Interrupt Bit
					In reading
					0: Interrupt disabled
					1: Interrupt enabled
					In writing
					0: Ignored
					1: Interrupt disabled
24	WUPBE	0	R	W	Wakeup Pattern Channel B Interrupt Bit
					In reading
					0: Interrupt disabled
					1: Interrupt enabled
					In writing
					0: Ignored
					1: Interrupt disabled
23 to 18	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
17	MTSAE	0	R	W	MTS Received on Channel A Interrupt Bit
					In reading
					0: Interrupt disabled
					1: Interrupt enabled
					In writing
					0: Ignored
					1: Interrupt disabled

Bit	Abbreviation	After Reset	R	w	Description
16	WUPAE	0	R	W	Wakeup Pattern Channel A Interrupt Bit
					In reading
					0: Interrupt disabled
					1: Interrupt enabled
					In writing
					0: Ignored
					1: Interrupt disabled
15	SDSE	0	R	W	Status of Dynamic Segment Interrupt Bit
					In reading
					0: Interrupt disabled
					1: Interrupt enabled
					In writing
					0: Ignored
					1: Interrupt disabled
14	MBSIE	0	R	W	Message Buffer Status Interrupt Bit
					In reading
					0: Interrupt disabled
					1: Interrupt enabled
					In writing
					0: Ignored
					1: Interrupt disabled
13	SUCSE	0	R	W	Startup Completed Successfully Interrupt Bit
					In reading
					0: Interrupt disabled
					1: Interrupt enabled
					In writing
					0: Ignored
					1: Interrupt disabled
12	SWEE	0	R	W	Stop Watch Event Interrupt Bit
					In reading
					0: Interrupt disabled
					1: Interrupt enabled
					In writing
					0: Ignored
					1: Interrupt disabled
11	TOBCE	0	R	W	Transfer Output Buffer Completed Interrupt Bit
					In reading
					0: Interrupt disabled
					1: Interrupt enabled
					• In writing
					0: Ignored
					1: Interrupt disabled



Bit	Abbreviation	After Reset	R	W	Description
10	TIBCE	0	R	W	Transfer Input Buffer Completed Interrupt Bit In reading Interrupt disabled I: Interrupt enabled In writing
					0: Ignored 1: Interrupt disabled
9	TI1E	0	R	W	Timer Interrupt 1 Bit In reading Interrupt disabled Interrupt enabled In writing Interrupt disabled Interrupt disabled
8	TIOE	0	R	W	Timer Interrupt 0 Bit In reading Interrupt disabled Interrupt enabled In writing Interrupt disabled Interrupt disabled Interrupt disabled
7	NMVCE	0	R	W	Network Management Vector Changed Interrupt Bit In reading Interrupt disabled Interrupt enabled In writing Interrupt disabled Interrupt disabled Interrupt disabled
6	RFCLE	0	R	W	Receive FIFO Critical Level Interrupt Bit In reading Interrupt disabled I: Interrupt enabled In writing I: Interrupt disabled I: Interrupt disabled
5	RFNEE	0	R	W	Receive FIFO Not Empty Interrupt Bit In reading Interrupt disabled I: Interrupt enabled In writing I: Interrupt disabled I: Interrupt disabled





Bit	Abbreviation	After Reset	R	W	Description
4	RXIE	0	R	W	Receive Interrupt Bit
					 In reading 0: Interrupt disabled 1: Interrupt enabled In writing 0: Ignored 1: Interrupt disabled
3	TXIE	0	R	W	Transmit Interrupt Bit
					 In reading 0: Interrupt disabled 1: Interrupt enabled In writing 0: Ignored 1: Interrupt disabled
2	CYCSE	0	R	W	Cycle Start Interrupt Bit
					 In reading 0: Interrupt disabled 1: Interrupt enabled In writing 0: Ignored 1: Interrupt disabled
1	CASE	0	R	W	Collision Avoidance Symbol Interrupt Bit
					 In reading 0: Interrupt disabled 1: Interrupt enabled In writing 0: Ignored 1: Interrupt disabled
0	WSTE	0	R	W	Wakeup Status Interrupt WSTE Bit
					 In reading 0: Interrupt disabled 1: Interrupt enabled In writing 0: Ignored 1: Interrupt disabled

32.5.9 FlexRay Interrupt Line Enable Register (FRILE)

Each of the two interrupt lines to the CPU (FlexRay_int0, FlexRay_int1) can be enabled / disabled separately by programming bits EINT0 and EINT1.

FlexRay Interrupt Line Enable Register (FRILE)

<P4 address: location H'FFBF F043>

Bit:

After Reset:



<After Reset: H'00>

ıys be "0".
_

32.5.10 FlexRay Timer0 Configuration Register (FRT0C)

FlexRay Timer0 Configuration Register (FRT0C)

After Reset:

Abbroviation

Dit

T0CC6

T0CC5

After Poset P

Absolute timer. Specifies in terms of cycle count and macrotick the point in time when the timer 0 interrupt occurs. When the timer 0 interrupt is asserted, output signal (FlexRay_tint0) is set to "1" for the duration of one macrotick and the TI0 bit in the FRSIR register is set to "1".

Timer 0 can be activated as long as the POC is either in NORMAL_ACTIVE state or in NORMAL_PASSIVE state. Timer 0 is deactivated when leaving NORMAL_ACTIVE state or NORMAL_PASSIVE state except for transitions between the two states.

Before reconfiguration of the timer, the timer has to be halted first by writing the TORC bit to "0".

T0CC4 T0CC3 T0CC2

W Description

Note: • The configuration of timer 0 is compared against the macrotick counter value, there is no separate counter for timer 0.

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_	_	T0MO13	T0MO12	T0MO11	T0MO10	томо9	ТОМО8	Т0МО7	томо6	Т0МО5	T0MO4	ТОМОЗ	T0MO2	T0MO1	ТОМОО
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

TOCC1 TOCCO

0

0

<After Reset: H'0000 0000>

TOMS

TORC

<P4 address: location H'FFBF F044>

BIT	Appreviation	After Reset	К	W	Description
31 to 30	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
29 to 16	T0MO13 to	All 0	R	W	Timer 0 Macrotick Offset Bit*1
	T0MO0				Configures the macrotick offset from the beginning of the cycle where the interrupt is to occur. The Timer 0 Interrupt occurs at this offset for each cycle of the cycle set.
15	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
14 to 8	T0CC6 to	All 0	R	W	Timer 0 Cycle Code Bit*1
T0CC0	T0CC0				The 7-bit timer 0 cycle code determines the cycle set used for generation of the timer 0 interrupt. For details about the configuration of the cycle code see section 32.18.2, Cycle Counter Filtering.
7 to 2	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
1	TOMS	0	R	W	Timer 0 Mode Select Bit
					0: Single-shot mode
					1: Continuous mode
0	T0RC	0	R	W	Timer 0 Run Control Bit
					0: Timer 0 halted
					1: Timer 0 running

Note: *1 Before reconfiguration of the timer, the timer has to be halted first by writing the TORC bit to "0".

32.5.11 FlexRay Timer 1 Configuration Register (FRT1C)

Relative timer. After the specified number of macroticks has expired, the timer 1 interrupt is asserted, output signal (FlexRay_tint1) is set to "1" for the duration of one macrotick and the TI1 bit in the FRSIR register is set to "1".

Timer 1 can be activated as long as the POC is either in NORMAL_ACTIVE state or in NORMAL_PASSIVE state. Timer 1 is deactivated when leaving NORMAL_ACTIVE state or NORMAL_PASSIVE state except for transitions between the two states.

Before reconfiguration of the timer, the timer has to be halted first by writing the T1RC bit to "0".

FlexRay Timer 1 Configuration Register (FRT1C)

<P4 address: location H'FFBF F048>

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			T1MC13	T1MC12	T1MC11	T1MC10	T1MC9	T1MC8	T1MC7	T1MC6	T1MC5	T1MC4	T1MC3	T1MC2	T1MC1	T1MC0
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		_	_				_	_		_	-		_	_	T1MS	T1RC
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<After Reset: H'0002 0000>

Bit	Abbreviation	After Reset	R	W	Description
31 to 30	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
29 to 16	T1MC13 to	H'0002	R	W	Timer 1 Macrotick Count Bit*1
	T1MC0				When the configured macrotick count reached the timer 1 interrupt is generated.
					Valid values are: 2 to 16383 MT in continuous mode
					1 to 16383 MT in single-shot mode
15 to 2	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
1	T1MS	0	R	W	Timer 1 Mode Select Bit
					0: Single-shot mode
					1: Continuous mode
0	T1RC	0	R	W	Timer 1 Run Control Bit
					0: Timer 1 halted
					1: Timer 1 running


Note: *1 Before reconfiguration of the timer, the timer has to be halted first by writing the T1RC bit to "0".

32.5.12 FlexRay Stop Watch Register 1 (FRSTPW1)

The stop watch is activated by a FlexRay_int0 event or FlexRay_int1 event or by the program by writing the SSWT bit to "1". With the macrotick counter increment following next to the stop watch activation the actual cycle counter and macrotick values are captured in the FRSTPW1 register while the slot counter values for channel A and B are captured in the FRSTPW2 register.



<P4 address: location H'FFBF F04C>



<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31 to 30	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
29 to 16	SMTV13 to	All 0	R	0	Stop Watch Captured Macrotick Value
	SMTV0				State of the macrotick counter when the stop watch event occurred. Valid values are 0 to 15999.
15 to 14	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
13 to 8	SCCV5 to	All 0	R	0	Stop Watch Captured Cycle Counter Value
	SCCV0				State of the cycle counter when the stop watch event occurred.
					Valid values are 0 to 63.
7	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
6	EINT1	0	R	W	Enable Interrupt 1 Trigger Bit*4
					0: Stop watch trigger by FlexRay_int1 disabled
					1: FlexRay_int1 event triggers stop watch
5	EINT0	0	R	W	Enable Interrupt 0 Trigger Bit*4
					0: Stop watch trigger by FlexRay_int0 disabled
					1: FlexRay_int0 event triggers stop watch
4	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
3	SSWT	0	R	W	Software Stop Watch Trigger Bit*1*3
					0: Software trigger reset
					1: Stop watch activated by software trigger
2	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".

Bit	Abbreviation	After Reset	R	W	Description
1	SWMS	0	R	W	Stop Watch Mode Select Bit
					When the CPU writes this bit to "1" the stop watch is activated. After the actual cycle counter and macrotick value are stored in the Stop Watch register this bit is set to 0.
					0: Single-shot mode
					1: Continuous mode
0	ESWT	0	R	W	Enable Stop Watch Trigger Bit*1*2
					If enabled FlexRay_int0 event or FlexRay_int1 event activates the stop watch.
					0: Stop watch trigger disabled
					1: Stop watch trigger enabled


Notes: *1 Bits ESWT and SSWT cannot be set to "1" simultaneously. In this case the write access to the register is ignored, and both bits keep their previous values. Either the FlexRay_int0 event or FlexRay_int1 event event or the software stop watch trigger may be used.

- *2 In single-slot mode this bit is set to "0" after the actual cycle counter and macrotick value are stored in the Stop Watch register.
- *3 This bit is only writable while the ESWT bit = "0".
- *4 Enables stop watch trigger by FlexRay_int0 event or FlexRay_int1 event only if the ESWT bit = "1".

32.5.13 FlexRay Stop Watch Register 2 (FRSTPW2)

FlexRay Stop Watch Register 2 (FRSTPW2)

<P4 address: location H'FFBF F050>



<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31 to 27	_	All 0	0	N	Reserved Bits
					These bits are always read as "0".
26 to 16 SSCVB10 to		All 0	R	N	Stop Watch Captured Slot Counter Value Channel B
	SSCVB0		State of the slot counter for channel B when the stop watch event occurred. Valid values are 0 to 2047.		
15 to 11	_	All 0	0	N	Reserved Bits
					These bits are always read as "0".
10 to 0	SSCVA10 to	All 0	R	N	Stop Watch Captured Slot Counter Value Channel A
SSCVA0	SSCVA0				State of the slot counter for channel A when the stop watch event occurred. Valid values are 0 to 2047.

32.5.14 FlexRay Timer Interrupt Request Status Register (FXRTISR)

Each bit in this register is set if the corresponding FlexRay Timer interrupt event occurs regardless of the setting of the FlexRay timer interrupt enable register (FXRTIER). An interrupt will be only generated if the corresponding bit in the FXRTIER register is enabled.

Writing '1' to the corresponding bit position in the FXRTIER register clears the status. Writing '0' has no effect on the flag. Only bits that are set to '1' are allowed to clear.

FlexRay Timer Interrupt Request Status Register (FXRTISR)

<P4 address: location H'FFBF F00C>



<After Reset: H'00>

Abbreviation	After Reset	R	W	Description
_	All 0	0	0	Reserved Bits
				These bits are always read as "0". The write value should always be "0".
FT1IS	0	R	W	FlexRay Timer 1 Interrupt Status Bit
				This flag is set whenever FlexRay Timer 1 matches the condition configured in the FlexRay Timer 1 configuration register (FRT1C).
				0: No interrupt
				1: FlexRay Timer 1 interrupt occurred
FT0IS	0	R	W	FlexRay Timer 0 Interrupt Status Bit
				This flag is set whenever FlexRay Timer 0 matches the condition configured in the FlexRay Timer 1 configuration register (FRT0C).
				0: No interrupt
				1: FlexRay Timer 0 interrupt occurred
	FT1IS	— All 0 FT1IS 0	— All 0 0 FT1IS 0 R	— All 0 0 0 FT1IS 0 R W

32.5.15 FlexRay Timer Interrupt Enable Register (FXRTIER)

It is possible to configure individually the timer interrupt enable for each FlexRay timer (T0 and T1).

FlexRay Timer Interrupt Enable Register (FXRTIER)

<P4 address: location H'FFBF F00D>

Bit:

After Reset:



<After Reset: H'00>

Bit	Abbreviation	After Reset	R	W	Description
7 to 2	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
1	FT1IEN	0	R	W	FlexRay Timer 1 Interrupt Enable Bit
					0: Disabled
					1: Enabled
0	FT0IEN	0	R	W	FlexRay Timer 0 Interrupt Enable Bit
					0: Disabled
					1: Enabled

32.6 CC Control Registers


This section describes the registers provided by the CC to allow the CPU to control the operation of the CC. The FlexRay protocol specification requires the CPU to write application configuration data in CONFIG state only. Please consider that the configuration registers are not locked for writing in DEFAULT_CONFIG state.

The configuration data is initialized when DEFAULT_CONFIG state is entered from hard reset. To change POC state from DEFAULT_CONFIG to CONFIG state, the CPU has to apply CHI command CONFIG. If the CPU wants the CC to leave CONFIG state, the CPU has to proceed as described in section 32.4.2, FlexRay Lock Register (FRLCK).

32.6.1 FlexRay SUC Configuration Register 1 (FRSUCC1)

FlexRay SUC Configuration Register 1 (FRSUCC1)

<P4 address: location H'FFBF F080>



<After Reset: H'0C40 1080>

Bit	Abbreviation	After Reset	R	W	Description
31 to 28	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
27	ССНВ	1	R	W	Connected to Channel B Bit (pChannels)
					0: Not connected to channel B
					1: Node connected to channel B (default after hard reset)
26	CCHA	1	R	W	Connected to Channel A Bit (pChannels)
					0: Not connected to channel A
					1: Node connected to channel A (default after hard reset)
25	MTSB	0	R	W	Select Channel B for MTS Transmission Bit*2*5*6
					0: Channel B disabled for MTS transmission
					1: Channel B selected for MTS transmission
24	MTSA	0	R	W	Select Channel A for MTS Transmission Bit*2*5*6
					0: Channel A disabled for MTS transmission
					1: Channel A selected for MTS transmission
23	HCSE	0	R	W	Halt due to Clock Sync Error Bit (pAllowHaltDueToClock)*2
					0: CC will enter / remain in NORMAL_PASSIVE
					1: CC will enter HALT state


Bit	Abbreviation	After Reset	R	w	Description
22	TSM	1	R	W	Transmission Slot Mode Bit (pSingleSlotEnabled)*2
					Selects the initial transmission slot mode. In SINGLE slot mode the CC may only transmit in the preconfigured key slot. The key slot ID is configured in the header section of message buffer 0 respectively message buffers 0 and 1 depending on the SPLM bit in the FRMRCR register. In case the TSM bit = 1, message buffer 0 respectively message buffers 0, 1 can be (re)configured in CONFIG state only. In ALL slot mode the CC may transmit in all slots. The TSM bit is a configuration bit which can only be set to 1 / 0 by the program. The bit can be written in CONFIG state only. The CC changes to ALL slot mode when the CPU successfully applied the ALL_SLOTS command by writing bits CMD3 to CMD0 = B'0101 in POC states NORMAL_ACTIVE or NORMAL_PASSIVE. The actual slot mode is monitored by bits SLM1 to SLM0 in the FRCCSV register.
					0: ALL Slot Mode
					1: SINGLE Slot Mode (default after hard reset)
21	WUCS	0	R	W	Wakeup Channel Select Bit (pWakeupChannel)*2
					0: Send wakeup pattern on channel A
					1: Send wakeup pattern on channel B
20 to 16	PTA4 to PTA0	All 0	R	W	Passive to Active Bit (pAllowPassiveToActive)*2
					Defines the number of consecutive even / odd cycle pairs that must have valid clock correction terms before the CC is allowed to transit from NORMAL_PASSIVE to NORMAL_ACTIVE state. If set to 00000b the CC is not allowed to transit from NORMAL_PASSIVE to NORMAL_ACTIVE state. It can be modified in CONFIG state only. Valid values are 0 to 31 even / odd cycle pairs.
15 to 11	CSA4 to CSA0	H'02	R	W	Cold Start Attempts Bit (gColdStartAttempts)*2*4
					Configures the maximum number of attempts that a cold starting node is permitted to try to start up the network without receiving any valid response from another node. It can be modified in CONFIG state only. Must be identical in all nodes of a cluster. Valid values are 2 to 31.
10	_	0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
9	TXSY	0	R	W	Transmit Sync Frame in Key Slot Bit (pKeySlotUsedForSync)*2*3
					No sync frame transmission in key slot, node is neither sync nor coldstart node
					1: Key slot used to transmit sync frame, node is sync node
8	TXST	0	R	W	Transmit Startup Frame in Key Slot Bit (pKeySlotUsedForStartup)*** 0: No startup frame transmission in key slot, node is non-coldstarter 1: Key slot used to transmit startup frame, node is leading or following coldstarter
7	PBSY	1	R	_	POC Busy Flag* ¹
					0: POC not busy, bits CMD0 to CMD3 writable
					1: POC is busy, bits CMD0 to CMD3 locked
6 to 4	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".



Bit	Abbreviation	After Reset	R	W	Description
3 to 0	CMD3 to	All 0	R	W	CHI Command Vector
	CMD0				The CPU may write any CHI command at any time, but certain commands are enabled only in certain POC states. If a command is not enabled, it will not be executed, the CHI command vector (bits CMD3 to CMD0) will be set to B'0000 = command_not_accepted, and the CNA bit in the FREIR register will be set to "1". In case the previous CHI command has not yet completed, the CCL bit in the FREIR register is set to "1" together with the CNA bit; the CHI command needs to be repeated. Except for HALT state, a POC state change command applied while the CC is already in the requested POC state neither causes a state change nor will the CNA bit in the FREIR register be set to "1".
					Reading bits CMD3 to CMD0 shows whether the last CHI command was accepted. The actual POC state is monitored by bits POCS5 to POCS0 in the FRCCSV register. Each command are described below this table.
					0000: command_not_accepted
					0001: CONFIG
					0010: READY
					0011: WAKEUP
					0100: RUN
					0101: ALL_SLOTS
					0110: HALT
					0111: FREEZE
					1000: SEND_MTS
					1001: ALLOW_COLDSTART
					1010: RESET_STATUS INDICATORS
					1011: reserved
					1100: CLEAR_RAMS
					1101 to 1111: reserved

Notes: *1 Set to "1" after hard reset during initialization of internal RAM block.

- *2 The bit can be modified in CONFIG state only.
- *3 The protocol requires that both bits TXST and TXSY are set for coldstart nodes.
- *4 Must be identical in all nodes of a cluster.
- *5 If both bits MTSA and MTSB are set to "1", an MTS symbol will be transmitted on both channels when requested by writing bits CMD3 to CMD0 = "B'1000".
- *6 Bits MTSA and MTSB may also be changed outside DEFAULT_CONFIG or CONFIG state when the write to FRSUCC1 register is directly preceded by the unlock sequence for the Configuration Lock Key as described in the FRLCK register. This may be combined with CHI command SEND_MTS.





(1) command not accepted (CMD3 to 0 = "B'0000")

Bits CMD3 to CMD0 are set to 0000b due to one of the following conditions:

- Illegal command applied by the CPU
- CPU applied command to leave CONFIG state without preceding config lock key
- CPU applied new command while execution of the previous CPU command has not completed
- CPU writes command_not_accepted

When bits CMD3 to CMD0 are set to 0000b, the CNA bit in the FREIR register is set to "1", and - if enabled - an interrupt is generated.

Commands which are not accepted are not executed.

(2) CONFIG (CMD3 to 0 = "B'0001")

Go to POC state CONFIG when called in POC states DEFAULT_CONFIG, READY. When called in HALT state the CC transits to POC state DEFAULT_CONFIG. When called in any other state, bits CMD3 to CMD0 will be set to 0000b = command_not_accepted.

(3) READY (CMD3 to 0 = "B'0010")

Go to POC state READY when called in POC states CONFIG, NORMAL_ACTIVE, NORMAL_PASSIVE, STARTUP, or WAKEUP. When called in any other state, bits CMD3 to CMD0 will be set to 0000b = command_not_accepted.

(4) WAKEUP (CMD3 to 0 = "B'0011")

Go to POC state WAKEUP when called in POC state READY. When called in any other state, bits CMD3 to CMD0 will be set to 0000b = command_not_accepted.

(5) RUN (CMD3 to 0 = "B'0100")

Go to POC state STARTUP when called in POC state READY. When called in any other state, bits CMD3 to CMD0 will be set to 0000b = command_not_accepted.

(6) ALL SLOTS (CMD3 to 0 = "B'0101")

Leave SINGLE slot mode after successful startup / integration at the next end of cycle when called in POC states NORMAL_ACTIVE or NORMAL_PASSIVE. When called in any other state, bits CMD3 to CMD0 will be set to 0000b = command_not_accepted.

(7) HALT (CMD3 to 0 = "B'0110")

Set halt request (the HRQ bit in the FRCCSV register) to "1" and go to POC state HALT at the end of cycle when called in POC states NORMAL_ACTIVE or NORMAL_PASSIVE. When called in any other state, bits CMD3 to CMD0 will be set to 0000b = command_not_accepted.

(8) FREEZE (CMD3 to 0 = "B'0111")

Set the freeze status indicator (the FSI bit in the FRCCSV register) and go to POC state HALT immediately. Can be called from any state.



SEND MTS (CMD3 to 0 = "B'1000")

Send single MTS symbol during the symbol window on the channel already configured by bits MTSA and MTSB in POC state NORMAL_ACTIVE after CC entered ALL slot mode (bits SLM1 to SLM0 in the FRCCSV register = B'11) when called by one Macrotick before starting the symbol window. When called one Macrotic before that symbol window or later, the MTS symbol is sent during the following symbol window. When called in any other state, or when called while a previously requested MTS has not yet been transmitted, bits CMD3 to CMD0 will be set to 0000b = command_not_accepted.

(10) ALLOW_COLDSTART (CMD3 to 0 = "B'1001")

The command sets the CSI bit in the FRCCSV register to "0" to enable the node to become leading coldstarter. When called in states DEFAULT_CONFIG, CONFIG, HALT, bits CMD3 to CMD0 will be set to "B'0000" = command_not_accepted. To become leading coldstarter, it is also required that both bits TXST and TXSY are set to "1".

(11) RESET_STATUS_INDICATORS (CMD3 to 0 = "B'1010")

Reset status flags CSNI, CSAI, and WSV2 to WSV0 in the FRCCSV register to their default values. May be called in POC states READY and STARTUP. When called in any other state, bits CMD3 to CMD0 will be reset to B'0000 = command_not_accepted.

(12) CLEAR_RAMS (CMD3 to 0 = "B'1100")

Sets the CRAM bit in the FRMHDS register to "1" when called in DEFAULT CONFIG or CONFIG state. When called in any other state, bits CMD3 to CMD0 will be set to "B'0000" = command_not_accepted. The CRAM bit in the FRMHDS register is also set to "1" when the CC leaves hard reset. By setting the CRAM bit in the FRMHDS register all internal RAM blocks are initialized to "0". During the initialization of the RAMs, the PBSY bit will show POC busy. Access to the configuration and status registers is possible during execution of CHI command CLEAR_RAMS.

The initialization of the FlexRay internal RAM blocks requires 2048 PAck cycles. There should be no CPU access to IBF or OBF during initialization of the internal RAM blocks after hard reset or after assertion of CHI command CLEAR_RAMS. Before asserting CHI command CLEAR_RAMS the CPU should make sure that no transfer between Message RAM and IBF / OBF is ongoing. This command also resets the Message Buffer Status registers (FRMHDS, FRLDTS, FRFSR, FRMHDF, FRTXRQi (i = 1 to 4), FRNDATi (i = 1 to 4), and FRMBSCi (i = 1 to 4).

All accepted commands with exception of CLEAR RAMS and SEND MTS will cause a change of the POC state in the FRck domain after at most 8 cycles of the slower of the two clocks (PAck and FRck), assumed that POC was not busy when the command was applied and that no POC state change was forced by bus activity in that time frame. Reading the FRCCSV register will show data that is additionally delayed by synchronization from FRck to PAck domain and by the Host-specific CPU interface. The maximum additional delay is 12 cycles of the slower of the two clocks (PAck and FRck).

Table 32.5 below references the CHI commands from the FlexRay Protocol Specification v2.1 to the FlexRay CHI command vector (bits CMD3 to CMD0).

Table 32.5 Reference to CHI Command Summary from FlexRay Protocol Specification

CHI command	Where processed (POC States)	CHI Command Vector Bits CMD3 to CMD0
ALL_SLOTS	POC: normal active, POC: normal passive	ALL_SLOTS
ALLOW_COLDSTART	All except POC: default config, POC: config, POC: halt	ALLOW_COLDSTART
CONFIG	POC: default config, POC: ready	CONFIG
CONFIG_COMPLETE	POC: config	Unlock sequence & READY
DEFAULT_CONFIG	POC: halt	CONFIG
FREEZE	All	FREEZE
HALT	POC: normal active, POC: normal passive	HALT
READY	All except POC: default config, POC: config, POC: ready, POC: halt	READY
RUN	POC: ready	RUN
WAKEUP	POC: ready	WAKEUP


32.6.2 FlexRay SUC Configuration Register 2 (FRSUCC2)

Note: • The wakeup / startup noise timeout is calculated as follows:

 $LT \times (LTN + 1)$

FlexRay SUC Configuration Register 2 (FRSUCC2)

<P4 address: location H'FFBF F084>



<After Reset: H'0100 0504>

Bit	Abbreviation	After Reset	R	W	Description
31 to 28	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
27 to 24	LTN3 to LTN0	0001	R	W	Listen Timeout Noise Bit (gListenNoise - 1)*1
					Configures the upper limit for startup and wakeup listen timeout in the presence of noise expressed as a multiple of pdListenTimeout. The range for gListenNoise is 2 to 16.
23 to 21	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
20 to 0	LT20 to LT0	H'000504	R	W	Listen Timeout Bit (pdListenTimeout)
					Configures wakeup / startup listen timeout in $\mu T.$ The range for pdListenTimeout is 1284 to 1283846 $\mu T.$

Notes: *1 Must be configured identical in all nodes of a cluster.

• The CC accepts modifications of the register in CONFIG state only.



32.6.3 FlexRay SUC Configuration Register 3 (FRSUCC3)

FlexRay SUC Configuration Register 3 (FRSUCC3)

<P4 address: location H'FFBF F08B>

Bit:

After Reset:

7	6	5	4	3	2	1	0
WCF3	WCF2	WCF1	WCF0	WCP3	WCP2	WCP1	WCP0
0	0	0	1	0	0	0	1

<After Reset: H'11>

Bit	Abbreviation	After Reset	R	W	Description
7 to 4	WCF3 to WCF0	0001	R	W	Maximum Without Clock Correction Fatal Bit (gMaxWithoutClockCorrectionFatal)*1
					Defines the number of consecutive even / odd cycle pairs with missing clock correction terms that will cause a transition from NORMAL_ACTIVE or NORMAL_PASSIVE to HALT state.
3 to 0	WCP3 to WCP0	0001	R	W	Maximum Without Clock Correction Passive Bit (gMaxWithoutClockCorrectionPassive)
					Defines the number of consecutive even / odd cycle pairs with missing clock correction terms that will cause a transition from NORMAL_ACTIVE to NORMAL_PASSIVE state. Valid values are 1 to 15 cycle pairs.

Notes: *1 The transition to HALT state is prevented if the HCSE bit in the FRSUCC1 register is not set to "1".

- The CC accepts modifications of the register in CONFIG state only.
- Must be configured identical in all nodes of a cluster.


32.6.4 FlexRay NEM Configuration Register (FRNEMC)

FlexRay NEM Configuration Register (FRNEMC)

<P4 address: location H'FFBF F08F>

Bit:

After Reset:



<After Reset: H'00>

Bit	Abbreviation	After Reset	R	W	Description
7 to 4	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
3 to 0	NML3 to NML0	All 0	R	W	Network Management Vector Length Bit (gNetworkManagementVectorLength)
					These bits configure the length of the NM vector. Valid values are 0 to 12 bytes.

Notes: • The CC accepts modifications of the register in CONFIG state only.

• Must be configured identical in all nodes of a cluster.

32.6.5 FlexRay PRT Configuration Register 1 (FRPRTC1)

FlexRay PRT Configuration Register 1 (FRPRTC1)

<P4 address: location H'FFBF F090>

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	RWP5	RWP4	RWP3	RWP2	RWP1	RWP0	_	RXW8	RXW7	RXW6	RXW5	RXW4	RXW3	RXW2	RXW1	RXW0
After Reset:	0	0	0	0	1	0	0	0	0	1	0	0	1	1	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		BRP0	SPP1	SPP0		CASM6	CASM5	CASM4	CASM3	CASM2	CASM1	CASM0	TSST3	TSST2	TSST1	TSST0
After Reset:	0	0	0	0	0	1	1	0	0	0	1	1	0	0	1	1

<After Reset: H'084C 0633>

Bit	Abbreviation	After Reset	R	W	Description
31 to 26	RWP5 to	H'02	R	W	Repetitions of Tx Wakeup Pattern Bit (pWakeupPattern)
	RWP0				Configures the number of repetitions (sequences) of the Tx wakeup symbol. Valid values are 2 to 63.
25	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
24 to 16	RXW8 to RXW0	H'04C	R	W	Wakeup Symbol Receive Window Length Bit (gdWakeupSymbolRxWindow)*1
					Configures the number of bit times used by the node to test the duration of the received wakeup pattern. Valid values are 76 to 301 bit times.
15	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
14	BRP0	0	R	W	Baud Rate Prescaler Bit (gdSampleClockPeriod, pSamplesPerMicrotick)
					The Baud Rate Prescaler configures the baud rate on the FlexRay bus. One bit time always consists of 8 samples independent of the configured baud rate.
					0: 10 MBit/s (default)
					gdSampleClockPeriod = $12.5 \text{ ns} = 1 \times FRck$
					pSamplePerMicrotick = 2 (1 μ T = 25 ns)
					1: 5 MBit/s
					gdSampleClockPeriod = $25 \text{ ns} = 2 \times \text{FRck}$
					pSamplePerMicrotick = 1 (1 μ T = 25 ns)
13 to 12	SPP1 to SPP0	00	R	W	Strobe Point Position Bit*4
					Defines the sample count value for strobing. The strobed bit value is set to the voted value when the sample count is incremented to the value configured by bits SPP1 to SPP0.
					00: Sample 5 (default)
					01: Sample 4
					10: Sample 6
					11: Sample 5
11	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
10	CASM6	1	R	_	Collision Avoidance Symbol Max Bit (gdCASRxLowMax)*3
9 to 4	CASM5 to CASM0	100011	R	W	Configures the upper limit of the acceptance window for a collision avoidance symbol (CAS). Valid values are 67 to 99 bit times.

Bit	Abbreviation	After Reset	R	W	Description
3 to 0	TSST3 to	0011	R	W	Transmission Start Sequence Transmitter Bit (gdTSSTransmitter)*1
	TSST0				Configures the duration of the Transmission Start Sequence (TSS) in terms of bit times.*2 Valid values are 3 to 15 bit times.

Notes: *1 Must be identical in all nodes of a cluster.

- *2 One bit time = 4 μ T = 100 ns@10 Mbps
- *3 The CASM6 bit is fixed to "1".
- *4 The current revision 2.1 of the FlexRay protocol requires that bits SPP1 to SPP0 = "B'00". The alternate strobe point positions could be used to compensate for asymmetries in the physical layer.
- The CC accepts modifications of the register in CONFIG state only.



32.6.6 FlexRay PRT Configuration Register 2 (FRPRTC2)

FlexRay PRT Configuration Register 2 (FRPRTC2)

<P4 address: location H'FFBF F094>

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	-		TXL5	TXL4	TXL3	TXL2	TXL1	TXL0	TXI7	TXI6	TXI5	TXI4	TXI3	TXI2	TXI1	TXI0
After Reset:	0	0	0	0	1	1	1	1	0	0	1	0	1	1	0	1
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	_	RXL5	RXL4	RXL3	RXL2	RXL1	RXL0	_	_	RXI5	RXI4	RXI3	RXI2	RXI1	RXI0
After Reset:	0	0	0	0	1	0	1	0	0	0	0	0	1	1	1	0

<After Reset: H'0F2D 0A0E>

Bit	Abbreviation	After Reset	R	W	Description
31, 30	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
29 to 24	TXL5 to TXL0	H'0F	R	W	Wakeup Symbol Transmit Low Bit (gdWakeupSymbolTxLow)
					Configures the number of bit times used by the node to transmit the low phase of the wakeup symbol. Valid values are 15 to 60 bit times.
23 to 16	TXI7 to TXI0	H'2D	R	W	Wakeup Symbol Transmit Idle Bit (gdWakeupSymbolTxIdle)
					Configures the number of bit times used by the node to transmit the idle phase of the wakeup symbol. Valid values are 45 to 180 bit times.
15, 14	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
13 to 8	RXL5 to RXL0	H'0A	R	W	Wakeup Symbol Receive Low Bit (gdWakeupSymbolRxLow)
					Configures the number of bit times used by the node to test the duration of the low phase of the received wakeup symbol. Valid values are 10 to 55 bit times.
7, 6	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
5 to 0	RXI5 to RXI0	H'0E	R	W	Wakeup Symbol Receive Idle Bit (gdWakeupSymbolRxIdle)
					Configures the number of bit times used by the node to test the duration of the idle phase of the received wakeup symbol. Valid values are 14 to 59 bit times.


Notes: • The CC accepts modifications of the register in CONFIG state only.

• Must be identical in all nodes of a cluster.

32.6.7 FlexRay MHD Configuration Register (FRMHDC)

FlexRay MHD Configuration Register (FRMHDC)

<P4 address: location H'FFBF F098>



<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31 to 29	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
28 to 16	SLT12 to SLT0	All 0	R	W	Start of Latest Transmit Bit (pLatestTx) *2
					Configures the maximum minislot value allowed before inhibiting frame transmission in the dynamic segment of the cycle. Valid values are 0 to 7981 minislots.
15 to 7	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
6 to 0	SFDL6 to	All 0	R	W	Static Frame Data Length Bit (gPayloadLengthStatic) *1
	SFDL0				Configures the cluster-wide payload length for all frames sent in the static segment in double bytes. Valid values are 0 to 127.

Notes: *1 Must be identical in all nodes of a cluster.




^{*2} There is no transmission in dynamic segment if bits SLT12 to SLT0 are set to "0".

[•] The CC accepts modifications of the register in CONFIG state only.

32.6.8 FlexRay GTU Configuration Register 1 (FRGTUC1)

FlexRay GTU Configuration Register 1 (FRGTUC1)

<P4 address: location H'FFBF F0A0>



<After Reset: H'0000 0280>


Bit	Abbreviation	After Reset	R	W	Description	
31 to 20 —		All 0	0	0	Reserved Bits	
					These bits are always read as "0". The write value should always be "0".	
19 to 0	UT19 to UT0	H'00280	R	W	Microtick per Cycle Bit (pMicroPerCycle)	
					Configures the duration of the communication cycle in microticks. Valid value are 640 to 640000 $\mu\text{T}.$	

Note: • The CC accepts modifications of the register in CONFIG state only.

32.6.9 FlexRay GTU Configuration Register 2 (FRGTUC2)

FlexRay GTU Configuration Register 2 (FRGTUC2)

<P4 address: location H'FFBF F0A4>



<After Reset: H'0002 000A>

Bit	Abbreviation	After Reset	R	W	Description
31 to 20	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
19 to 16	SNM3 to	0010	R	W	Sync Node Max Bit (gSyncNodeMax)
	SNM0				Maximum number of frames within a cluster with sync frame indicator bit (the SYN bit) set to "1". Valid values are 2 to 15.
15, 14	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
13 to 0	MPC13 to	to H'000A F	R	W	Macrotick Per Cycle Bit (gMacroPerCycle)
	MPC0				Configures the duration of one communication cycle in macroticks. Valid values are 10 to 16000 MT.

Notes: • The CC accepts modifications of the register in CONFIG state only.

• Must be identical in all nodes of a cluster.



32.6.10 FlexRay GTU Configuration Register 3 (FRGTUC3)

FlexRay GTU Configuration Register 3 (FRGTUC3)

<P4 address: location H'FFBF F0A8>

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_	MIOB6	MIOB5	MIOB4	MIOB3	MIOB2	MIOB1	МІОВ0	_	MIOA6	MIOA5	MIOA4	МІОАЗ	MIOA2	MIOA1	MIOA0
After Reset:	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	UIOB7	UIOB6	UIOB5	UIOB4	UIOB3	UIOB2	UIOB1	UIOB0	UIOA7	UIOA6	UIOA5	UIOA4	UIOA3	UIOA2	UIOA1	UIOA0
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<After Reset: H'0202 0000>

Bit	Abbreviation	After Reset	R	W	Description	
31	_	0	0	0	Reserved Bit	
					This bit is always read as "0". The write value should always be "0".	
30 to 24	MIOB6 to MIOB0	H'02	R	W	Macrotick Initial Offset Channel B Bit (pMacroInitialOffset[B])*1	
					Configures the number of macroticks between the static slot boundary and the subsequent macrotick boundary of the secondary time reference point based on the nominal macrotick duration Valid values are 2 to 72 MT.	
23	_	0	0	0	Reserved Bit	
					This bit is always read as "0". The write value should always be "0".	
22 to 16	MIOA6 to	H'02	R	W	Macrotick Initial Offset Channel A Bit (pMacroInitialOffset[A])*1	
	MIOA0				Configures the number of macroticks between the static slot boundary and the subsequent macrotick boundary of the secondary time reference point based on the nominal macrotick duration.*2 Valid values are 2 to 72 MT.	
15 to 8	UIOB7 to	All 0	R	W	Microtick Initial Offset Channel B Bit (pMicroInitialOffset[B])	
	UIOB0				Configures the number of microticks between the actual time reference point on channel B and the subsequent macrotick boundary of the secondary time reference point. The parameter depends on pDelayCompensation[B] and therefore has to be set for each channel independently. Valid values are 0 to 240 $\mu T.$	
7 to 0	UIOA7 to	All 0	R	W	Microtick Initial Offset Channel A Bit (pMicroInitialOffset[A])	
	UIOA0				Configures the number of microticks between the actual time reference point on channel A and the subsequent macrotick boundary of the secondary time reference point. The parameter depends on pDelayCompensation[A] and therefore has to be set for each channel independently. Valid values are 0 to 240 $\mu\text{T}.$	

Notes: *1 Must be identical in all nodes of a cluster.



^{*2} Nominal macroticks represent values before offset or rate correction.


[•] The CC accepts modifications of the register in CONFIG state only.

32.6.11 FlexRay GTU Configuration Register 4 (FRGTUC4)

For details about configuration of bits NIT13 to NIT0 and OCS13 to OCS0, see section 32.12.5, Configuration of NIT Start and Offset Correction Start.

FlexRay GTU Configuration Register 4 (FRGTUC4)

<P4 address: location H'FFBF F0AC>



<After Reset: H'0008 0007>

Bit	Abbreviation	After Reset	R	W	Description	
31, 20	_	All 0	0	0	Reserved Bits	
					These bits are always read as "0". The write value should always be "0".	
29 to 16	OCS13 to	H'0008	R W Offset Correction Start Bit		Offset Correction Start Bit (gOffsetCorrectionStart - 1)	
	OCS0				Determines the start of the offset correction within the NIT phase, calculated from start of cycle. Valid values are 8 to 15998 MT.	
15, 14	_	All 0	0	0	Reserved Bits	
					These bits are always read as "0". The write value should always be "0".	
13 to 0	NIT13 to NIT0	H'0007	R	W	Network Idle Time Start Bit (gMacroPerCycle - gdNIT - 1)	
					Configures the starting point of the Network Idle Time NIT at the end of the communication cycle expressed in terms of macroticks from the beginning of the cycle. The start of NIT is recognized if Macrotick = gMacroPerCycle - gdNIT -1 and the increment pulse of Macrotick is set Valid values are 7 to 15997 MT.	

Notes: • The CC accepts modifications of the register in CONFIG state only.

• Must be identical in all nodes of a cluster.

32.6.12 FlexRay GTU Configuration Register 5 (FRGTUC5)

FlexRay GTU Configuration Register 5 (FRGTUC5)

<P4 address: location H'FFBF F0B0>

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	DEC7	DEC6	DEC5	DEC4	DEC3	DEC2	DEC1	DEC0		_	-	CDD4	CDD3	CDD2	CDD1	CDD0
After Reset:	0	0	0	0	1	1	1	0	0	0	0	0	0	0	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DCB7	DCB6	DCB5	DCB4	DCB3	DCB2	DCB1	DCB0	DCA7	DCA6	DCA5	DCA4	DCA3	DCA2	DCA1	DCA0
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<After Reset: H'0E00 0000>

Bit	Abbreviation	After Reset	R	W	Description
31 to 24	DEC7 to DEC0	H'0E	R	W	Decoding Correction Bit (pDecodingCorrection)
					Configures the decoding correction value used to determine the primary time reference point. Valid values are 14 to 143 $\mu T.$
23 to 21	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
20 to 16	CDD4 to	All 0	R	W	Cluster Drift Damping Bit (pClusterDriftDamping)
	CDD0				Configures the cluster drift damping value used in clock synchronization to minimize accumulation of rounding errors. Valid values are 0 to 20 $\mu\text{T}.$
15 to 8	DCB7 to DCB0	All 0	R	W	Delay Compensation Channel B Bit (pDelayCompensation[B])
					Used to compensate for reception delays on the indicated channel. This covers assumed propagation delay up to cPropagationDelayMax for microticks in the range of 0.0125 to 0.05 μs . In practice, the minimum of the propagation delays of all sync nodes should be applied. Valid values are 0 to 200 μT .
7 to 0	DCA7 to DCA0	All 0	R	W	Delay Compensation Channel A Bit (pDelayCompensation[A])
					Used to compensate for reception delays on the indicated channel. This covers assumed propagation delay up to cPropagationDelayMax for microticks in the range of 0.0125 to 0.05 μs . In practice, the minimum of the propagation delays of all sync nodes should be applied. Valid values are 0 to 200 μT .

Note: • The CC accepts modifications of the register in CONFIG state only.



32.6.13 FlexRay GTU Configuration Register 6 (FRGTUC6)

FlexRay GTU Configuration Register 6 (FRGTUC6)

<P4 address: location H'FFBF F0B4>

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				_	_	MOD10	MOD9	MOD8	MOD7	MOD6	MOD5	MOD4	MOD3	MOD2	MOD1	MOD0
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	_	_	_	_	ASR10	ASR9	ASR8	ASR7	ASR6	ASR5	ASR4	ASR3	ASR2	ASR1	ASR0
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<After Reset: H'0002 0000>


Bit	Abbreviation	After Reset	R	W	Description
31 to 27	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
26 to 16	MOD10 to	H'002	R	W	Maximum Oscillator Drift Bit (pdMaxDrift)
	MOD0				Maximum drift offset between two nodes that operate with unsynchronized clocks over one communication cycle in $\mu T.$ Valid values are 2 to 1923 $\mu T.$
15 to 11	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
10 to 0	ASR10 to	All 0	R	W	Accepted Startup Range Bit (pdAcceptedStartupRange)
	ASR0				Number of microticks constituting the expanded range of measured deviation for startup frames during integration. Valid values are 0 to 1875 $\mu\text{T}.$

Note: • The CC accepts modifications of the register in CONFIG state only.

32.6.14 FlexRay GTU Configuration Register 7 (FRGTUC7)

FlexRay GTU Configuration Register 7 (FRGTUC7)

<P4 address: location H'FFBF F0B8>



<After Reset: H'0002 0004>

Bit	Abbreviation	After Reset	R	W	Description
31 to 26	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
25 to 16	NSS9 to NSS0	H'002	R	W	Number of Static Slots Bit (gNumberOfStaticSlots)*1
					Configures the number of static slots in a cycle. At least 2 coldstart nodes must be configured to startup a FlexRay network. Valid values are 2 to 1023 MT.
15 to 10	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
9 to 0	SSL9 to SSL0	H'004	R	W	Static Slot Length Bit (gdStaticSlot)
					Configures the duration of a static slot in macroticks. Valid values are 4 to 659 MT.


Notes: *1 At least 2 coldstart nodes must be configured to startup a FlexRay network.

- The CC accepts modifications of the register in CONFIG state only.
- Must be identical in all nodes of a cluster.

32.6.15 FlexRay GTU Configuration Register 8 (FRGTUC8)

FlexRay GTU Configuration Register 8 (FRGTUC8)

<P4 address: location H'FFBF F0BC>



<After Reset: H'0000 0002>

Bit	Abbreviation	After Reset	R	W	Description
31 to 29	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
28 to 16	NMS12 to	All 0	R	W	Number of Minislots Bit (gNumberOfMinislots)
	NMS0				Configures the number of minislots within the dynamic segment of a cycle. Valid values are 0 to 7986 MT.
15 to 6	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
5 to 0	MSL5 to MSL0	H'02	R	W	Minislot Length Bit (gdMinislot)
					Configures the duration of a minislot in macroticks. Valid values are 2 to 63 MT.

Notes: • The CC accepts modifications of the register in CONFIG state only.


• Must be identical in all nodes of a cluster.



32.6.16 FlexRay GTU Configuration Register 9 (FRGTUC9)

FlexRay GTU Configuration Register 9 (FRGTUC9)

<P4 address: location H'FFBF F0C0>



<After Reset: H'0000 0101>

Bit	Abbreviation	After Reset	R	W	Description
31 to 18	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
17, 16	DSI1, DSI0	00	R	W	Dynamic Slot Idle Phase Bit (gdDynamicSlotIdlePhase)*1
					Configures the duration of the dynamic slot idle phase in minislots. Valid values are 0 to 2 Minislot.
15 to 13	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
12 to 8	MAPO4 to	H'01	R	W	Minislot Action Point Offset Bit (gdMinislotActionPointOffset)
	MAPO0				Configures the action point offset in macroticks within the minislots of the dynamic segment. Valid values are 1 to 31 MT.
7, 6	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
5 to 0	APO5 to APO0	H'01	R	W	Action Point Offset Bit (gdActionPointOffset)
					Configures the action point offset in macroticks within static slots and symbol window. Valid values are 1 to 63 MT.


Notes: *1 The duration of the dynamic slot idle phase has to be greater or equal than the idle detection time.

- The CC accepts modifications of the register in CONFIG state only.
- Must be identical in all nodes of a cluster.

32.6.17 FlexRay GTU Configuration Register 10 (FRGTUC10)

FlexRay GTU Configuration Register 10 (FRGTUC10)

<P4 address: location H'FFBF F0C4>



<After Reset: H'0002 0005>

Bit	Abbreviation	After Reset	R	W	Description
31 to 27	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
26 to 16	MRC10 to	H'002	R	W	Maximum Rate Correction Bit (pRateCorrectionOut)
	MRC0				Holds the maximum permitted rate correction value to be applied by the internal clock synchronization algorithm. The CC checks only the internal rate correction value against the maximum rate correction value (absolute value). Valid values are 2 to 1923 $\mu\text{T}.$
15, 14	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
13 to 0	MOC13 to	H'0005	R	W	Maximum Offset Correction Bit (pOffsetCorrectionOut)
	MOC0				Holds the maximum permitted offset correction value to be applied by the internal clock synchronization algorithm (absolute value). The CC checks only the internal offset correction value against the maximum offset correction value. Valid values are 5 to 15266 $\mu\text{T}.$

Note: • The CC accepts modifications of the register in CONFIG state only.

32.6.18 FlexRay GTU Configuration Register 11 (FRGTUC11)

FlexRay GTU Configuration Register 11 (FRGTUC11)

<P4 address: location H'FFBF F0C8>

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		_		_	_	ERC2	ERC1	ERC0	_	_	_	_	_	EOC2	EOC1	EOC0
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		_		_	_	_	ERCC1	ERCC0	_	_	_	_	_	_	EOCC1	EOCC0
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31 to 27	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
26 to 24	ERC2 to ERC0	All 0	R	W	External Rate Correction Bit (pExternRateCorrection)*2*3
					Holds the external rate correction value in microticks to be applied by the internal clock synchronization algorithm. Valid values are 0 to 7 $\mu T.$
23 to 19	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
18 to 16	EOC2 to	All 0	R	W	External Offset Correction Bit (pExternOffsetCorrection)*2*3
	EOC0				Holds the external offset correction value in microticks to be applied by the internal clock synchronization algorithm. The value is subtracted / added from / to the calculated offset correction value. Valid values are 0 to 7 $\mu T.$
15 to 10	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
9, 8	ERCC1 to	00	R	W	External Rate Correction Control Bit (vExternRateControl)*1
	ERCC0				0X: No external rate correction
					External rate correction value subtracted from calculated rate correction value
					11: External rate correction value added to calculated rate correction value
7 to 2	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
1, 0	EOCC1,	00	R	W	External Offset Correction Control Bit (vExternOffsetControl)*1
	EOCC0				0X: No external offset correction
					 External offset correction value subtracted from calculated offset correction value
					11: External offset correction value added to calculated offset correction value

Notes: *1 Should be modified only outside NIT.

*2 May be modified in CONFIG state only.


*3 The value is applied during NIT.



32.7 CC Status Registers

During 8/16-bit accesses to status variables coded with more than 8/16-bit, the variable might be updated by the CC between two accesses (non-atomic read accesses). The status vector may change faster than the CPU can poll the status vector, depending on PAck frequency.

32.7.1 FlexRay CC Status Vector Register (FRCCSV)



<After Reset: Undefined>

Bit	Abbreviation	After Reset	R	W	Description
31, 30	_	All 0	0	Ν	Reserved Bits
					These bits are always read as "0".
29 to 24	PSL5 to PSL0	All 0	R	Ν	POC Status Log
					Status of bits POCS5 to POCS0 immediately before entering HALT state. Set when entering HALT state. Set to HALT when FREEZE command is applied during HALT state and the FSI bit is not already set i.e. the HALT state was not reached by FREEZE command. Set to B'00 0000 when leaving HALT state.
23 to 19	RCA4 to RCA0	Undefined	R	Ν	Remaining Coldstart Attempts (vRemainingColdstartAttempts)
					Indicates the number of remaining coldstart attempts. The RUN command initializes this counter to the maximum number of coldstart attempts as configured by bits CSA4 to CSA0 in the FRSUCC1 register.
					The initial value of bits RCA4 to RCA0 during CONFIG state is also bits CSA4 to CSA0 in the FRSUCC1 register.

Bit	Abbreviation	After Reset	R	W	Description
18 to 16	WSV2 to	All 0	R	Ν	Wakeup Status (vPOC!WakeupStatus)*6
	WSV0				Indicates the status of the current wakeup attempt.
					000 = UNDEFINED. Wakeup not yet executed by the CC.
					001 = RECEIVED_HEADER. Set when the CC finishes wakeup due to the reception of a frame header without coding violation on either channel in WAKEUP_LISTEN state.
					010 = RECEIVED_WUP. Set when the CC finishes wakeup due to the reception of a valid wakeup pattern on the configured wakeup channel in WAKEUP_LISTEN state.
					011 = COLLISION_HEADER. Set when the CC stops wakeup due to a detected collision during wakeup pattern transmission by receiving a valid header on either channel.
					100 = COLLISION_WUP. Set when the CC stops wakeup due to a detected collision during wakeup pattern transmission by receiving a valid wakeup pattern on the configured wakeup channel.
					101 = COLLISION_UNKNOWN. Set when the CC stops wakeup by leaving WAKEUP_DETECT state after expiration of the wakeup timer without receiving a valid wakeup pattern or a valid frame header.
					110 = TRANSMITTED. Set when the CC has successfully completed the transmission of the wakeup pattern.
					111 = reserved
15	_	0	0	N	Reserved Bit
					This bit is always read as "0".
14	CSI	Undefined	R	N	Cold Start Inhibit Flag (vColdStartInhibit)*5
					Indicates that the node is disabled from cold starting.
					The flag is set to "1" whenever the POC enters READY state due to CHI command READY. The flag has to be set to "0" under
					control of the CPU by CHI command ALLOW_COLDSTART (bits CMD3 to CMD0 in the FRSUCC1 register = B'1001).
					0: Cold starting of node enabled
					1: Cold starting of node disabled
13	CSAI	0	R	Ν	Coldstart Abort Indicator Flag*4
					Coldstart aborted.
					0: No state change
					1: Coldstart aborted
12	CSNI	0	R	Ν	Coldstart Noise Indicator Flag (vPOC!ColdstartNoise)*4
					Indicates that the cold start procedure occurred under noisy conditions.
					0: No state change
					1: The cold start procedure occurred under noisy conditions.
11, 10	_	All 0	0	N	Reserved Bits
					These bits are always read as "0".

Bit	Abbreviation	After Reset	R	W	Description
9, 8	SLM1, SLM0	00	R	N	Slot Mode Flag (vPOC!SlotMode)*3
					Indicates the actual slot mode of the POC in states READY, WAKEUP, STARTUP, NORMAL_ACTIVE, and NORMAL_PASSIVE.
					Default is SINGLE. Changes to ALL, depending on the TSM bit in the FRSUCC1 register. In NORMAL_ACTIVE or NORMAL_PASSIVE state, the CHI command ALL_SLOTS will change the slot mode from SINGLE over ALL_PENDING to ALL. Set to SINGLE in all other states.
					00: SINGLE
					01: reserved
					10: ALL_PENDING
					11: ALL
7	HRQ	0	R	N	Halt Request Flag (vPOC!CHIHaltRequest)*2
					0: No state change
					1: A request from the CPU has been received to halt the POC at the end of the communication cycle.
6	FSI	0	R	N	Freeze Status Indicator Flag (vPOC!Freeze)*1
					0: No state change
					1: The POC has entered the HALT state due to CHI command FREEZE or due to an error condition requiring an immediate POC halt.
5 to 0	POCS5 to	All 0	R	N	Protocol Operation Control Status Flag
	POCS0				Indicates the actual state of operation of the CC Protocol Operation Control, with bits POCS5 to POCS4 the POC in the wakeup path, or the POC in the startup path with bits POCS3 to POCS0, as shown in Table 32.6.
					00: The actual state of operation of the CC Protocol Operation Control
					01: The actual state of operation of the POC in the wakeup path
					10: The actual state of operation of the POC in the startup path
					11: Reserved

Notes: *1 Set to "0" by transition from HALT to DEFAULT_CONFIG state.

- *2 Set to "0" by transition from HALT to DEFAULT_CONFIG state or when entering READY state.
- *3 In all states other than NORMAL_ACTIVE or NORMAL_PASSIVE, the CHI command RESET_STATUS_INDICATOR will change the value set with the TSM bit in the FRSUCC1 register to "0".
- *4 Set to "0" by CHI command RESET_STATUS_INDICATORS or by transition from HALT to DEFAULT_CONFIG state or from READY to STARTUP state.
- *5 Set to "1" whenever the POC enters READY state due to CHI command READY. The flag has to be set to "0" under control of the CPU by CHI command ALLOW_COLDSTART (bits CMD3 to CMD0 in the FRSUCC1 register = "B'1001").
- *6 Set to "0" by CHI command RESET_STATUS_INDICATORS (bits CMD3 to CMD0 in the FRSUCC1 register = "B'1010") or by transition from HALT to DEFAULT_CONFIG state or from READY to STARTUP state.
- Some WAKEUP states and STARTUP states are active for a short time only before a transition to the next state occurs. Therefore it can not be guaranteed that all states are read by the application.





Table 32.6 POC Status Flags

Bits POCS5 to POCS0	POC Status						
B'00 0000	The actual state of operation of	DEFAULT_CONFIG state					
B'00 0001	the CC Protocol Operation Control	READY state					
B'00 0010		NORMAL_ACTIVE state					
B'00 0011	_	NORMAL_PASSIVE state					
B'00 0100	_	HALT state					
B'00 0101	_	MONITOR_MODE state					
B'00 0110 to B'00 1110	_	Reserved					
B'00 0101 to B'00 1110	_	Reserved					
B'00 1111	_	CONFIG state					
B'01 0000	The actual state of operation of	WAKEUP_STANDBY state					
B'01 0001	the POC in the wakeup path	WAKEUP_LISTEN state					
B'01 0010	_	WAKEUP_SEND state					
B'01 0011	_	WAKEUP_DETECT state					
B'01 0100 to B'01 1111	_	Reserved					
B'10 0000	The actual state of operation of	STARTUP_PREPARE state					
B'10 0001	the POC in the startup path	COLDSTART_LISTEN state					
B'10 0010	_	COLDSTART_COLLISION_RESOLUTION state					
B'10 0011	_	COLDSTART_CONSISTENCY_CHECK state					
B'10 0100	_	COLDSTART_GAP state					
B'10 0101	_	COLDSTART_JOIN state					
B'10 0110	_	INTEGRATION_COLDSTART_CHECK state					
B'10 0111	_	INTEGRATION_LISTEN state					
B'10 1000	_	INTEGRATION_CONSISTENCY_CHECK state					
B'10 1001	_	INITIALIZE_SCHEDULE state					
B'10 1010	_	ABORT_STARTUP state					
B'10 1011	_	STARTUP_SUCCESS state					
B'10 1100 to B'11 1111	_	Reserved					

32.7.2 FlexRay CC Error Vector Register (FRCCEV)

FlexRay CC Error Vector Register (FRCCEV)

<P4 address: location H'FFBF F106>



<After Reset: H'0000>

Bit	Abbreviation	After Reset	R	W	Description
15 to 13	_	All 0	0	Ν	Reserved Bits
					These bits are always read as "0".
12 to 8	PTAC4 to	All 0	R	Ν	Passive to Active Count (vAllowPassiveToActive)
	PTAC0				Indicates the number of consecutive even / odd cycle pairs that have passed with valid rate and offset correction terms, while the node is waiting to transit from NORMAL_PASSIVE state to NORMAL_ACTIVE state.
					The transition takes place when bits PTAC4 to PTAC0 equal bits PTA4 to PTA0 in the FRSUCC1 -1.
7, 6	ERRM1,	00	R	N	Error Mode Flag (vPOC!ErrorMode)
	ERRM0				00: ACTIVE (green)
					01: PASSIVE (yellow)
					10: COMM_HALT (red)
					11: reserved
5, 4	_	All 0	0	Ν	Reserved Bits
					These bits are always read as "0".
3 to 0	CCFC3 to	All 0	R	Ν	Clock Correction Failed Counter (vClockCorrectionFailed)
	CCFC0	o All O R N			Indicates the value (0 to 15) of the clock correction failed counter in the CC. The Clock Correction Failed Counter is incremented by one at the end of any odd communication cycle where either the missing offset correction error or missing rate correction error are active. The Clock Correction Failed Counter is set to "0" at the end of an odd communication cycle if neither the offset correction failed nor the rate correction failed errors are active. The Clock Correction Failed Counter stops at 15.

Note: • Initialized to "H'0000" by transition from HALT to DEFAULT_CONFIG state or when entering READY state.

32.7.3 FlexRay Slot Counter Value Register (FRSCV)

FlexRay Slot Counter Value Register (FRSCV)

<P4 address: location H'FFBF F110>

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	_			SCCB10	SCCB9	SCCB8	SCCB7	SCCB6	SCCB5	SCCB4	SCCB3	SCCB2	SCCB1	SCCB0
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_		_			SCCA10	SCCA9	SCCA8	SCCA7	SCCA6	SCCA5	SCCA4	SCCA3	SCCA2	SCCA1	SCCA0
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31 to 27	_	All 0	0	Ν	Reserved Bits
					These bits are always read as "0".
26 to 16	6 to 16 SCCB10 to All 0 R N Slo		N	Slot Counter Channel B (vSlotCounter[B])	
	SCCB0				Current slot counter value on channel B. The value is incremented by the CC and set to "0" at the start of a communication cycle. Valid values are 0 to 2047.
15 to 12	_	All 0	0	N	Reserved Bits
					These bits are always read as "0".
11 to 0	SCCA10 to	All 0	R	N	Slot Counter Channel A (vSlotCounter[A])
	SCCA0				Current slot counter value on channel A. The value is incremented by the CC and set to "0" at the start of a communication cycle. Valid values are 0 to 2047.

32.7.4 FlexRay Macrotick and Cycle Counter Value Register (FRMTCCV)

FlexRay Macrotick and Cycle Counter Value Register (FRMTCCV)

<P4 address: location H'FFBF F114>




<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31 to 22	_	All 0	0	Ν	Reserved Bits
					These bits are always read as "0".
21 to 16	CCV5 to CCV0	All 0	R	N	Cycle Counter Value (vCycleCounter)
					Current cycle counter value. The value is incremented by the CC at the start of a communication cycle. Valid values are 0 to 63.
15, 14	_	All 0	0	N	Reserved Bits
					These bits are always read as "0".
13 to 0	MTV13 to	All 0	R	Ν	Macrotick Value (vMacrotick)
	MTV0			Current macrotick value. The value is incremented by the CC and set to "0" at the start of a communication cycle. Valid values are 0 to 15999.	

32.7.5 FlexRay Rate Correction Value Register (FRRCV)

FlexRay Rate Correction Value Register (FRRCV)

<P4 address: location H'FFBF F11A>



<After Reset: H'0000>

Bit	Abbreviation	After Reset	R	W	Description
15 to 12	_	All 0	0	N	Reserved Bits
					These bits are always read as "0".
11 to 0	RCV11 to	All 0	R	N	Rate Correction Value (vRateCorrection)
	RCV0				Rate correction value (two's complement). Calculated internal rate correction value before limitation.* ¹
					If the RCV value exceeds the limits defined by bits MRC10 to MRC0 in the FRGTUC10 register, the RCLR flag in the FRSFS register is set to "1".


Notes: *1 The external rate correction value is added to the limited rate correction value.

• The register is reset when the CC leaves CONFIG state or enters STARTUP state.

32.7.6 FlexRay Offset Correction Value (FROCV)

FlexRay Offset Correction Value (FROCV)

<P4 address: location H'FFBF F11C>



<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description
32 to 19	_	All 0	0	Ν	Reserved Bits
					These bits are always read as "0".
18 to 0	OCV18 to	All 0	R	Ν	Offset Correction Value (vOffsetCorrection)
	OCV0				Offset correction value (two's complement).*1 Calculated internal offset correction value before limitation. If the OCV value exceeds the limits defined by bits MOC13 to MOC0 in the FRGTUC10 register, the OCLR flag in the FRSFS register is set to "1".

Notes: *1 The external offset correction value is added to the limited offset correction value.



32.7.7 FlexRay Sync Frame Status Register (FRSFS)

The maximum number of valid sync frames in a communication cycle is 15.

FlexRay Sync Frame Status Register (FRSFS)

<P4 address: location H'FFBF F120>

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_		-					_	_				RCLR	MRCS	OCLR	MOCS
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	VSBO3	VSBO2	VSBO1	VSBO0	VSBE3	VSBE2	VSBE1	VSBE0	VSAO3	VSAO2	VSAO1	VSAO0	VSAE3	VSAE2	VSAE1	VSAE0
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31 to 20	_	All 0	0	Ν	Reserved Bits
					These bits are always read as "0".
19	RCLR	0	R	Ν	Rate Correction Limit Reached Flag
					The Rate Correction Limit Reached flag signals to the CPU, that the rate correction value has exceeded its limit as defined by bits MRC10 to MRC0 in the FRGTUC10 register. The flag is updated by the CC at start of offset correction phase.
					0: Rate correction below limit
					1: Rate correction limit reached
18	MRCS	0	R	Ν	Missing Rate Correction Signal Flag
					The Missing Rate Correction flag signals to the CPU, that no rate correction calculation can be performed because no pairs of even / odd sync frames were received. The flag is updated by the CC at start of offset correction phase.
					0: Rate correction signal valid
					1: Missing rate correction signal
17	OCLR	0	R	N	Offset Correction Limit Reached Flag
					The Offset Correction Limit Reached flag signals to the CPU, that the offset correction value has exceeded its limit as defined by bits MOC13 to MOC0 in the FRGTUC10 register. The flag is updated by the CC at start of offset correction phase.
					0: Offset correction below limit
					1: Offset correction limit reached
16	MOCS	0	R	N	Missing Offset Correction Signal Flag
					The Missing Offset Correction flag signals to the CPU, that no offset correction calculation can be performed because no sync frames were received. The flag is updated by the CC at start of offset correction phase.
					0: Offset correction signal valid
					1: Missing offset correction signal
15 to 12	VSBO3 to	All 0	R	N	Valid Sync Frames Channel B, odd communication cycle*1*3
	VSBO0				Holds the number of valid sync frames received on channel B in the odd communication cycle. The value is updated during the NIT of each odd communication cycle.

Bit	Abbreviation	After Reset	R	w	Description
11 to 8	VSBE3 to	All 0	R	Ν	Valid Sync Frames Channel B, even communication cycle*1*3
	VSBE0				Holds the number of valid sync frames received on channel B in the even communication cycle. The value is updated during the NIT of each even communication cycle.
7 to 4	VSAO3 to	All 0	R	Ν	Valid Sync Frames Channel A, odd communication cycle*1*2
	VSAO0	AO0			Holds the number of valid sync frames received on channel A in the odd communication cycle. The value is updated during the NIT of each odd communication cycle.
3 to 0	VSAE3 to	All 0	R	Ν	Valid Sync Frames Channel A, even communication cycle*1*2
3 10 0	VSAE0				Holds the number of valid sync frames received on channel A in the even communication cycle. The value is updated during the NIT of each even communication cycle.

Notes: *1 If transmission of sync frames is enabled by the TXSY bit in the FRSUCC1 register the value is incremented by one.

- *2 The bit fields above are only valid if the respective channel is assigned to the CC by the CCHA bit in the FRSUCC1 register.
- *3 The bit fields above are only valid if the respective channel is assigned to the CC by the CCHB bit in the FRSUCC1 register.
- The register is reset when the CC leaves CONFIG state or enters STARTUP state.


32.7.8 FlexRay Symbol Window and NIT Status Register (FRSWNIT)

Bits 7 to 0 reflect symbol window related status information. Updated by the CC at the end of the symbol window for each channel. During startup the status data is not updated.

Bits 11 to 8 reflect NIT related status information. Updated by the CC at the end of the NIT for each channel.

FlexRay Symbol Window and NIT Status Register (FRSWNIT)

<P4 address: location H'FFBF F126>



<After Reset: H'0000>

Bit	Abbreviation	After Reset	R	W	Description
15 to 12	_	All 0	0	Ν	Reserved Bits
					These bits are always read as "0".
11	SBNB	0	R	Ν	Slot Boundary Violation during NIT Channel B Flag (vSS!BViolationB)
					0: No slot boundary violation detected
					1: Slot boundary violation during NIT detected on channel B
10	SENB	0	R	N	Syntax Error during NIT Channel B Flag (vSS!SyntaxErrorB)
					0: No syntax error detected
					1: Syntax error during NIT detected on channel B
9	SBNA	0	R	N	Slot Boundary Violation during NIT Channel A Flag (vSS!BViolationA)
					0: No slot boundary violation detected
					1: Slot boundary violation during NIT detected on channel A
8	SENA	0	R	N	Syntax Error during NIT Channel A Flag (vSS!SyntaxErrorA)
					0: No syntax error detected
					1: Syntax error during NIT detected on channel A
7	MTSB	0	R	N	MTS Received on Channel B Flag (vSS!ValidMTSB)*2
					Media Access Test symbol received on channel B during the preceding symbol window.
					0: No MTS symbol received on channel B
					1: MTS symbol received on channel B
6	MTSA	0	R	N	MTS Received on Channel A Flag (vSS!ValidMTSA)*1
					Media Access Test symbol received on channel A during the preceding symbol window.
					0: No MTS symbol received on channel A
					1: MTS symbol received on channel A
5	TCSB	0	R	N	Transmission Conflict in Symbol Window Channel B Flag (vSS!TxConflictB)
					0: No transmission conflict detected
					1: Transmission conflict in symbol window detected on channel B
4	SBSB	0	R	N	Slot Boundary Violation in Symbol Window Channel B Flag (vSS!BViolationB)
					0: No slot boundary violation detected
					1: Slot boundary violation during symbol window detected on channel B



Bit	Abbreviation	After Reset	R	W	Description
3	SESB	0	R	N	Syntax Error in Symbol Window Channel B Flag (vSS!SyntaxErrorB)
					0: No syntax error detected
					1: Syntax error during symbol window detected on channel B
2	TCSA	0	R	N	Transmission Conflict in Symbol Window Channel A Flag (vSS!TxConflictA)
					0: No transmission conflict detected
					1: Transmission conflict in symbol window detected on channel A
1	SBSA	0	R	N	Slot Boundary Violation in Symbol Window Channel A Flag (vSS!BViolationA)
					0: No slot boundary violation detected
					1: Slot boundary violation during symbol window detected on channel A
0	SESA	0	R	N	Syntax Error in Symbol Window Channel A Flag (vSS!SyntaxErrorA)
					0: No syntax error detected
					1: Syntax error during symbol window detected on channel A

Notes: *1 When this bit is set to "1", also interrupt flag (the MTSA bit in the FRSIR register) is set to "1".

^{*2} When this bit is set to "1", also interrupt flag (the MTSB bit in the FRSIR register) is set to "1".

[•] The register is reset when the CC leaves CONFIG state or enters STARTUP state.

After Reset:


32.7.9 FlexRay Aggregated Channel Status Register (FRACS)

0

0

0

The aggregated channel status register provides the CPU with an accrued status of channel activity for all communication slots regardless of whether they are assigned for transmission or subscribed for reception. The aggregated channel status register also includes status data from the symbol window and the network idle time. The status data is updated (set to "1") after each slot and aggregated until it is set to "0" by the program. During startup the status data is not updated. A flag is set to "0" by writing a "1" to the corresponding bit position. Writing a "0" has no effect on the flag. The register is reset when the CC leaves CONFIG state or enters STARTUP state.



0

0

0

0

<After Reset: H'0000> Bit After Reset R **W** Description **Abbreviation** 15 to 13 All 0 Reserved Bits These bits are always read as "0". The write value should always be "0". 12 SBVB 0 Slot Boundary Violation on Channel B Flag (vSS!BViolationB)*1 One or more slot boundary violations were observed on channel B at any time during the observation period (static or dynamic slots, symbol window, and NIT). 0: No slot boundary violation observed 1: Slot boundary violation(s) observed on channel B 11 CIB R W Communication Indicator Channel B Flag*1*2 0 One or more valid frames were received on channel B in slots that also contained any additional communication during the observation period, i.e. one or more slots received a valid frame AND had any combination of either syntax error OR content error OR content error OR slot boundary violation. 0: No valid frame(s) received in slots containing any additional communication 1: Valid frame(s) received on channel B in slots containing any additional communication 10 R W Content Error Detected on Channel B Flag (vSS!ContentErrorB)*1 **CEDB** One or more frames with a content error were received on channel B in any static or dynamic slot during the observation period. 0: No frame with content error received 1: Frame(s) with content error received on channel B 9 **SEDB** 0 Syntax Error Detected on Channel B Flag (vSS!SyntaxErrorB)* One or more syntax errors in static or dynamic slots, symbol window, and NIT were observed on channel B. 0: No syntax error observed 1: Syntax error(s) observed on channel B 8 VFRB 0 R W Valid Frame Received on Channel B Flag (vSS!ValidFrameB) One or more valid frames were received on channel B in any static or dynamic slot during the observation period. Set to "0" under control of the CPU. 0: No valid frame received 1: Valid frame(s) received on channel B

Bit	Abbreviation	After Reset	R	W	Description
7 to 5	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
4	SBVA	0	R	W	Slot Boundary Violation on Channel A Flag (vSS!BViolationA)*1
					One or more slot boundary violations were observed on channel A at any time during the observation period (static or dynamic slots, symbol window, and NIT).
					0: No slot boundary violation observed
					1: Slot boundary violation(s) observed on channel A
3	CIA	0	R	W	Communication Indicator Channel A Flag* ¹ * ²
					One or more valid frames were received on channel A in slots that also contained any additional communication during the observation period, i.e. one or more slots received a valid frame AND had any combination of either syntax error OR content error OR slot boundary violation.
					No valid frame(s) received in slots containing any additional communication
					1: Valid frame(s) received on channel A in slots containing any additional communication
2	CEDA	0	R	W	Content Error Detected on Channel A Flag (vSS!ContentErrorA)*1
					One or more frames with a content error were received on channel A in any static or dynamic slot during the observation period.
					0: No frame with content error received
					1: Frame(s) with content error received on channel A
1	SEDA	0	R	W	Syntax Error Detected on Channel A Flag (vSS!SyntaxErrorA)*1
					One or more syntax errors in static or dynamic slots, symbol window, and NIT were observed on channel A.
					0: No syntax error observed
					1: Syntax error(s) observed on channel A
0	VFRA	0	R	W	Valid Frame Received on Channel A Flag (vSS!ValidFrameA)
					One or more valid frames were received on channel A in any static or dynamic slot during the observation period.
					0: No valid frame received
					1: Valid frame(s) received on channel A


Notes: *1 When one of the flags SEDA, CEDA, CIA, SBVA changes from 0 to "1", interrupt flag (the EDA bit in the FREIR register) is set to "1". When one of the flags SEDB, CEDB, CIB, SBVB changes from 0 to "1", interrupt flag (the EDB bit in the FREIR register) is set to "1".



^{*2} The set condition of flags CIA and CIB is also fulfilled if there is only one single frame in the slot and the slot boundary at the end of the slot is reached during the frames channel idle recognition phase.

32.7.10 FlexRay Even Sync ID i Register (FRESIDi) (i = 1 to 15)

Registers FRESID1 to FRESID15 hold the frame IDs of the sync frames received in even communication cycles used for clock synchronisation up to the limit of gSyncNodeMax. The values are sorted in ascending order, with the FRESID1 register holding the lowest received sync frame ID. If the node itself transmits a sync frame in an even communication cycle, the FRESID1 register holds the respective sync frame ID as configured in message buffer 0 and flags RXEA, RXEB are set to "1". The value is updated during the NIT of each even communication cycle.



<After Reset: H'0000>


Bit	Abbreviation	After Reset	R	W	Description
15	RXEB	0	R	Ν	Even Sync ID
					Signals that a sync frame corresponding to the stored even sync ID was received on channel B or that the node is configured to be a sync node with key slot = bits EID9 to EID0 (the FRESID1 register only).
					0: No sync frame received on channel B / node not configured to transmit sync frames
					Sync frame received on channel B/ node configured to transmit sync frames
14	RXEA	0	R	N	Received / Configured Even Sync ID on Channel A Flag
					Signals that a sync frame corresponding to the stored even sync ID was received on channel A or that the node is configured to be a sync node with key slot = bits EID9 to EID0 (the FRESID1 register only).
					0: No sync frame received on channel A / node not configured to transmit sync frames
					1: Sync frame received on channel A / node configured to transmit sync frames
13 to 10	_	All 0	0	Ν	Reserved Bits
					These bits are always read as "0".
9 to 0	EID9 to EID0	All 0	R	N	Even Sync ID (vsSyncIDListA,B even)*1
					Sync frame ID even communication cycle.

Notes: *1 Sync frames are limited to the static segment. The maximum number of the static slots is 1023.

32.7.11 FlexRay Odd Sync ID i Register (FROSIDi) (i = 1 to 15)

Dia

Registers FROSID1 to FROSID15 hold the frame IDs of the sync frames received in odd communication cycles used for clock synchronisation up to the limit of gSyncNodeMax. The values are sorted in ascending order, with the FROSID1 register holding the lowest received sync frame ID. If the node itself transmits a sync frame in an odd communication cycle, the FROSID1 register holds the respective sync frame ID as configured in message buffer 0 and flags RXOA, RXOB are set to "1". The value is updated during the NIT of each odd communication cycle.



W Deceription

<After Reset: H'0000>

Bit Abbreviation After Reset R W Description					Description
15	RXOB	0	R	Ν	Received/Configured Odd Sync ID on Channel B Flag
					Signals that a sync frame corresponding to the stored odd sync ID was received on channel B or that the node is configured to be a sync node with key slot = bits OID9 to OID0 (the FROSID1 register only).
					0: No sync frame received on channel B / node not configured to transmit sync frames
					Sync frame received on channel B/ node configured to transmit sync frames
14	RXOA	0	R	N	Received/Configured Odd Sync ID on Channel A Flag
					Signals that a sync frame corresponding to the stored odd sync ID was received on channel A or that the node is configured to be a sync node with key slot = bits OID9 to OID0 (the FROSID1 register only).
					0: No sync frame received on channel A / node not configured to transmit sync frames
					1: Sync frame received on channel A/ node configured to transmit sync frames
13 to 10	_	All 0	0	Ν	Reserved Bits
					These bits are always read as "0".
9 to 0	OID9 to OID0	All 0	R	Ν	Odd Sync ID (vsSyncIDListA,B odd)*1
					Sync frame ID odd communication cycle.

Notes: *1 Sync frames are limited to the static segment. The maximum number of the static slots is 1023.




32.7.12 FlexRay Network Management Vector i Register (FRNMVi) (i = 1 to 3)

The three network management registers hold the accrued NM vector (configurable 0 to 12 bytes).

The accrued NM vector is generated by the CC by bit-wise ORing each NM vector received (valid static frames with PPI = 1) on each channel (see section 32.17, Network Management).

The CC updates the NM vector at the end of each communication cycle as long as the CC is either in NORMAL_ACTIVE or NORMAL_PASSIVE state.

NMVn-bytes exceeding the configured NM vector length are not valid.



<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31 to 24	NM31 to NM24	-			The three network management registers hold the accrued NM vector
23 to 16	NM23 to NM16	All 0	R		(configurable 0 to 12 bytes).*1
15 to 8	NM15 to NM8	All 0	R	N	The accrued NM vector is generated by the CC by bit-wise ORing each NM vector received (valid static frames with PPI = 1) on each channel.
7 to 0	NM7 to NM0	All 0	R	Ν	,

Note: *1 The following shows the assignment of the received payload's data bytes to the network management vector.

Assignment of Data Bytes to Network Management Vector

Register	NM31 to NM24	NM23 to NM16	NM15 to NM8	NM7 to NM0
FRNMV1	Data3	Data2	Data1	Data0
FRNMV2	Data7	Data6	Data5	Data4
FRNMV3	Data11	Data10	Data9	Data8

By setting the FBSEN bit in the FXROC register, the bit order on reading this register can be selected to be little endian style or big endian style.

• When the FBSEN bit in the FXROC register is set to "1" (big endian style)

Register	NM31 to NM24	NM23 to NM16	NM15 to NM8	NM7 to NM0
FRNMV1	Data0	Data1	Data2	Data3
FRNMV2	Data4	Data5	Data6	Data7
FRNMV3	Data8	Data9	Data10	Data11



• When the FBSEN bit in the FXROC register is set to "0" (little endian style)

Register	NM31 to NM24	NM23 to NM16	NM15 to NM8	NM7 to NM0
FRNMV1	Data3	Data2	Data1	Data0
FRNMV2	Data7	Data6	Data5	Data4
FRNMV3	Data11	Data10	Data9	Data8

32.8 Message Buffer Control Registers

32.8.1 FlexRay Message RAM Configuration Register (FRMRC)

The Message RAM Configuration register defines the number of message buffers assigned to the static segment, dynamic segment, and FIFO.

FlexRay Message RAM Configuration Register (FRMRC)

<P4 address: location H'FFBF F300>

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1		SPLM	SEC1	SEC0	LCB7	LCB6	LCB5	LCB4	LCB3	LCB2	LCB1	LCB0
After Reset:	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	FFB7	FFB6	FFB5	FFB4	FFB3	FFB2	FFB1	FFB0	FDB7	FDB6	FDB5	FDB4	FDB3	FDB2	FDB1	FDB0
After Reset		0	0	0	Λ	0	0	0	0	0	0	0	0	0	0	

<After Reset: H'0180 0000>

Bit	Abbreviation	After Reset	R	w	Description
31 to 27	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
26	SPLM	0	R	W	Sync Frame Payload Multiplex Bit
					This bit is only evaluated if the node is configured as sync node (the TXSY bit in the FRSUCC1 register = 1) or for single slot mode operation (the TSM bit in the FRSUCC1 register = 1). When this bit is set to "1" message buffers 0 and 1 are dedicated for sync frame transmission with different payload data on channels A and B. When this bit is set to "0", sync frames are transmitted from message buffer 0 with the same payload data on both channels. Note that the channel filter configuration for message buffer 0 resp. message buffer 1 has to be chosen accordingly.
					0: Only message buffer 0 locked against reconfiguration
					1: Both message buffers 0 and 1 are locked against reconfiguration
			Note: • In case the node is configured as sync node (the TXSY bit in the FRSUCC1 register = 1) or for single slot mode operation (the TSM bit in the FRSUCC1 register = 1), message buffer 0 resp. 1 is reserved for sync frames or single slot frames and have to be configured with the node-specific key slot ID. In case the node is neither configured as sync node nor for single slot operation message buffer 0 resp. 1 is treated like all other message buffers.		
25	SEC1	0	R	W	Secure Buffers Bit*1
24	SEC0	1	R	W	00: Reconfiguration of message buffers enabled with numbers < FFB bit enabled $\ensuremath{^{\ast^2}}$
					01: Reconfiguration of message buffers with numbers < FDB and with numbers ≥ FFB bit locked and transmission of message buffers for static segment with numbers ≥ FDB bit disabled
					10: Reconfiguration of all message buffers locked
					11: Reconfiguration of all message buffers locked and transmission of message buffers for static segment with numbers ≥ FDB bit disabled
23 to 16	LCB7 to LCB0	H'80	R	W	Last Configured Buffer Bit
					0 to 127: Number of message buffers is LCB + 1
					≥ 128: No message buffer configured

Bit	Abbreviation	After Reset	R	w	Description					
15 to 8	FFB7 to FFB0	All 0	R	W	First Buffer of FIFO Bit					
					0: All message buffers assigned to the FIFO					
					1 to 127: Message buffers from FFB bit to LCB bit assigned to the FIFO					
					≥ 128: No message buffer assigned to the FIFO					
7 to 0	FDB7 to FDB0	All 0	R	W	First Dynamic Buffer Bit					
					No group of message buffers exclusively for the static segment configured					
					1 to 127: Message buffers 0 to FDB bit - 1 reserved for static segment					
					\geq 128: No dynamic message buffers configured					

Notes: *1 Not evaluated when the CC is in DEFAULT_CONFIG or CONFIG state.

- *2 n nodes configured for sync frame transmission or for single slot mode operation message buffer 0 (and if the SPLM bit = 1, also message buffer 1) is always locked.
- In case the node is configured as sync node (the TXSY bit in the FRSUCC1 register = 1) or for single slot mode operation (the TSM bit in the FRSUCC1 register = 1), message buffer 0 resp. 1 is reserved for sync frames or single slot frames and have to be configured with the node-specific key slot ID. In case the node is neither configured as sync node nor for single slot operation message buffer 0 resp. 1 is treated like all other message buffers.
- The register can be written during CONFIG state only.






Figure 32.3 shows an example of the message buffer structure configured by bits FDB, FFB, and LCB.

Figure 32.3 Message Buffer Structure

- Notes: The programmer has to ensure that the configuration defined by bits FDB7 to FDB0, FFB7 to FFB0, and LCB7 to LCB0 is valid. The CC does not check for erroneous configurations!
 - The maximum number of header sections is 128. This means a maximum of 128 message buffers can be configured. The maximum length of a data section is 254 bytes. The length of the data section may be configured differently for each message buffer. For details, see section 32.23, Message RAM.
 - In case two or more message buffers are assigned to slot 1 by use of cycle filtering, all of them must be located either in the "Static Buffers" or at the beginning of the "Static + Dynamic Buffers" section.
 - The payload length configured and the length of the data section need to be configured identical for all message buffers belonging to the FIFO via bits PLC6 to PLC0 in the FRWRHS2 register and bits DP10 to DP0 in the FRWRHS3 register. When the CC is not in CONFIG state reconfiguration of message buffers belonging to the FIFO is locked.
 - The FlexRay protocol specification requires that each node has to send a frame in its key slot. Therefore at least message buffer 0 is reserved for transmission in the key slot. Due to this requirement a maximum number of 127 message buffers can be assigned to the FIFO. Nevertheless, a non protocol conform configuration without a transmission slot in the static segment would still be operational.

32.8.2 FlexRay FIFO Rejection Filter Register (FRFRF)

The FIFO Rejection Filter defines a user specified sequence of bits to which channel, frame ID, and cycle count of the incoming frames are compared. Together with the FIFO Rejection Filter Mask this register determines whether a message is rejected by the FIFO.

FlexRay FIFO Rejection Filter Register (FRFRF)

<P4 address: location H'FFBF F304>

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1		_	_	_	RNF	RSS	CYF6	CYF5	CYF4	CYF3	CYF2	CYF1	CYF0
After Reset:	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				FID10	FID9	FID8	FID7	FID6	FID5	FID4	FID3	FID2	FID1	FID0	CH1	CH0
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<After Reset: H'0180 0000>

Bit	Abbreviation	After Reset	R	W	Description
31 to 25	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
24	RNF	1	R	W	Reject Null Frames Bit
					0: Null frames are stored in the FIFO
					1: Reject all null frames
23	RSS	1	R	W	Reject in Static Segment Bit
					0: FIFO also used for static segment
					1: Reject messages in static segment
22 to 16	CYF6 to CYF0	All 0	R	W	Cycle Counter Filter Bit
					The 7-bit cycle counter filter determines the cycle set to which frame ID and channel rejection filter are applied. In cycles not belonging to the cycle set specified by bits CYF6 to CYF0, all frames are rejected. For details about the configuration of the cycle counter filter, see section 32.18.2, Cycle Counter Filtering.
15 to 13	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
12 to 2	FID10 to FID0	All 0	R	W	Frame ID Filter Bit*2*3
					Determines the frame ID to be rejected by the FIFO.
					0 to 2047 = Frame ID filter values
1	CH1	0	R	W	Channel Filter Bit*1
0	CH0	0	R	W	00: Receive on both channels
					01: Receive only on channel B
					10: Receive only on channel A
					11: No reception

Notes: *1 If reception on both channels is configured, also in static segment always both frames (from channel A and B) are stored in the FIFO, even if they are identical.



^{*2} With the additional configuration of the FRFRFM register, the corresponding frame ID filter bits are ignored, which results in further rejected frame IDs.

^{*3} When bits MFID10 to MFID0 in the FRFRFM register are "0", a frame ID filter value of zero means that no frame ID is rejected.

[•] The FRFRF register can be written during CONFIG state only.

32.8.3 FlexRay FIFO Rejection Filter Mask Register (FRFRFM)

The FIFO Rejection Filter Mask specifies which of the corresponding frame ID filter bits are relevant for rejection filtering. If a bit is set to "1", it indicates that the corresponding bit in the FRFRF register will not be considered for rejection filtering.





<After Reset: H'0000>

Bit	Abbreviation	After Reset	R	W	Description
15 to 13	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
12 to 2	MFID10 to	All 0	R	W	Mask Frame ID Filter Bit
	MFID0				0: Corresponding frame ID filter bit is used for rejection filtering
					1: Ignore corresponding frame ID filter bit
1, 0	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".

Note: • The FRFRFM register can be written during CONFIG state only.

32.8.4 FlexRay FIFO Critical Level Register (FRFCL)

FlexRay FIFO Critical Level Register (FRFCL)

<P4 address: location H'FFBF F30F>

Bit:

After Reset:

7	6	5	4	3	2	1	0
CL7	CL6	CL5	CL4	CL3	CL2	CL1	CL0
1	0	0	0	0	0	0	0

<After Reset: H'80>

Bit	Abbreviation	After Reset	R	W	Description
7 to 0	CL7 to CL0	H'80	R	W	Critical Level Bit
					When the receive FIFO fill level (bits RFFL7 to RFFL0 in the FRFSR register) is equal or greater than the critical level configured by bits CL7 to CL0, the receive FIFO critical level flag (the RFCL bit in the FRFSR register) is set to "1". If bits CL7 to CL0 are programmed to values > 128, the RFCL bit in the FRFSR register is never set to "1". When the RFCL bit in the FRFSR register changes from 0 to 1 the RFCL bit in the FRSIR register is set to "1", and if enabled, an interrupt is generated.

Note: • The CC accepts modifications of the register in CONFIG state only.


32.9 Message Buffer Status Registers

32.9.1 FlexRay Message Handler Status Register (FRMHDS)

A flag is set to "0" by writing a "1" to the corresponding bit position. Writing a "0" has no effect on the flag. The register will also be set to "0" by hard reset or by CHI command CLEAR_RAMS.

FlexRay Message Handler Status Register (FRMHDS)

<P4 address: location H'FFBF F310>



<After Reset: H'0000 0080>

Bit	Abbreviation	After Reset	R	W	Description
31	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
30 to 24	MBU6 to	All 0	R	0	Message Buffer Updated*3
	MBU0				Number of message buffer that was updated last by the CC.*6
23	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
22 to 16	MBT6 to MBT0	All 0	R	0	Message Buffer Transmitted* ⁴
					Number of last successfully transmitted message buffer.*5
15	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
14 to 8	FMB6 to FMB0	All 0	R	0	Faulty Message Buffer
					Parity error occurred when reading from the message buffer or when transferring data from Input Buffer or Transient Buffer 1,2 to the message buffer referenced by bits FMB6 to FMB0.*2*3
7	CRAM	1	R	0	Clear all internal RAM's Flag
					Signals that execution of the CHI command CLEAR_RAMS is ongoing (all bits of all internal RAM blocks are written to "0"). The bit is set to "1" by hard reset or by CHI command CLEAR_RAMS.
					0: No execution of the CHI command CLEAR_RAMS
					1: Execution of the CHI command CLEAR_RAMS ongoing
6	MFMB	0	R	W	Multiple Faulty Message Buffers detected Flag
					0: No additional faulty message buffer
					1: Another faulty message buffer was detected while the FMBD flag is set to "1"
5	FMBD	0	R	W	Faulty Message Buffer Detected Flag
					Message buffer referenced by bits FMB6 to FMB0 holds faulty data due to a parity error.
					0: No faulty message buffer
					Message buffer referenced by bits FMB6 to FMB0 holds faulty data due to a parity error

Bit	Abbreviation	After Reset	R	W	Description
4	PTBF2	0	R	W	Parity Error Transient Buffer RAM B Flag
					0: No parity error
					1: Parity error occurred when reading Transient Buffer RAM B*1
3	PTBF1	0	R	W	Parity Error Transient Buffer RAM A Flag
					0: No parity error
					1: Parity error occurred when reading Transient Buffer RAM A*1
2	PMR	0	R	W	Parity Error Message RAM Flag
					0: No parity error
					1: Parity error occurred when reading the Message RAM*1
1	POBF	0	R	W	Parity Error Output Buffer RAM 1, 2 Flag
					0: No parity error
					1: Parity error occurred when reading Output Buffer RAM 1, 2^{*^1}
0	PIBF	0	R	W	Parity Error Input Buffer RAM 1, 2 Flag
					0: No parity error
					1: Parity error occurred when reading Input Buffer RAM 1, 2^{*^1}

Notes: *1 When one of the flags PIBF, POBF, PMR, PTBF1, PTBF2 changes from 0 to 1, the PERR bit in the FREIR register is set to "1".



^{*2} Value only valid when one of the flags PIBF, PMR, PTBF1, PTBF2, and the FMBD bit is set to "1".

^{*3} Is not updated while flag FMBD is set.

^{*4} Bits MBT6 to MBT0 and MBU6 to MBU0 are set to "0" when the CC leaves CONFIG state or enters STARTUP state.


^{*5} f the message buffer is configured for singleshot mode, the respective TXR flag in the FRTXRQi register (i = 1 to 4) was set to "0".

^{*6} For this message buffer the respective ND and/or MBC flag in the FRNDATi register (i = 1 to 4) and the FRMBSCi register (i = 1 to 4) are also set to "1".

32.9.2 FlexRay Last Dynamic Transmit Slot Register (FRLDTS)

FlexRay Last Dynamic Transmit Slot Register (FRLDTS)

<P4 address: location H'FFBF F314>



<After Reset: H'0000 0000>


Bit	Abbreviation	After Reset	R	W	Description
31 to 27	_	All 0	0	N	Reserved Bits
					These bits are always read as "0".
26 to 16	LDTB10 to	All 0	R	N	Last Dynamic Transmission Channel B*1
	LDTB0				Value of vSlotCounter[B] at the time of the last frame transmission on channel B in the dynamic segment of this node.
15 to 11	_	All 0	0	N	Reserved Bits
					These bits are always read as "0".
10 to 0	LDTA10 to All 0 LDTA0	All 0	R	Ν	Last Dynamic Transmission Channel A*1
					Value of vSlotCounter[A] at the time of the last frame transmission on channel A in the dynamic segment of this node.

Notes: *1 It is updated at the end of the dynamic segment and is set to "0" if no frame was transmitted during the dynamic segment.

32.9.3 FlexRay FIFO Status Register (FRFSR)

FlexRay FIFO Status Register (FRFSR)

<P4 address: location H'FFBF F31A>



<After Reset: H'0000>

Bit	Abbreviation	After Reset	R	W	Description
15 to 8	RFFL7 to	All 0	R	Ν	Receive FIFO Fill Level
	RFFL0				Number of FIFO buffers filled with new data not yet read by the CPU. Maximum value is 128.
7 to 3	_	All 0	0	Ν	Reserved Bits
					These bits are always read as "0".
2	RFO	0	R	Ν	Receive FIFO Overrun Flag
					The flag is set to "1" by the CC when a receive FIFO overrun is detected. When a receive FIFO overrun occurs, the oldest message is overwritten with the actual received message. In addition, interrupt flag (the RFO bit in the FREIR register) is set to "1". The flag is set to "0" by the next FIFO read access issued by the CPU.
					0: No receive FIFO overrun detected
					1: A receive FIFO overrun has been detected
1	RFCL	0	R	Ν	Receive FIFO Critical Level Flag
					This flag is set to "1" when the receive FIFO fill level (bits RFFL7 to RFF0) is equal or greater than the critical level as configured by bits CL7 to CL0 in the FRFCL register. The flag is set to "0" by the CC as soon as bits RFFL7 to RFFL0 drop below bits CL7 to CL0 in the FRFCL register. When the RFCL bit changes from 0 to 1 the RFCL bit in the FRSIR register is set to "1", and if enabled, an interrupt is generated.
					0: Receive FIFO below critical level
					1: Receive FIFO critical level reached
0	RFNE	0	R	Ν	Receive FIFO Not Empty Flag
					This flag is set to "1" by the CC when a received valid frame (data or null frame depending on rejection mask) was stored in the FIFO. In addition, interrupt flag (the RFNE flag in the FRSIR register) is set to "1". The bit is set to "0" after the CPU has read all message from the FIFO.
					0: Receive FIFO is empty
					1: Receive FIFO is not empty

Note: • The register is initialized when the CC leaves CONFIG state or enters STARTUP state.




32.9.4 FlexRay Message Handler Constraints Flags Register (FRMHDF)

Some constraints exist for the Message Handler regarding PAck frequency, Message RAM configuration, and FlexRay bus traffic. To simplify software development, constraints violations are reported by setting flags in the FRMHDF register.

A flag is set to "0" by writing a "1" to the corresponding bit position. Writing a "0" has no effect on the flag. An initialisation of the FlexRay module will also set the register to "0".





<After Reset: H'0000>

Bit	Abbreviation	After Reset	R	W	Description
15 to 9	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
8	WAHP	0	R	W	Write Attempt to Header Partition Flag*1
					Outside DEFAULT_CONFIG and CONFIG state this flag is set to "1" by the CC when the message handler tries to write message data into the header partition of the Message RAM due to faulty configuration of a message buffer. The write attempt is not executed, to protect the header partition from unintended write accesses.
					0: No write attempt to header partition
					1: Write attempt to header partition
7, 6	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
5	TBFB	0	R	W	Transient Buffer Access Failure B Flag*1
					This flag is set to "1" by the CC when a read or write access to TBF B requested by PRT B could not complete within the available time.
					0: No TBF B access failure
					1: TBF B access failure
4	TBFA	0	R	W	Transient Buffer Access Failure A Flag* ¹
					This flag is set to "1" by the CC when a read or write access to TBF A requested by PRT A could not complete within the available time.
					0: No TBF A access failure
					1: TBF A access failure
3	FNFB	0	R	W	Find Sequence Not Finished for Channel B Flag*1*2
					This flag is set to "1" by the CC when the Message Handler, due to overload condition, was not able to finish a find sequence with respect to channel B.
					0: No find sequence not finished for channel B
					1: Find sequence not finished for channel B
2	FNFA	0	R	W	Find Sequence Not Finished for Channel A Flag*1*2
					This flag is set to "1" by the CC when the Message Handler, due to overload condition, was not able to finish a find sequence with respect to channel A.
					0: No find sequence not finished for channel A
					1: Find sequence not finished for channel A

Bit	Abbreviation	After Reset	R	W	Description
1	SNUB	0	R	W	Status Not Updated Channel B Flag*1
					This flag is set to "1" by the CC when the Message Handler, due to overload condition, was not able to update a message buffer's status (MBS) with respect to channel B.
					0: No overload condition occurred when updating MBS for channel B
					1: MBS for channel A not updated
0	SNUA	0	R	W	Status Not Updated Channel A Flag*1
					This flag is set to "1" by the CC when the Message Handler, due to overload condition, was not able to update a message buffer's status (MBS) with respect to channel A.
					0: No overload condition occurred when updating MBS for channel A
					1: MBS for channel A not updated

Notes: *1 When one of the flags SNUA, SNUB, FNFA, FNFB, TBFA, TBFB, WAHP changes from 0 to 1, interrupt flag (the MHF bit in the FREIR register) is set to "1".

^{*2} Sequence: scan of Message RAM for matching message buffer

[•] The register is initialized when the CC leaves CONFIG state or enters STARTUP state.

32.9.5 FlexRay Transmission Request Register i (FRTXRQi) (i = 1 to 4)

The four registers reflect the state of the TXR flags of all configured message buffers. The flags are evaluated for transmit buffers only. If the number of configured message buffers is less than 128, the remaining TXR flags have no meaning.

(1) FlexRay Transmission Request Register 1 (FRTXRQ1)

FlexRay Transmission Request Register 1 (FRTXRQ1)

<P4 address: location H'FFBF F320>

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	TXR 31	TXR 30	TXR 29	TXR 28	TXR 27	TXR 26	TXR 25	TXR 24	TXR 23	TXR 22	TXR 21	TXR 20	TXR 19	TXR 18	TXR 17	TXR 16
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TXR 15	TXR 14	TXR 13	TXR 12	TXR 11	TXR 10	TXR 9	TXR 8	TXR 7	TXR 6	TXR 5	TXR 4	TXR 3	TXR 2	TXR 1	TXR 0
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31 to 0	TXR31 to	All 0	R	N	Transmission Request Flag*1
	TXR0				If the flag is set to "1", the respective message buffer is ready for transmission respectively transmission of this message buffer is in progress.
					In single-shot mode the flags are reset after transmission has completed.

(2) FlexRay Transmission Request Register 2 (FRTXRQ2)

FlexRay Transmission Request Register 2 (FRTXRQ2)

<P4 address: location H'FFBF F324>

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	TXR 63	TXR 62	TXR 61	TXR 60	TXR 59	TXR 58	TXR 57	TXR 56	TXR 55	TXR 54	TXR 53	TXR 52	TXR 51	TXR 50	TXR 49	TXR 48
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TXR 47	TXR 46	TXR 45	TXR 44	TXR 43	TXR 42	TXR 41	TXR 40	TXR 39	TXR 38	TXR 37	TXR 36	TXR 35	TXR 34	TXR 33	TXR 32
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31 to 0	TXR63 to	All 0	R	Ν	Transmission Request Flag* ¹
	TXR32				If the flag is set to "1", the respective message buffer is ready for transmission respectively transmission of this message buffer is in progress.
					In single-shot mode the flags are reset after transmission has completed.

(3) FlexRay Transmission Request Register 3 (FRTXRQ3)

FlexRay Transmission Request Register 3 (FRTXRQ3)

<P4 address: location H'FFBF F328>

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	TXR 95	TXR 94	TXR 93	TXR 92	TXR 91	TXR 90	TXR 89	TXR 88	TXR 87	TXR 86	TXR 85	TXR 84	TXR 83	TXR 82	TXR 81	TXR 80
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TXR 79	TXR 78	TXR 77	TXR 76	TXR 75	TXR 74	TXR 73	TXR 72	TXR 71	TXR 70	TXR 69	TXR 68	TXR 67	TXR 66	TXR 65	TXR 64
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31 to 0	TXR95 to	All 0	R	Ν	Transmission Request Flag*1
	TXR64				If the flag is set to "1", the respective message buffer is ready for transmission respectively transmission of this message buffer is in progress.
					In single-shot mode the flags are reset after transmission has completed.



(4) FlexRay Transmission Request Register 4 (FRTXRQ4)

FlexRay Transmission Request Register 4 (FRTXRQ4)

<P4 address: location H'FFBF F32C>

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	TXR 127	TXR 126	TXR 125	TXR 124	TXR 123	TXR 122	TXR 121	TXR 120	TXR 119	TXR 118	TXR 117	TXR 116	TXR 115	TXR 114	TXR 113	TXR 112
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TXR 111	TXR 110	TXR 109	TXR 108	TXR 107	TXR 106	TXR 105	TXR 104	TXR 103	TXR 102	TXR 101	TXR 100	TXR 99	TXR 98	TXR 97	TXR 96
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31 to 0	TXR127 to	All 0	R	Ν	Transmission Request Flag*1
	TXR96				If the flag is set to "1", the respective message buffer is ready for transmission respectively transmission of this message buffer is in progress.
					In single-shot mode the flags are reset after transmission has completed. $\label{eq:completed} % \begin{center} cente$

32.9.6 FlexRay New Data Register i (FRNDATi) (i = 1 to 4)

The four registers reflect the state of the ND flags of all configured message buffers. ND flags belonging to transmit buffers have no meaning. If the number of configured message buffers is less than 128, the remaining ND flags have no meaning.

(1) FlexRay New Data Register 1 (FRNDAT1)

FlexRay New Data Register 1 (FRNDAT1)

<P4 address: location H'FFBF F330>

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ND 31	ND 30	ND 29	ND 28	ND 27	ND 26	ND 25	ND 24	ND 23	ND 22	ND 21	ND 20	ND 19	ND 18	ND 17	ND 16
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ND 15	ND 14	ND 13	ND 12	ND 11	ND 10	ND 9	ND 8	ND 7	ND 6	ND 5	ND 4	ND 3	ND 2	ND 1	ND 0
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<After Reset: H'0000 0000>

Bit **Abbreviation** After Reset R W Description

New Data Flag*1 31 to 0 ND31 to ND0 All 0

> The flags are set to "1" when a valid received data frame matches the message buffer's filter configuration, independent of the payload length received or the payload length configured for that message buffer. The flags are not set to "1" after reception of null frames except for message buffers belonging to the receive FIFO.

An ND flag is set to "0" when the header section of the corresponding message buffer is reconfigured or when the data section has been transferred to the Output Buffer.

Notes: *1 If the number of configured message buffers is less than 128, the remaining ND flags have no meaning. ND flags belonging to transmit buffers have no meaning.

(2) FlexRay New Data Register 2 (FRNDAT2)

FlexRay New Data Register 2 (FRNDAT2)

<P4 address: location H'FFBF F334>

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ND 63	ND 62	ND 61	ND 60	ND 59	ND 58	ND 57	ND 56	ND 55	ND 54	ND 53	ND 52	ND 51	ND 50	ND 49	ND 48
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ND 47	ND 46	ND 45	ND 44	ND 43	ND 42	ND 41	ND 40	ND 39	ND 38	ND 37	ND 36	ND 35	ND 34	ND 33	ND 32
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31 to 0	ND63 to ND32	All 0	R	N	New Data Flag* ¹
					The flags are set to "1" when a valid received data frame matches the message buffer's filter configuration, independent of the payload length received or the payload length configured for that message buffer. The flags are not set to "1" after reception of null frames except for message buffers belonging to the receive FIFO.
					An ND flag is set to "0" when the header section of the corresponding message buffer is reconfigured or when the data section has been transferred to the Output Buffer.

Notes: *1 If the number of configured message buffers is less than 128, the remaining ND flags have no meaning. ND flags belonging to transmit buffers have no meaning.

(3) FlexRay New Data Register 3 (FRNDAT3)

FlexRay New Data Register 3 (FRNDAT3)

<P4 address: location H'FFBF F338>

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ND 95	ND 94	ND 93	ND 92	ND 91	ND 90	ND 89	ND 88	ND 87	ND 86	ND 85	ND 84	ND 83	ND 82	ND 81	ND 80
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ND 79	ND 78	ND 77	ND 76	ND 75	ND 74	ND 73	ND 72	ND 71	ND 70	ND 69	ND 68	ND 67	ND 66	ND 65	ND 64
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31 to 0	ND95 to ND64	All 0	R	Ν	New Data Flag* ¹
					The flags are set to "1" when a valid received data frame matches the message buffer's filter configuration, independent of the payload length received or the payload length configured for that message buffer. The flags are not set to "1" after reception of null frames except for message buffers belonging to the receive FIFO.
					An ND flag is set to "0" when the header section of the corresponding message buffer is reconfigured or when the data section has been transferred to the Output Buffer.

Notes: *1 If the number of configured message buffers is less than 128, the remaining ND flags have no meaning. ND flags belonging to transmit buffers have no meaning.

(4) FlexRay New Data Register 4 (FRNDAT4)

FlexRay New Data Register 4 (FRNDAT4)

<P4 address: location H'FFBF F33C>

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ND 127	ND 126	ND 125	ND 124	ND 123	ND 122	ND 121	ND 120	ND 119	ND 118	ND 117	ND 116	ND 115	ND 114	ND 113	ND 112
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ND 111	ND 110	ND 109	ND 108	ND 107	ND 106	ND 105	ND 104	ND 103	ND 102	ND 101	ND 100	ND 99	ND 98	ND 97	ND 96
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<After Reset: H'0000 0000>


Bit	Abbreviation	After Reset	R	W	Description
31 to 0	ND127 to	All 0	R	Ν	New Data Flag* ¹
	ND96				The flags are set to "1" when a valid received data frame matches the message buffer's filter configuration, independent of the payload length received or the payload length configured for that message buffer. The flags are not set to "1" after reception of null frames except for message buffers belonging to the receive FIFO.
					An ND flag is set to "0" when the header section of the corresponding message buffer is reconfigured or when the data section has been transferred to the Output Buffer.

Notes: *1 If the number of configured message buffers is less than 128, the remaining ND flags have no meaning. ND flags belonging to transmit buffers have no meaning.

32.9.7 FlexRay Message Buffer Status Changed Register i (FRMBSCi) (i = 1 to 4)

The four registers reflect the state of the MBC flags of all configured message buffers. If the number of configured message buffers is less than 128, the remaining MBC flags have no meaning.

(1) FlexRay Message Buffer Status Changed Register 1 (FRMBSC1)



<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31 to 0	MBC31 to	All 0	R	Ν	Message Buffer Status Changed Flag*1
	MBC0				An MBC flag is set to "1" whenever the Message Handler changes one of the status flags VFRA,VFRB, SEOA, SEOB, CEOA, CEOB, SVOA, SVOB, TCIA, TCIB, ESA, ESB, MLST,FTA, FTB in the header section of the respective message buffer.
					0: No change
					1: Changed

Notes: *1 If the number of configured message buffers is less than 128, the remaining MBC flags have no meaning.



(2) FlexRay Message Buffer Status Changed Register 2 (FRMBSC2)

FlexRay Message Buffer Status Changed Register 2 (FRMBSC2)

<P4 address: location H'FFBF F344>

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	MBC 63	MBC 62	MBC 61	MBC 60	MBC 59	MBC 58	MBC 57	MBC 56	MBC 55	MBC 54	MBC 53	MBC 52	MBC 51	MBC 50	MBC 49	MBC 48
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	MBC 47	MBC 46	MBC 45	MBC 44	MBC 43	MBC 42	MBC 41	MBC 40	MBC 39	MBC 38	MBC 37	MBC 36	MBC 35	MBC 34	MBC 33	MBC 32
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31 to 0	MBC63 to	All 0	R	Ν	Message Buffer Status Changed Flag* ¹
	MBC32				An MBC flag is set to "1" whenever the Message Handler changes one of the status flags VFRA,VFRB, SEOA, SEOB, CEOA, CEOB, SVOA, SVOB, TCIA, TCIB, ESA, ESB, MLST,FTA, FTB in the header section of the respective message buffer.
					0: No change
					1: Changed

Notes: *1 If the number of configured message buffers is less than 128, the remaining MBC flags have no meaning.

(3) FlexRay Message Buffer Status Changed Register 3 (FRMBSC3)

FlexRay Message Buffer Status Changed Register 3 (FRMBSC3)

<P4 address: location H'FFBF F348>

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	MBC 95	MBC 94	MBC 93	MBC 92	MBC 91	MBC 90	MBC 89	MBC 88	MBC 87	MBC 86	MBC 85	MBC 84	MBC 83	MBC 82	MBC 81	MBC 80
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	MBC 79	MBC 78	MBC 77	MBC 76	MBC 75	MBC 74	MBC 73	MBC 72	MBC 71	MBC 70	MBC 69	MBC 68	MBC 67	MBC 66	MBC 65	MBC 64
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31 to 0	MBC95 to	All 0	R	Ν	Message Buffer Status Changed Flag* ¹
	MBC64				An MBC flag is set to "1" whenever the Message Handler changes one of the status flags VFRA,VFRB, SEOA, SEOB, CEOA, CEOB, SVOA, SVOB, TCIA, TCIB, ESA, ESB, MLST,FTA, FTB in the header section of the respective message buffer.
					0: No change
					1: Changed

Notes: *1 If the number of configured message buffers is less than 128, the remaining MBC flags have no meaning.

(4) FlexRay Message Buffer Status Changed Register 4 (FRMBSC4)

FlexRay Message Buffer Status Changed Register 4 (FRMBSC4)

<P4 address: location H'FFBF F34C>

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	MBC 127	MBC 126	MBC 125	MBC 124	MBC 123	MBC 122	MBC 121	MBC 120	MBC 119	MBC 118	MBC 117	MBC 116	MBC 115	MBC 114	MBC 113	MBC 112
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	MBC 111	MBC 110	MBC 109	MBC 108	MBC 107	MBC 106	MBC 105	MBC 104	MBC 103	MBC 102	MBC 101	MBC 100	MBC 99	MBC 98	MBC 97	MBC 96
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31 to 0	MBC127 to	All 0	R	Ν	Message Buffer Status Changed Flag* ¹
	MBC96				An MBC flag is set to "1" whenever the Message Handler changes one of the status flags VFRA,VFRB, SEOA, SEOB, CEOA, CEOB, SVOA, SVOB, TCIA, TCIB, ESA, ESB, MLST,FTA, FTB in the header section of the respective message buffer.
					0: No change
					1: Changed

Notes: *1 If the number of configured message buffers is less than 128, the remaining MBC flags have no meaning.

32.10 Input Buffer

Double buffer structure consisting of Input Buffer Host and Input Buffer Shadow. While the CPU can write to Input Buffer Host, the transfer to the Message RAM is done from Input Buffer Shadow. The Input Buffer holds the header and data sections to be transferred to the selected message buffer in the Message RAM. It is used to configure the message buffers in the Message RAM and to update the data sections of transmit buffers.

When updating the header section of a message buffer in the Message RAM from the Input Buffer, the Message Buffer Status as described in section 32.11.5, FlexRay Message Buffer Status Register (FRMBS) is automatically set to "0".


The header sections of message buffers belonging to the receive FIFO can only be (re)configured when the CC is in CONFIG state. For those message buffers only the payload length configured and the data pointer need to be configured via bits PLC6 to PLC0 in the FRWRHS2 register and bits DP10 to DP0 in the FRWRHS3 register. All information required for acceptance filtering is taken from the FIFO rejection filter and the FIFO rejection filter mask.

The data transfer between Input Buffer (IBF) and Message RAM is described in detail in section 32.22.2 (1), Data Transfer from Input Buffer to Message RAM.



32.10.1 FlexRay Write Data Section i Register (FRWRDSi) (i = 1 to 64)

Holds the data words to be transferred to the data section of the addressed message buffer. The data words (DWi) are written to the Message RAM in transmission order from DW1 (byte0, byte1) to DWPL (PL = number of data words as defined by the payload length configured by bits PLC6 to PLC0 in the FRWRHS2 register).



<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31 to 0	MD31 to MD0	All 0	R	W	Message Data
					MD7 to MD0: DW _{n+1} , byte _{n+2}
					MD15 to MD8: DW _{n+1} , byte _{n+1}
					MD23 to MD16: DW _n , byte _n
					MD31 to MD24: DW _n , byte _{n-1}

Note: • DW127 is located on bits MD15 to MD0 in the FRWRDS64 register. In this case bits MD 31 to MD16 in the FRWRDS64 register are unused (no valid data). The Input Buffer RAMs are initialized to "0" when leaving hard reset or by CHI command CLEAR_RAMS.

By setting the FBSEN bit in the FXROC register, the bit order on reading and writing this register can be selected to be little endian style or big endian style.

• When the FBSEN bit in the FXROC register is set to "1" (big endian style)

MD7 to MD0 in the FRWRDSn register = DW_{au}, byte_{au}

MD15 to MD8 in the FRWRDSn register = DW_{n+1} , byte_{n+1}

MD23 to MD16 in the FRWRDSn register = DW_n, byte_n

MD31 to MD24 in the FRWRDSn register = DW_a, byte_a,

• When the FBSEN bit in the FXROC register is set to "0" (little endian style)

MD7 to MD0 in the FRWRDSn register = DW_n, byte_{n-1}

MD15 to MD8 in the FRWRDSn register = DW_n, byte_n

MD23 to MD16 in the FRWRDSn register = DW_{n+1} , byte_{n+1}

MD31 to MD24 in the FRWRDSn register = DW_{aux} byte_{aux}

Legend: n = 0 to 11



32.10.2 FlexRay Write Header Section Register 1 (FRWRHS1)

FlexRay Write Header Section Register 1 (FRWRHS1)

<P4 address: location H'FFBF F500>

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		_	MBI	TXM	PPIT	CFG	СНВ	СНА	_	CYC6	CYC5	CYC4	CYC3	CYC2	CYC1	CYC0
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				_		FID10	FID9	FID8	FID7	FID6	FID5	FID4	FID3	FID2	FID1	FID0
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31, 30	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
29	MBI	0	R	W	Message Buffer Interrupt Bit
					This bit enables the receive / transmit interrupt for the corresponding message buffer. After a dedicated receive buffer has been updated by the Message Handler, flags RXI and / or MBSI in the FRSIR register are set to "1". After a transmission has completed the TXI flag in the FRSIR register is set to "1".
					0: The corresponding message buffer interrupt is disabled
					1: The corresponding message buffer interrupt is enabled
28	TXM	0	R	W	Transmission Mode Bit
					This bit is used to select the transmission mode (see section 32.19.3, Transmit Buffers).
					0: Continuous mode
					1: Single-shot mode
27	PPIT	0	R	W	Payload Preamble Indicator Transmit Bit
					This bit is used to control the state of the Payload Preamble Indicator in transmit frames. If the bit is set to "1" in a static message buffer, the respective message buffer holds network management information. If the bit is set to "1" in a dynamic message buffer the first two bytes of the payload segment may be used for message ID filtering by the receiver. Message ID filtering of received FlexRay frames is not supported by the FlexRay module, but can be done by the CPU.
					0: Payload Preamble Indicator not set to "1"
					1: Payload Preamble Indicator set to "1"
26	CFG	0	R	W	Message Buffer Direction Configuration Bit*3
					0: The corresponding buffer is configured as Receive Buffer
					1: The corresponding buffer is configured as Transmit Buffer

Bit	Abbreviation	After Reset	R	W	Description
25	CHB	0	R	W	Cycle Code Bit*2
24	CHA	0	R	W	In transmit buffer
					00: no transmission
					01: channel A
					10: channel B
					11: both channels
					In receive buffer
					00: ignore frame
					01: channel A
					10: channel B
					11: channel A or B (store first semantically valid frame)
23	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
22 to 16	CYC6 to CYC0	All 0	R	W	Cycle Code Bit
					The 7-bit cycle code determines the cycle set used for cycle counter filtering. For details about the configuration of the cycle code see section 32.18.2, Cycle Counter Filtering.
15 to 11	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
10 to 0	FID10 to FID0	All 0	R	W	Frame ID Bit*1
					Frame ID of the selected message buffer. The frame ID defines the slot number for transmission / reception of the respective message.

Notes: *1 Message buffers with frame ID = 0 are considered as not valid.


^{*2} If a message buffer is configured for the dynamic segment and both bits of the channel filtering field are set to "1", no frames are transmitted resp. received frames are ignored (same function as CHA = CHB = 0)

^{*3} For message buffers belonging to the receive FIFO the bit is not evaluated.

32.10.3 FlexRay Write Header Section Register 2 (FRWRHS2)

FlexRay Write Header Section Register 2 (FRWRHS2)

<P4 address: location H'FFBF F504>



<After Reset: H'0000 0000>


Bit	Abbreviation	After Reset	R	W	Description
31 to 23	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
22 to 16	PLC6 to PLC0	All 0	R	W	Payload Length Configured Bit
					Length of data section (number of 2-byte words) as configured by the program. During static segment the static frame payload length as configured by bits SFDL6 to SFDL0 in the FRMHDC register defines the payload length for all static frames. If the payload length configured by bits PLC6 to PLC0 is shorter than this value padding bytes are inserted to ensure that frames have proper physical length. The padding pattern is logical "0".
15 to 11	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
10 to 0	CRC10 to	All 0	R	W	Header CRC Bit (vRF!Header!HeaderCRC)*1
	CRC0				Receive Buffer: Configuration not required
					Transmit Buffer: Header CRC calculated and configured by the program
					For calculation of the header CRC the payload length of the frame send on the bus has to be considered. In static segment the payload length of all frames is configured by bits SFDL6 to SFDL0 in the FRMHDC register.

Note: *1 Receive Buffer: Configuration not required.

32.10.4 FlexRay Write Header Section Register 3 (FRWRHS3)

FlexRay Write Header Section Register 3 (FRWRHS3)

<P4 address: location H'FFBF F50A>



<After Reset: H'0000>

Bit	Abbreviation	After Reset	R	W	Description
15 to 11	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
10 to 0	DP10 to DP0	All 0	R	W	Data Pointer Bit
					Pointer to the first 32-bit word of the data section of the addressed message buffer in the Message RAM.



32.10.5 FlexRay Input Buffer Command Mask Register (FRIBCM)

Configures how the message buffer in the Message RAM selected by the FRIBCR register is updated. When IBF Host and IBF Shadow are swapped, also mask bits LHSH, LDSH, and STXRH are swapped with bits LHSS, LDSS, and STXRS to keep them attached to the respective Input Buffer transfer.

FlexRay Input Buffer Command Mask Register (FRIBCM)

<P4 address: location H'FFBF F510>

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		_	_	_	_	_	_	_		_	_	_		STXRS	LDSS	LHSS
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		_	_	_		_	_			_				STXRH	LDSH	LHSH
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31 to 19	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
18	STXRS	0	R	0	Set Transmission Request Shadow Bit
					0: Set TXR flag to "0"
					 Set TXR flag to "1", transmit buffer released for transmission (operation ongoing or finished)
17	LDSS	0	R	0	Load Data Section Shadow Bit
					0: Data section is not updated
					Data section selected for transfer from Input Buffer to the Message RAM (transfer ongoing or finished)
16	LHSS	0	R	0	Load Header Section Shadow Bit
					0: Header section is not updated
					1: Header section selected for transfer from Input Buffer to the Message RAM (transfer ongoing or finished)
15 to 3	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
2	STXRH	0	R	W	Set Transmission Request Host Bit*1*2
					0: Set TXR flag to "0"
					1: Set TXR flag to "1", transmit buffer released for transmission
1	LDSH	0	R	W	Load Data Section Host Bit
					0: Data section is not updated
					Data section selected for transfer from Input Buffer to the Message RAM
0	LHSH	0	R	W	Load Header Section Host Bit
					0: Header section is not updated
					1: Header section selected for transfer from Input Buffer to the Message RAM

Notes: *1 If this bit is set to "1", the TXR flag for the selected message buffer is set to "1" in the TXRQi registers (i = 1 to 4) to release the message buffer for transmission. In single-shot mode the flag is set to "0" by the CC after transmission has completed.

- *2 When the STXRH bit is set to "1", the TXR bit is set to "1" regardless of receive or transmit buffers. For transmission, only the TXR bit for transmit buffers is checked; no transmission is performed for receive buffers even if the TXR bit is set to "1".
- When IBF Host and IBF Shadow are swapped, also mask bits LHSH, LDSH, and STXRH are swapped with bits LHSS, LDSS, and STXRS to keep them attached to the respective Input Buffer transfer.

32.10.6 FlexRay Input Buffer Command Request Register (FRIBCR)

When the CPU writes the number of the target message buffer in the Message RAM to bits IBRH6 to IBRH0, IBF Host and IBF Shadow are swapped. In addition the message buffer numbers stored under bits IBRH6 to IBRH0 and IBRS6 to IBRS0 are also swapped (see also section 32.22.2 (1), Data Transfer from Input Buffer to Message RAM).

With this write operation the IBSYS bit is set to "1". The Message Handler then starts to transfer the contents of IBF Shadow to the message buffer in the Message RAM selected by bits IBRS6 to IBRS0.


While the Message Handler transfers the data from IBF Shadow to the target message buffer in the Message RAM, the CPU may write the next message into the IBF Host. After the transfer between IBF Shadow and the Message RAM has completed, the IBSYS bit is set back to "0" and the next transfer to the Message RAM may be started by the CPU by writing the respective target message buffer number to bits IBRH6 to IBRH0.

If a write access to bits IBRH6 to IBRH0 occurs while the IBSYS bit is "1", the IBSYH bit is set to "1". After completion of the ongoing data transfer from IBF Shadow to the Message RAM, IBF Host and IBF Shadow are swapped, the IBSYH bit is set to "0". The IBSYS bit remains set to "1", and the next transfer to the Message RAM is started. In addition the message buffer numbers stored under bits IBRH6 to IBRH0 and IBRS6 to IBRS0 are also swapped.

Any write access to an Input Buffer register while both bits IBSYS and IBSYH are set to "1" will cause the error flag (the IIBA bit in the FREIR register) to be set to "1". In this case the Input Buffer will not be changed.

FlexRay Input Buffer Command Request Register (FRIBCR)

<P4 address: location H'FFBF F514>



<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31	IBSYS	0	R	0	Input Buffer Busy Shadow Flag
					Set to "1" after writing bits IBRH6 to IBRH0. When the transfer between IBF Shadow and the Message RAM has completed, the IBSYS bit is set back to "0".
					0: Transfer between IBF Shadow and Message RAM completed
					1: Transfer beteween IBF Shadow and Message RAM in progress
30 to 23	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".




Bit	Abbreviation	After Reset	R	W	Description
22 to 16	IBRS6 to	All 0	R	0	Input Buffer Request Shadow Bit*1
	IBRS0				Number of the target message buffer actually updated / lately updated.
					Valid values are 0x00 to 0x7F (0127).
15	IBSYH	0	R	0	Input Buffer Busy Host Flag
					Set to "1" by writing bits IBRH6 to IBRH0 while the IBSYS bit is still "1". After the ongoing transfer between IBF Shadow and the Message RAM has completed, the IBSYH bit is set back to "0".
					0: No request pending
					Request while transfer between IBF Shadow and Message RAM in progress
14 to 7	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
6 to 0	IBRH6 to	All 0	R	W	Input Buffer Request Host Bit*1
	IBRH0		3 3	Selects the target message buffer in the Message RAM for data transfer from Input Buffer. Valid values are 0x00 to 0x7F (0127).	

Note: *1 The values of bits IBRH and IBRS are swapped at the same time as a transfer is started.

32.11 Output Buffer

Double buffer structure consisting of Output Buffer Host and Output Buffer Shadow. Used to read out message buffers from the Message RAM. While the CPU can read from Output Buffer Host, the Message Handler transfers the selected message buffer from Message RAM to Output Buffer Shadow. The data transfer between Message RAM and Output Buffer (OBF) is described in section 32.22.2 (2), Data Transfer from Message RAM to Output Buffer.

32.11.1 FlexRay Read Data Section Register i (FRRDDSi) (i = 1 to 64)



<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	К	W	Description	1
					•	

31 to 0 MD31 to MD0 All 0

R N Message Data

Holds the data words read from the data section of the addressed message buffer. The data words (DWi) are read from the Message RAM in reception order from DW1 (byte0, byte1) to DW_{PL} (PL = number of data words as defined by the payload length configured by bits PLC6 to PLC0 in the FRRDHS2 register). MD7 to MD0: DW_{n+1} , byte_{n+2}

MD15 to MD8: DW_{n+1}, byte_{n+2} MD15 to MD8: DW_{n+1}, byte_{n+1} MD23 to MD16: DW_n, byte_n MD31 to MD24: DW_n, byte_{n-1}

Note: • DW127 is located on bits MD15 to MD0 in the FRRDDS64 register. In this case bits MD31 to MD16 in the FRRDDS64 register are unused (no valid data). The Output Buffer RAMs are initialized to "0" when leaving hard reset or by CHI command CLEAR_RAMS.

By setting the FBSEN bit in the FXROC register, the bit order on reading this register can be selected to be little endian style or big endian style.

• When the FBSEN bit in the FXROC register is set to "1" (big endian style)

MD7 to MD0 in the FRRDDSn register = DW_{n+1} , byte_{n+2}

MD15 to MD8 in the FRRDDSn register = DW_{nel}, byte_{nel}

MD23 to MD16 in the FRRDDSn register = DW_n, byte_n

MD31 to MD24 in the FRRDDSn register = DW_n, byte_{nd}

• When the FBSEN bit in the FXROC register is set to "0" (little endian style)

MD7 to MD0 in the FRRDDSn register = DW_n, byte_{n-1}

MD15 to MD8 in the FRRDDSn register = DW_n, byte_n

MD23 to MD16 in the FRRDDSn register = DW_{nal}, byte_{nal}

MD31 to MD24 in the FRRDDSn register = DW_{n+1} , byte_{n+2}



32.11.2 FlexRay Read Header Section Register 1 (FRRDHS1)

FlexRay Read Header Section Register 1 (FRRDHS1)

<P4 address: location H'FFBF F700>

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			MBI	TXM	PPIT	CFG	СНВ	СНА	_	CYC6	CYC5	CYC4	CYC3	CYC2	CYC1	CYC0
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		_	_	FID10	FID9	FID8	FID7	FID6	FID5	FID4	FID3	FID2	FID1	FID0
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31 to 30	_	All 0	0	Ν	Reserved Bits
					These bits are always read as "0".
29	MBI	0	R	Ν	Message Buffer Interrupt Bit
					Values as configured by the program via FRWRHS1 register.
28	TXM	0	R	Ν	Transmission Mode Bit
					Values as configured by the program via FRWRHS1 register.
27	PPIT	0	R	Ν	Payload Preamble Indicator Transmit Bit
					Values as configured by the program via FRWRHS1 register.
26	CFG	0	R	Ν	Message Buffer Direction Configuration Bit
					Values as configured by the program via FRWRHS1 register.
25	СНВ	0	R	Ν	Channel Filter Control Bit
24	CHA	0	R	N	Values as configured by the program via FRWRHS1 register.
23	_	0	0	Ν	Reserved Bits
					These bits are always read as "0".
22 to 16	CYC6 to CYC0	All 0	R	Ν	Cycle Code
					Values as configured by the program via FRWRHS1 register.
15 to 11	_	All 0	0	Ν	Reserved Bits
					These bits are always read as "0".
10 to 0	FID10 to FID0	All 0	R	N	Frame ID
					Values as configured by the program via FRWRHS1 register.

Note:
• In case that the message buffer read from the Message RAM belongs to the receive FIFO. Bits FID10 to FID0 hold the received frame ID, while bits CYC6 to CYC0, CHA, CHB, CFG, PPIT, TXM, and MBI are set to "0".

32.11.3 FlexRay Read Header Section Register 2 (FRRDHS2)

The FRRDHS2 register is updated from data frames only.

FlexRay Read Header Section Register 2 (FRRDHS2)

<P4 address: location H'FFBF F704>

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		PLR6	PLR5	PLR4	PLR3	PLR2	PLR1	PLR0		PLC6	PLC5	PLC4	PLC3	PLC2	PLC1	PLC0
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	1	_	CRC10	CRC9	CRC8	CRC7	CRC6	CRC5	CRC4	CRC3	CRC2	CRC1	CRC0
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31	_	0	0	Ν	Reserved Bit
					This bit is always read as "0".
30 to 24	PLR6 to PLR0	All 0	R	Ν	Payload Length Received (vRF!Header!Length)*1
					Payload length value updated from received data frames.
23	_	0	0	Ν	Reserved Bit
					This bit is always read as "0".
22 to 16	PLC6 to PLC0	All 0	R	Ν	Payload Length Configured
					Length of data section (number of 2-byte words) as configured by the program.
15 to 11	_	All 0	0	Ν	Reserved Bits
					These bits are always read as "0".
10 to 0	CRC10 to	All 0	R	Ν	Header CRC (vRF!Header!HeaderCRC)
	CRC0				Receive Buffer: Header CRC updated from received data frames
					Transmit Buffer: Header CRC calculated and configured by the program

Note: *1 If message buffer belongs to the receive FIFO (bits PLR6 to PLR0) is also updated from received null frames.

When a message is stored into a message buffer the following behaviour with respect to payload length received and payload length configured is implemented:

• Bits PLR6 to PLR0 > Bits PLC6 to PLC0:

The payload data stored in the message buffer is truncated to the payload length configured if bits PLC 6 to PLC0 are even or else truncated to bits PLC6 to PLC0 + 1.

• PLR6 to PLR0 ≤ Bits PLC6 to PLC0:

The received payload data is stored into the message buffers data section. The remaining data bytes of the data section as configured by bits PLC6 to PLC0 are filled with undefined data

• Bits PLR6 to PLR0 = 0:

The message buffer's data section is filled with undefined data

• Bits PLC6 to PLC0 = 0:

Message buffer has no data section configured. No data is stored into the message buffer's data section.

Note: • The Message RAM is organized in 4-byte words. When received data is stored into a message buffer's data section, the number of 2-byte data words written into the message buffer is bits PLC6 to PLC0 rounded to the next even value. Bits PLC6 to PLC0 should be configured identical for all message buffers belonging to the receive FIFO. Header 2 is updated from data frames only.



32.11.4 FlexRay Read Header Section Register 3 (FRRDHS3)

The FRRDHS3 register is updated from data frames only.

FlexRay Read Header Section Register 3 (FRRDHS3)

<P4 address: location H'FFBF F708>

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			RES	PPI	NFI	SYN	SFI	RCI	_	_	RCC5	RCC4	RCC3	RCC2	RCC1	RCC0
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_		_		_	DP10	DP9	DP8	DP7	DP6	DP5	DP4	DP3	DP2	DP1	DP0
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31 to 30	_	All 0	0	Ν	Reserved Bits
					These bits are always read as "0".
29	RES	0	R	N	Reserved Bit (vRF!Header!Reserved)
					Reflects the state of the received reserved bit. The reserved bit is transmitted as "0".*1
28	PPI	0	R	Ν	Payload Preamble Indicator Flag (vRF!Header!PPIndicator)
					The payload segment of the received frame does not contain a network management vector nor a message ID
					1: Static segment: Network management vector in the first part of the payload Dynamic segment: Message ID in the first part of the payload
27	NFI	0	R	Ν	Null Frame Indicator Flag (vRF!Header!NFIndicator)
					0: Up to now no data frame has been stored into the respective message buffer
					At least one data frame has been stored into the respective message buffer
26	SYN	0	R	N	Sync Frame Indicator Flag (vRF!Header!SyFIndicator)
					0: The received frame is not a sync frame
					1: The received frame is a sync frame
25	SFI	0	R	Ν	Startup Frame Indicator Flag (vRF!Header!SuFIndicator)
					0: The received frame is not a startup frame
					1: The received frame is a startup frame
24	RCI	0	R	Ν	Received on Channel Indicator Flag (vSS!Channel)
					0: Frame received on channel B
					1: Frame received on channel A
23 to 22	_	All 0	0	Ν	Reserved Bits
					These bits are always read as "0".
21 to 16	RCC5 to	All 0	R	Ν	Receive Cycle Count (vRF!Header!CycleCount)
	RCC0				Cycle counter value updated from received data frame
15 to 11	_	All 0	0	Ν	Reserved Bits
					These bits are always read as "0".
10 to 0	DP10 to DP0	All 0	R	N	Data Pointer
					Pointer to the first 32-bit word of the data section of the addressed message buffer in the Message RAM

Note: *1 The reserved bit is transmitted as "0".



32.11.5 FlexRay Message Buffer Status Register (FRMBS)


The message buffer status is updated by the CC with respect to the assigned channel(s) latest at the end of the slot following the slot assigned to the message buffer. The flags are updated only when the CC is in NORMAL_ACTIVE or NORMAL_PASSIVE state.

If only one channel (A or B) is assigned to a message buffer, the channel-specific status flags of the other channel are written to "0". If both channels are assigned to a message buffer, the channel-specific status flags of both channels are updated. The message buffer status is updated only when the slot counter reached the configured frame ID and when the cycle counter filter matched. When the CPU updates a message buffer via Input Buffer, all flags in the FRMBS register are set to "0" independent of which bits in the FRIBCM register are set to "1" or not.

For details about receive / transmit filtering see section 32.18, Filtering and Masking, section 32.19, Transmit Process, and section 32.20, Receive Process. Whenever the Message Handler changes one of the flags VFRA, VFRB, SEOA, SEOB, CEOA, CEOB, SVOA, SVOB, TCIA, TCIB, ESA, ESB, MLST, FTA, and FTB the respective message buffer's MBC flag in the FRMBSCi register (i = 1 to 4) is set to 1.

FlexRay Message Buffer Status Register (FRMBS)


<P4 address: location H'FFBF F70C>



<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31, 30	_	All 0	0	Ν	Reserved Bits
					These bits are always read as "0".
29	RESS	0	R	Ν	Reserved Bit Status Flag (vRF!Header!Reserved)*4
					Reflects the state of the received reserved bit.*6
28	PPIS	0	R	Ν	Payload Preamble Indicator Status Flag (vRF!Header!PPIndicator)*4
					The payload segment of the received frame does not contain a network management vector or a message ID
					 Static segment: Network management vector at the beginning of the payload, Dynamic segment: Message ID at the beginning of the payload
27	NFIS	0	R	N	Null Frame Indicator Status Flag (vRF!Header!NFIndicator)*4
					0: Received frame is a null frame*5
					1: Received frame is not a null frame
26	SYNS	0	R	Ν	Sync Frame Indicator Status Flag (vRF!Header!SyFIndicator)*4
					0: No sync frame received
					1: The received frame is a sync frame
25	SFIS	0	R	Ν	Startup Frame Indicator Status Flag (vRF!Header!SuFIndicator)*4
					0: No startup frame received
					1: The received frame is a startup frame

24 RCIS 0 R N Received on Channel Indicator Status Flag (vSS 0: Frame received on channel B 1: Frame received on channel A	s!Channel)* ⁴
1: Frame received on channel A	
22 22 All O O N December Bits	
23, 22 — All 0 0 N Reserved Bits	
These bits are always read as "0".	
21 to 16 CCS5 to CCS0 All 0 R N Cycle Count Status	
Actual cycle count when status was updated	
15 FTB 0 R N Frame Transmitted on Channel B Flag* ³	
0: No data frame transmitted on channel B	
1: Data frame transmitted on channel B	
14 FTA 0 R N Frame Transmitted on Channel A Flag* ³	
0: No data frame transmitted on channel A	
1: Data frame transmitted on channel A	
13 — 0 0 N Reserved Bit	
This bit is always read as "0".	
12 MLST 0 R N Message Lost Flag	
The flag is set to "1" in case the CPU did not rea the message buffer was updated from a received affected by reception of null frames except for modelonging to the receive FIFO. The flag is set to the message buffer via IBF or when a new message buffer after the message buffers ND flater reading out the message buffer via OBF.	d data frame. Not essage buffers "0" by a CPU write to age is stored into the
0: No message lost	
1: Unprocessed message was overwritten	
11 ESB 0 R N Empty Slot Channel B Flag* ² 0: Bus activity detected in the assigned slot on cl 1: No bus activity detected in the assigned slot o	
10 ESA 0 R N Empty Slot Channel A Flag* ²	
0: Bus activity detected in the assigned slot on cl	hannel A
1: No bus activity detected in the assigned slot o	
9 TCIB 0 R N Transmission Conflict Indication Channel B Flag	
0: No transmission conflict occurred on channel	` ,
1: Transmission conflict occurred on channel B	
8 TCIA 0 R N Transmission Conflict Indication Channel A Flag	(vSS!TxConflictA)
0: No transmission conflict occurred on channel	
1: Transmission conflict occurred on channel A	
7 SVOB 0 R N Slot Boundary Violation Observed on Channel B (vSS!BViolationB)*1	Flag
0: No slot boundary violation observed on chann	el B
1: Slot boundary violation observed on channel E	3
6 SVOA 0 R N Slot Boundary Violation Observed on Channel A (vSS!BViolationA)*1	Flag
0: No slot boundary violation observed on chann	el A
1: Slot boundary violation observed on channel A	A





Bit	Abbreviation	After Reset	R	W	Description
5	CEOB	0	R	Ν	Content Error Observed on Channel B Flag (vSS!ContentErrorB)
					0: No content error observed on channel B
					1: Content error observed on channel B
4	CEOA	0	R	Ν	Content Error Observed on Channel A Flag (vSS!ContentErrorA)
					0: No content error observed on channel A
					1: Content error observed on channel A
3	SEOB	0	R	Ν	Syntax Error Observed on Channel B Flag (vSS!SyntaxErrorB)
					0: No syntax error observed on channel B
					1: Syntax error observed on channel B
2	SEOA	0	R	Ν	Syntax Error Observed on Channel A Flag (vSS!SyntaxErrorA)
					0: No syntax error observed on channel A
					1: Syntax error observed on channel A
1	VFRB	0	R	Ν	Valid Frame Received on Channel B Flag (vSS!ValidFrameB)
					0: No valid frame received on channel B
					1: Valid frame received on channel B
0	VFRA	0	R	Ν	Valid Frame Received on Channel A Flag (vSS!ValidFrameA)
					0: No valid frame received on channel A
					1: Valid frame received on channel A

Notes: *1 A slot boundary violation: Channel active at the start or at the end of the assigned slot.



^{*2} The condition is checked in static and dynamic slots.

^{*3} The FlexRay protocol specification requires that bits FTA, and FTB can only be set to "0" by the program. Therefore the Cycle Count Status (bits CCS5 to CCS0) for these bits is only valid for the cycle where the bits are set to "1".

^{*4} For receive buffers (the CFG bit = 0) the following status bits are updated from both valid data and null frames. If no valid frame was received, the previous value is maintained. For transmit buffers the flags have no meaning and should be ignored.

^{*5} If set to "0" the payload segment of the received frame contains no usable data.

^{*6} The reserved bit is transmitted as "0".

32.11.6 FlexRay Output Buffer Command Mask Register (FROBCM)

Configures how the Output Buffer is updated from the message buffer in the Message RAM selected by the FROBCR register. Mask bits RDSS and RHSS are copied to the register internal storage when a Message RAM transfer is requested by the REQ bit in the FROBCR register. When OBF Host and OBF Shadow are swapped, mask bits RDSH and RHSH are swapped with the register internal storage to keep them attached to the respective Output Buffer transfer.

FlexRay Output Buffer Command Mask Register (FROBCM)

<P4 address: location H'FFBF F710>

Bit:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			_	1	_	_	_	_		_	_	_	_	_	RDSH	RHSH
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_	_	_	_	_	_	_	_	_	_	_	_	_	_	RDSS	RHSS
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31 to 18	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
17	RDSH	0	R	0	Read Data Section Host Flag
					0: Data section is not read
					1: Data section selected for transfer from Message RAM to Output Buffer
16	RHSH	0	R	0	Read Header Section Host Flag
					0: Header section is not read
					Header section selected for transfer from Message RAM to Output Buffer
15 to 2	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
1	RDSS	0	R	W	Read Data Section Shadow Bit
					0: Data section is not read
					1: Data section selected for transfer from Message RAM to Output Buffer
0	RHSS	0	R	W	Read Header Section Shadow Bit
					0: Header section is not read
					Header section selected for transfer from Message RAM to Output Buffer

Note: • After the transfer of the header section from the Message RAM to OBF Shadow has completed, the message buffer status changed flag (the MBC bit) of the selected message buffer in the FRMBSCi register (i = 1 to 4) is set to "0". After the transfer of the data section from the Message RAM to OBF Shadow has completed, the new data flag (the ND bit) of the selected message buffer in the FRNDATi register (i = 1 to 4) is set to "0".

32.11.7 FlexRay Output Buffer Command Request Register (FROBCR)

After setting the REQ bit to "1" while the OBSYS bit is "0", the OBSYS bit is automatically set to "1", bits OBRS6 to OBRS0 is copied to the register internal storage, mask bits RDSS and RHSS in the FROBCM register are copied to FROBCM register internal storage, and the transfer of the message buffer selected by bits OBRS6 to OBRS0 from the Message RAM to OBF Shadow is started. When the transfer between the Message RAM and OBF Shadow has completed, this is signalled by setting the OBSYS bit back to "0".


By setting VIEW bit to "1" while the OBSYS bit is "0", OBF Host and OBF Shadow are swapped. Additionally mask bits the RDSH and RHSH in the FROBCM register are swapped with the FROBCM register internal storage to keep them attached to the respective Output Buffer transfer. Bits OBRH6 to OBRH0 signals the number of the message buffer currently accessible by the CPU.

If bits REQ and VIEW are set to "1" with the same write access while the OBSYS bit is "0", the OBSYS bit is automatically set to "1" and OBF Shadow and OBF Host are swapped. Additionally mask bits RDSH and RHSH in the FROBCM register are swapped with the registers internal storage to keep them attached to the respective Output Buffer transfer. Afterwards bits OBRS6 to OBRS0 is copied to the register internal storage, and the transfer of the selected message buffer from the Message RAM to OBF Shadow is started. While the transfer is ongoing the Host can read the message buffer transferred by the previous transfer from OBF Host. When the current transfer between Message RAM and OBF Shadow has completed, this is signalled by setting the OBSYS bit back to "0".

Any write access to bits OBCR15 to OBCR8 while the OBSYS bit is set will cause the error flag (the IOBA bit in the FREIR register) to be set to "1". In this case the Output Buffer will not be changed.

FlexRay Output Buffer Command Request Register (FROBCR)

<P4 address: location H'FFBF F714>



<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31 to 23	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
22 to 16	OBRH6 to	All 0	R	0	Output Buffer Request Host
	OBRH0				Number of message buffer currently accessible by the CPU. Valid values are 0x00 to 0x7F (0 to 127).
15	OBSYS	0	R	0	Output Buffer Busy Shadow Flag
					Set to "1" after setting the REQ bit. When the transfer between the Message RAM and OBF Shadow has completed, the OBSYS bit is set back to "0".
					0: No transfer in progress
					1: Transfer between Message RAM and OBF Shadow in progress
14 to 10	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".



Bit	Abbreviation	After Reset	R	W	Description
9	REQ	0	R	W	Request Message RAM Transfer Bit*1*2
					0: No request
					1: Transfer to OBF Shadow requested
8	VIEW	0	R	W	View Shadow Buffer Bit*1*2
					0: No action
					1: Swap OBF Shadow and OBF Host
7	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
6 to 0	OBRS6 to	All 0	R	W	Output Buffer Request Shadow Bit
	OBRS0				Number of source message buffer to be transferred from the Message RAM to OBF Shadow. Valid values are 0x00 to 0x7F (0 to127). If the number of the first message buffer of the receive FIFO is written to this register the Message Handler transfers the message buffer addressed by the GET Index bit (GIDX, see section 32.21, FIFO Function) to OBF Shadow.

Notes: *1 Only writable while the OBSYS bit = 0.

^{*2} Bits VIEW and REQ are not set back to "0" automatically. To set either of these bits to "1", another bit should be set to "0" simultaneously. To set bits OBRS6 to OBRS0 only, both bits VIEW and REQ should be set to "0".

Communication on FlexRay networks is based on frames and symbols. The wakeup symbol (WUS) and the collision avoidance symbol (CAS) are transmitted outside the communication cycle to setup the time schedule. Frames and media access test symbols (MTS) are transmitted inside the communication cycle.

32.12 Communication Cycle

A FlexRay communication cycle consists of the following elements:

- Static Segment
- Dynamic Segment (optional)
- Symbol Window (optional)
- Network Idle Time (NIT)

Static segment, dynamic segment, and symbol window form the Network Communication Time (NCT). For each communication channel the slot counter starts at 1 and counts up until the end of the dynamic segment is reached. Both channels use the same synchronized macrotick.




Figure 32.4 Structure of Communication Cycle

32.12.1 Static Segment

The Static Segment is characterized by the following features:

- Time slots of fixed length (optionally protected by bus guardian)
- Start of frame transmission at action point of the respective static slot
- Payload length same for all frames on both channels

Parameters: Number of Static Slots (bits NSS9 to NSS0 in the FRGTUC7 register), Static Slot Length (bits SSL9 to SSL0 in the FRGTUC7 register), Payload Length Static (bits SFDL6 to SFDL0 in the FRMHDC register), Action Point Offset (bits APO5 to APO0 in the FRGTUC9 register)

32.12.2 Dynamic Segment

The Dynamic Segment is characterized by the following features:

- All controllers have bus access (no bus guardian protection supported)
- Variable payload length and duration of slots, different for both channels
- Start of transmission at minislot action point

Parameters: Number of Minislots (bits NMS12 to NMS0 in the FRGTUC8 register), Minislot Length (bits MSL5 to MSL0 in the FRGTUC8 register), Minislot Action Point Offset (bits MAPO4 to MAPO0 in the FRGTUC9 register), Start of Latest Transmit (last minislot) (bits SLT12 to SLT0 in the FRMHDC register)



R01UH0286EJ0110

32.12.3 Symbol Window

During the symbol window only one media access test symbol (MTS) may be transmitted per channel. MTS symbols are send in NORMAL_ACTIVE state.

The symbol window is characterized by the following features:

- Send single symbol
- Transmission of the MTS symbol starts at the symbol windows action point

Parameters: Symbol Window Action Point Offset (bits APO4 to APO0 in the FRGTUC9 register) (same as for static slots), Network Idle Time Start (bits NIT13 to NIT0 in the FRGTUC4 register)

32.12.4 Network Idle Time (NIT)

During network idle time the CC has to perform the following tasks:

- Calculate clock correction terms (offset and rate)
- Distribute offset correction over multiple macroticks after offset correction start
- Perform cluster cycle related tasks

Parameters: Network Idle Time Start (bits NIT13 to NIT0 in the FRGTUC4 register), Offset Correction Start (bits OCS13 to OCS0 in the FRGTUC4 register)

32.12.5 Configuration of NIT Start and Offset Correction Start




Figure 32.5 Configuration of NIT Start and Offset Correction Start

The number of macroticks per cycle gMacroPerCycle is assumed to be m. It is configured by programming the MPC bit in the FRGTUC2 register = m.

The static / dynamic segment starts with macrotick 0 and ends with macrotick n:

- n = static segment length + dynamic segment offset + dynamic segment length 1MT
- $n = gNumberOfStaticSlots \times gdStaticSlot + dynamic segment offset$
 - + gNumberOfMinislots × gdMinislot 1 MT

The static segment length is configured by bits SSL and NSS in the FRGTUC7 register.

The dynamic segment length is configured by bits MSL and NMS in the FRGTUC8 register.



The dynamic segment offset is:

- If gdActionPointOffset ≤ gdMinislotActionPointOffset: dynamic segment offset = 0 MT
- Else if gdActionPointOffset > gdMinislotActionPointOffset: dynamic segment offset = gdActionPointOffset - gdMinislotActionPointOffset

The NIT starts with macrotick k+1 and ends with the last macrotick of cycle m-1. It has to be configured by setting the NIT bit in the FRGTUC4 register = k.

For the FlexRay module the offset correction start is required to be the OCS bit in the FRGTUC4 register σ the NIT bit int the FRGTUC4 register + 1 = k+1.

The length of symbol window results from the number of macroticks between the end of the static / dynamic segment and the beginning of the NIT. It can be calculated by k - n.



32.13 Communication Modes

The FlexRay Protocol Specification v2.1 defines the Time-Triggered Distributed (TT-D) mode.

32.13.1 Time-triggered Distributed (TT-D)

In TT-D mode the following configurations are possible:

- Pure static: Minimum 2 static slots + symbol window (optional)
- Mixed static/dynamic: Minimum 2 static slots + dynamic segment + symbol window (optional)

A minimum of two coldstart nodes needs to be configured for distributed time-triggered operation.

Two fault-free coldstart nodes are necessary for the cluster startup. Each startup frame must be a sync frame, therefore all coldstart nodes are sync nodes.

32.14 Clock Synchronization

In TT-D mode a distributed clock synchronization is used. Each node individually synchronizes itself to the cluster by observing the timing of received sync frames from other nodes.

32.14.1 Global Time

Activities in a FlexRay node, including communication, are based on the concept of a global time,. It is the clock synchronization mechanism that differentiates the FlexRay cluster from other node collections with independent clock mechanisms. The global time is a vector of two values; the cycle (cycle counter) and the cycle time (macrotick counter).

Cluster specific:

- Macrotick (MT) = basic unit of time measurement in a FlexRay network, a macrotick consists of an integer number of microticks (μT)
- Cycle length = duration of a communication cycle in units of macroticks (MT)

32.14.2 Local Time

Internally, nodes time their behaviour with microtick resolution. Microticks are time units derived from the oscillator clock tick of the specific node. Therefore microticks are controller-specific units. They may have different duration in different controllers. The precision of a node's local time difference measurements is a microtick (μT) .

Node specific:

- Oscillator clock -> prescaler -> microtick (µT)
- μT = basic unit of time measurement in a CC, clock correction is done in units of μTs
 Cycle counter + macrotick counter = nodes local view of the global time

32.14.3 Synchronization Process

Clock synchronization is performed by means of sync frames. Only preconfigured nodes (sync nodes) are allowed to send sync frames. In a two-channel cluster a sync node has to send its sync frame on both channels.

For synchronization in FlexRay the following constraints have to be considered:

- Max. one sync frame per node in one communication cycle
- Max. 15 sync frames per cluster in one communication cycle
- Every node has to use a preconfigured number of sync frames (bits SNM3 to SNM0 in the FRGTUC2 register) for clock synchronization
- Minimum of two sync nodes required for clock synchronization and startup



For clock synchronization the time difference between expected and observed arrival time of sync frames received during the static segment is measured. In a two channel cluster the sync node has to be configured to send sync frames on both channels. The calculation of correction terms is done during NIT (offset: every cycle, rate: every odd cycle) by using an FTM algorithm. For details see FlexRay protocol specification v2.1, chapter 8.

(1) Offset (phase) Correction

- Only deviation values measured and stored in the current cycle used
- For a two channel node the smaller value will be taken
- Calculation during NIT of every communication cycle
- Offset correction value calculated in even cycles used for error checking only
- Checked against limit values
- Correction value is a signed integer number of μTs
- Correction done in odd numbered cycles, distributed over the macroticks beginning at offset correction start up to cycle end (end of NIT) to shift nodes next start of cycle (MTs lengthened / shortened)

(2) Rate (frequency) Correction

- Pairs of deviation values measured and stored in even / odd cycle pair used
- For a two channel node the average of the differences from the two channels is used
- Calculated during NIT of odd numbered cycles
- Cluster drift damping is performed using global damping value
- Checked against limit values
- Correction value is a signed integer number of μTs
- Distributed over macroticks comprising the next even / odd cycle pair (MTs lengthened / shortened)

(3) Sync Frame Transmission

Sync frame transmission is only possible from buffer 0 and 1. Message buffer 1 may be used for sync frame transmission in case that sync frames should have different payloads on the two channels. In this case the SPLM bit in the FRMRC register has to be programmed to "1".

Message buffers used for sync frame transmission have to be configured with the key slot ID and can be (re)configured in CONFIG state only. For nodes transmitting sync frames the TXSY bit in the FRSUCC1 register must be set to "1".

32.14.4 External Clock Synchronization

During normal operation, independent clusters can drift significantly. If synchronous operation across independent clusters is desired, external synchronization is necessary; even though the nodes within each cluster are synchronized. This can be accomplished with synchronous application of CPU-deduced rate and offset correction terms to the clusters.

- External offset / rate correction value is a signed integer
- External offset / rate correction value is added to calculated offset / rate correction value
- Aggregated offset / rate correction term (external + internal) is not checked against configured limits



32.15 Error Handling

The implemented error handling concept is intended to ensure that, in case of a lower layer protocol error in one single node, communication between non-affected nodes can be maintained. In some cases, higher layer program activity is required for the CC to resume normal operation. A change of the error handling state will set the PEMC bit in the FREIR register to "1" and may trigger an interrupt to the CPU if enabled. The actual error mode is signalled by bits ERRM1 to ERRM0 in the FRCCEV register.

Table 32.7 Error Modes of the POC (degradation model)

Error Mode	Activity
ACTIVE	Full operation, State: NORMAL_ACTIVE
(green)	The CC is fully synchronized and supports the cluster wide clock synchronization. The CPU is informed of any error condition(s) or status change by interrupt (if enabled) or by reading the error and status interrupt flags from registers FREIR and FRSIR.
PASSIVE	Reduced operation, State: NORMAL_PASSIVE, CC self rescue allowed
(yellow)	The CC stops transmitting frames and symbols, but received frames are still processed. Clock synchronization mechanisms are continued based on received frames. No active contribution to the cluster wide clock synchronization. The CPU is informed of any error condition(s) or status change by interrupt (if enabled) or by reading the error and status interrupt flags from registers FREIR and FRSIR.
COMM_HALT	Operation halted, State: HALT, CC self rescue not allowed
(red)	The CC stops frame and symbol processing, clock synchronization processing, and the macrotick generation. The CPU has still access to error and status information by reading the error and status interrupt flags from registers FREIR and FRSIR. The bus drivers are disabled.

32.15.1 Clock Correction Failed Counter

When the Clock Correction Failed Counter reaches the "maximum without clock correction passive" limit defined by bits WCP3 to WCP0 in the FRSUCC3 register, the POC transits from NORMAL_ACTIVE to NORMAL_PASSIVE state. When it reaches the "maximum without clock correction fatal" limit defined by bits WCF3 to WCF0 in the FRSUCC3 register, it transits from NORMAL_ACTIVE or NORMAL_PASSIVE to HALT state.

The Clock Correction Failed Counter (bits CCFC3 to CCFC0 in the FRCCEV register) allows the CPU to monitor the duration of the inability of a node to compute clock correction terms after the CC passed protocol startup phase.

It will be incremented by one at the end of any odd communication cycle during which either the missing offset correction (the MOCS bit in the FRSFS register) or the missing rate correction (the MRCS bit in the FRSFS register) is set to "1".

The Clock Correction Failed Counter is set to "0" at the end of an odd communication cycle if neither the missing offset correction (the MOCS bit in the FRSFS register) nor the missing rate correction (the MRCS flag in the FRSFS register) is set to "1".

The Clock Correction Failed Counter stops incrementing when the "maximum without clock correction fatal" value (bits WCF3 to WCF0 in the FRSUCC3 register) is reached (i.e. incrementing the counter at its maximum value will not cause it to wrap around back to "0"). The Clock Correction Failed Counter is initialized to "0" when the CC enters READY state or when NORMAL_ACTIVE state is entered.

Note: • The transition to HALT state is prevented if the HCSE bit in the FRSUCC1 register is not set.



32.15.2 Passive to Active Counter

The passive to active counter controls the transition of the POC from NORMAL_PASSIVE to NORMAL_ACTIVE state. Bits PTA4 to PTA0 in the FRSUCC1 register define the number of consecutive even / odd cycle pairs that must have valid clock correction terms before the CC is allowed to transit from NORMAL_PASSIVE to NORMAL_ACTIVE state. If bits PTA4 to PTA0 in the FRSUCC1 register is set to "0" the CC is not allowed to transit from NORMAL_PASSIVE to NORMAL_ACTIVE state.

32.15.3 HALT Command

In case the CPU wants to stop FlexRay communication of the local node it can bring the CC into HALT state by asserting the HALT command. This can be done by writing bits CMD3 to CMD0 in the FRSUCC1 register = B'0110. In order to shut down communication on an entire FlexRay network, a higher layer protocol is required to assure that all nodes apply the HALT command at the same time.

The POC state from which the transition to HALT state took place can be read from bits PSL5 to PSL0 in the FRCCSV register.

When called in NORMAL_ACTIVE or NORMAL_PASSIVE state the POC transits to HALT state at the end of the current cycle. When called in any other state bits CMD3 to CMD0 in the FRSUCC1 register will be set to B'0000 = command_not_accepted and the CNA bit in the FREIR register is set to "1". If enabled an interrupt to the CPU is generated.

32.15.4 FREEZE Command

In case the CPU detects a severe error condition it can bring the CC into HALT state by asserting the FREEZE command. This can be done by writing bits CMD3 to CMD0 in the FRSUCC1 register = B'0111. The FREEZE command triggers the entry of the HALT state immediately regardless of the actual POC state.

The POC state from which the transition to HALT state took place can be read from bits PSL5 to PSL0 in the FRCCSV register.



32.16 Communication Controller Status

32.16.1 Communication Controller State Diagram




Figure 32.6 Overall State Diagram of FlexRay Communication Controller

State transitions are controlled by externals pins RESET, FRXA, and FRXB by the POC state machine, and by the CHI Command Vector (bits CMD3 to CMD0 in the FRSUCC1 register).

The CC exits from all states to HALT state after application of the FREEZE command (bits CMD3 to CMD0 in the FRSUCC1 register = B'0111).

Table 32.8 State Transitions of FlexRay overall state Machine

T#	Condition	From	То
T1	Hard reset	All states	DEFALT_CONFIG
T2	Command CONFIG, bits CMD3 to CMD0 in the FRSUCC1 register = B'0001	DEFALT_CONFIG	CONFIG
Т3	Unlock sequence followed by command READY, bits CMD3 to CMD0 in the FRSUCC1 register = B'0010	CONFIG	READY
T4	Command CONFIG, bits CMD3 to CMD0 in the FRSUCC1 register = B'0001	READY	CONFIG
T5	Command WAKEUP, bits CMD3 to CMD0 in the FRSUCC1 register = B'0011	READY	WAKEUP
T6	Complete, non-aborted transmission of wakeup pattern OR received WUP OR received frame header OR wakeup collision OR command READY, bits CMD3 to CMD0 in the FRSUCC1 register = B'0010	WAKEUP	READY
T7	Command RUN, bits CMD3 to CMD0 in the FRSUCC1 register = B'0100	READY	STARTUP
T8	Successful startup	STARTUP	NORMAL_ACTIVE
Т9	Clock Correction Failed counter reached Maximum	NORMAL_ACTIVE	NORMAL_PASSIVE
	Without Clock Correction Passive limit configured by bits WCP3 to WCP0 in FRSUCC3 register		
T10	Number of valid correction terms reached the Passive to Active limit configured by bits PTA4 to PTA0 in the FRSUCC1 register	NORMAL_PASSIVE	NORMAL_ACTIVE
T11	Command READY, bits CMD3 to CMD0 in the FRSUCC1 register = B'0010	STARTUP NORMAL_ACTIVE NORMAL_PASSIVE	READY
T12	Clock Correction Failed counter reached Maximum Without Clock Correction Fatal limit configured by bits CF3 to CF0 in the FRSUCC3 register AND the HCSE bit in the FRSUCC1 register is set to 1 OR command HALT, bits CMD3 to CMD0 in the FRSUCC1 register = B'0110	NORMAL_ACTIVE	HALT
T13	Clock Correction Failed counter reached Maximum Without Clock Correction Fatal limit configured by bits WCF3 to WCF0 in the FRSUCC3 register AND the HCSE bit in the FRSUCC1 register set to 1 OR command HALT, bits CMD3 to CMD9 in the FRSUCC1 = B'0110	NORMAL_PASSIVE	HALT
T14	Command FREEZE, bits CMD3 to CMD0 in the FRSUCC1 register = B'0111	All States	HALT
T15	Command CONFIG, bits CMD3 to CMD0 in the FRSUCC1 register = B'0001	HALT	DEFALT_CONFIG



32.16.2 DEFAULT_CONFIG State

In DEFAULT_CONFIG state, the CC is stopped. All configuration registers are accessible and the pins to the physical layer are in their inactive state.

The CC enters this state

- When leaving hard reset (external reset signal (RESET) is deactivated)
- When exiting from HALT state

To leave DEFAULT_CONFIG state the CPU has to write bits CMD3 to CMD0 in the FRSUCC1 register = B'0001. The CC then transits to CONFIG state.

32.16.3 CONFIG State

In CONFIG state, the CC is stopped. All configuration registers are accessible and the pins to the physical layer are in their inactive state. This state is used to initialize the CC configuration.

The CC enters this state

- When exiting from DEFAULT_CONFIG state
- When exiting from READY state

When the state has been entered via HALT and DEFAULT_CONFIG state, the CPU can analyse status information and configuration. Before leaving CONFIG state the CPU has to assure that the configuration is fault-free.

To leave CONFIG state, the CPU has to perform the unlock sequence as described in section 32.4.2, FlexRay Lock Register (FRLCK), Directly after unlocking the CONFIG state the CPU has to write bits CMD3 to CMD0 in the FRSUCC1 register to enter the next state.

Note: • Status bits FRMHDS14 to FRMHDS0, registers FRTXRQ1 to FRTXR4, and status data stored in the Message RAM are not affected by the transition of the POC from CONFIG to READY state.

When the CC is in CONFIG state it is also possible to bring the CC into a power saving mode by halting the module clocks (FRck, PAck). To do this the CPU has to assure that all Message RAM transfers have finished before turning off the clocks.

32.16.4 READY State

After unlocking CONFIG state and writing bits CMD3 to CMD0 in the FRSUCC1 register = 0010b the CC enters READY state.

From this state the CC can transit to WAKEUP state and perform a cluster wakeup or to STARTUP state to perform a coldstart or to integrate into a running cluster.

The CC enters this state

• When exiting from CONFIG, WAKEUP, STARTUP, NORMAL_ACTIVE, or NORMAL_PASSIVE state by writing bits CMD3 to CMD0 in the FRSUCC1 register = B'0010 (READY command).

The CC exits from this state

- To CONFIG state by writing bits CMD3 to CMD0 in the FRSUCC1 register = B'0001 (CONFIG command)
- To WAKEUP state by writing bits CMD3 to CMD0 in the FRSUCC1 register = B'0011 (WAKEUP command)
- To STARTUP state by writing bits CMD3 to CMD0 in the FRSUCC1 register = B'0100 (RUN command)

Internal counters and the CC status flags are set to 0 when the CC enters STARTUP state.



Note: • Status bits FRMHDS14 to FRMHDS0, registers FRTXRQ1 to FRTXRQ4, and status data stored in the Message RAM are not affected by the transition of the POC from READY to STARTUP state.

32.16.5 WAKEUP State

The description below is intended to help configuring wakeup for the FlexRay module. A detailed description of the wakeup procedure together with the respective SDL diagrams can be found in the FlexRay protocol specification v2.1, section 7.1.

The CC enters this state

• When exiting from READY state by writing bits CMD3 to CMD0 in the FRSUCC1 register = B'0011 (WAKEUP command).

The CC exits from this state to READY state

- After complete non-aborted transmission of wakeup pattern
- After WUP reception
- After detecting a WUP collision
- · After reception of a frame header
- By writing bits CMD3 to CMD0 in the FRSUCC1 register = B'0010 (READY command)

The cluster wakeup must precede the communication startup in order to ensure that all nodes in a cluster are awake. The minimum requirement for a cluster wakeup is that all bus drivers are supplied with power. A bus driver has the ability to wake up the other components of its node when it receives a wakeup pattern on its channel. At least one node in the cluster needs an external wakeup source.

The CPU completely controls the wakeup procedure. It is informed about the state of the cluster by the bus driver and the CC and configures bus guardian (if available) and CC to perform the cluster wakeup. The CC provides to the CPU the ability to transmit a special wakeup pattern on each of its available channels separately.

Wakeup may be performed on only one channel at a time. The CPU has to configure the wakeup channel while the CC is in CONFIG state by writing the WUCS bit in the FRSUCC1 register. The CC ensures that ongoing communication on this channel is not disturbed. The CC cannot guarantee that all nodes connected to the configured channel awake upon the transmission of the wakeup pattern, since these nodes cannot give feedback until the startup phase. The wakeup procedure enables single-channel devices in a two-channel system to trigger the wakeup, by only transmitting the wakeup pattern on the single channel to which they are connected. Any coldstart node that deems a system startup necessary will then wake the remaining channel before initiating communication startup.

The wakeup procedure tolerates any number of nodes simultaneously trying to wakeup a single channel and resolves this situation such that only one node transmits the pattern. Additionally the wakeup pattern is collision resilient, so even in the presence of a fault causing two nodes to simultaneously transmit a wakeup pattern, the resulting collided signal can still wake the other nodes.

After wakeup the CC returns to READY state and signals the change of the wakeup status to the CPU by setting the WST flag in the FRSIR register to "1". The wakeup status vector can be read from bits WSV2 to WSV0 in the FRCCSV register. If a valid wakeup pattern was received also either the WUPA flag in the FRSIR register or the WUPB flag in the FRSIR register is set to "1".






Figure 32.7 Structure of POC State WAKEUP

Table 32.9 State Transitions WAKEUP

T#	Condition	From	То
Tenter	CPU commands change to WAKEUP state by writing bits CMD3 to CMD0 in the FRSUCC1 register = B'0011 (WAKEUP command)	READY	WAKEUP
T1	CHI command WAKEUP triggers wakeup FSM to transit to WAKEUP_LISTEN state	WAKEUP_STANDBY	WAKEUP_LISTEN
T2	Received WUP on wakeup channel selected by the WUCS bit in the FRSUCC1 register OR frame header on either available channel	WAKEUP_LISTEN	WAKEUP_STANDBY
T3	Timer event	WAKEUP_LISTEN	WAKEUP_SEND
T4	Complete, non-aborted transmission of wakeup pattern	WAKEUP_SEND	WAKEUP_STANDBY
T5	Collision detected	WAKEUP_SEND	WAKEUP_DETECT
T6	Wakeup timer expired OR WUP detected on wakeup channel selected by the WUCS bit in the FRSUCC1 register OR frame header received on either available channel	WAKEUP_DETECT	WAKEUP_STANDBY
Texit	Wakeup completed (after T2 or T4 or T6) OR CPU commands change to READY state by writing bits CMD3 to CMD0 in the FRSUCC1 register = B'0010 (READY command).	WAKEUP	READY
	This command also resets the wakeup FSM to WAKEUP_STANDBY state		

The WAKEUP_LISTEN state is controlled by the wakeup timer and the wakeup noise timer. The two timers are controlled by the parameters listen timeout (bits LT20 to LT0 in the FRSUCC2 register) and listen timeout noise (bits LTN3 to LTN0 in the FRSUCC2 register). Listen timeout enables a fast cluster wakeup in case of a noise free environment, while listen timeout noise enables wakeup under more difficult conditions regarding noise interference.

In WAKEUP_SEND state the CC transmits the wakeup pattern on the configured channel and checks for collisions. After return from wakeup the CPU has to bring the CC into STARTUP state by CHI command RUN.

In WAKEUP_DETECT state the CC attempts to identify the reason for the wakeup collision detected in WAKEUP_SEND state. The monitoring is bounded by the expiration of listen timeout as configured by bits LT20 to LT0 in the FRSUCC2 register. Either the detection of a wakeup pattern indicating a wakeup attempt by another node or the reception of a frame header indicating ongoing communication, causes the direct transition to READY state. Otherwise WAKEUP_DETECT is left after expiration of listen timeout; in this case the reason for wakeup collision is unknown.

The CPU has to be aware of possible failures of the wakeup and act accordingly. It is advisable to delay any potential startup attempt of the node having instigated the wakeup by the minimal time it takes another coldstart node to become awake and to be configured.

The FlexRay Protocol Specification v2.1 recommends that two different CCs shall awake the two channels.

(1) CPU activities

The CPU must coordinate the wakeup of the two channels and must decide whether, or not, to wake a specific channel. The sending of the wakeup pattern is initiated by the program. The wakeup pattern is detected by the remote BDs and signalled to their local Host.

Wakeup procedure controlled by program (single-channel wakeup):

- Configure the CC in CONFIG state
 - Select wakeup channel by programming the WUCS bit in the FRSUCC1 register
- · Check local BDs whether a WUP was received
- Activate BD of selected wakeup channel
- Command CC to enter READY state
- Command CC to start wakeup on the configured channel by writing bits CMD3 to CMD0 in the FRSUCC1 register = B'0011
 - CC enters WAKEUP
 - CC returns to READY state and signals status of wakeup attempt to the CPU
- Wait predefined time to allow the other nodes to wakeup and configure themselves
- Coldstart node:
 - In a dual channel cluster wait for WUP on the other channel
 - Set coldstart inhibit flag (the CSI bit in the FRCCSV register) to "0" by writing bits CMD3 to CMD0 in the FRSUCC1 register = B'1001 (ALLOW_COLDSTART command)
- Command CC to enter startup by writing bits CMD3 to CMD0 in the FRSUCC1 register = B'0100 (RUN command)

Wakeup procedure triggered by BD:

- Wakeup recognized by BD
- BD triggers power-up of CPU (if required)
- BD signals wakeup event to CPU
- CPU configures its local CC
- If necessary, CPU commands wakeup of second channel and waits predefined time to allow the other nodes to wakeup and configure themselves
- CPU commands CC to enter STARTUP state by writing bits CMD3 to CMD0 in the FRSUCC1 register = B'0100 (RUN command)



(2) Wakeup Pattern (WUP)

The wakeup pattern (WUP) is composed of at least two wakeup symbols (WUS). Wakeup symbol and wakeup pattern are configured by registers FRPRTC1 and FRPRTC2.

- · Single channel wakeup, wakeup symbol may not be sent on both channels at the same time
- Wakeup symbol collision resilient for at least two sending nodes (two overlapping wakeup symbols always recognizable)
- Wakeup symbol must be configured identical in all nodes of a cluster
- Wakeup symbol transmit low time configured by bits TXL5 to TXL0 in the FRPRTC2 register
- Wakeup symbol idle time used to listen for activity on the bus, configured by bits TXI7 to TXI0 in the FRPRTC2 register
- A wakeup pattern composed of at least two Tx-wakeup symbols needed for wakeup
- Number of repetitions configurable by bits RWP5 to RWP0 in the FRPRTC1 register (2 to 63 repetitions)
- Wakeup symbol receive window length configured by bits RXW8 to RXW0 in the FRPRTC1 register
- Wakeup symbol receive low time configured by bits RXL5 to RXL0 in the FRPRTC2 register
- Wakeup symbol receive idle time configured by bits RXI5 to RXI0 in the FRPRTC2 register




Figure 32.8 Timing of Wakeup Pattern

32.16.6 STARTUP State

The description below is intended to help configuring startup for the FlexRay module. A detailed description of the startup procedure together with the respective SDL diagrams can be found in the FlexRay protocol specification v2.1, section 7.2.

Any node entering STARTUP state that has coldstart capability should assure that both channels attached have been awakened before initiating coldstart.

It cannot be assumed that all nodes and stars need the same amount of time to become completely awake and to be configured. Since at least two nodes are necessary to start up the cluster communication, it is advisable to delay any potential startup attempt of the node having instigated the wakeup by the minimal amount of time it takes another coldstart node to become awake, to be configured and to enter startup. It may require several hundred milliseconds (depending on the hardware used) before all nodes and stars are completely awakened and configured.

Startup is performed on all channels synchronously. During startup, a node only transmits startup frames. Startup frames are both sync frames and null frames during startup.



A fault-tolerant, distributed startup strategy is specified for initial synchronization of all nodes. In general, anode may enter NORMAL_ACTIVE state via (see Figure 32.9):

- Coldstart path initiating the schedule synchronization (leading coldstart node)
- Coldstart path joining other coldstart nodes (following coldstart node)
- Integration path integrating into an existing communication schedule (all other nodes)

A coldstart attempt begins with the transmission of a collision avoidance symbol (CAS). Only a coldstart node that had transmitted the CAS transmits frames in the first four cycles after the CAS, it is then joined firstly by the other coldstart nodes and afterwards by all other nodes.

A coldstart node has bits TXST and TXSY in the FRSUCC1 register set to "1". Message buffer 0 holds the key slot ID which defines the slot number where the startup frame is send. In the frame header of the startup frame the startup frame indicator bit is set to "1".

In clusters consisting of three or more nodes, at least three nodes shall be configured to be coldstart nodes. In clusters consisting of two nodes, both nodes must be coldstart nodes. At least two fault-free coldstart nodes are necessary for the cluster to startup.

Each startup frame must also be a sync frame; therefore each coldstart node will also be a sync node. The number of coldstart attempts is configured by bits CSA4 to CSA0 in the FRSUCC1 register.

A non-coldstart node requires at least two startup frames from distinct nodes for integration. It may start integration before the coldstart nodes have finished their startup. It will not finish its startup until at least two coldstart nodes have finished their startup.

Both non-coldstart nodes and coldstart nodes start passive integration via the integration path as soon as they receive sync frames from which to derive the TDMA schedule information. During integration, the node has to adapt its own clock to the global clock (rate and offset) and has to make its cycle time consistent with the global schedule observable at the network. Afterwards, these settings are checked for consistency with all available network nodes. The node can only leave the integration phase and actively participate in communication when these checks are passed.






Figure 32.9 State Diagram Time-Triggered Startup

(1) Coldstart Inhibit Mode

In coldstart inhibit mode the node is prevented from initializing the TDMA communication schedule. If the CSI bit in the FRCCSV register is set to "1", the node is not allowed to initialize the cluster communication, i.e. entering the coldstart path is prohibited. The node is allowed to integrate to a running cluster or to transmit startup frames after another coldstart node started the initialization of the cluster communication.

The coldstart inhibit bit (the CSI bit in the FRCCSV register) is set to "1" whenever the POC enters READY state. The bit has to be set to "0" under control of the CPU by CHI command ALLOW_COLDSTART (bits CMD3 to CMD0 in the FRSUCC1 = B'1001).

(2) Startup Timeouts

The CC supplies two different μT timers supporting two timeout values, startup timeout and startup noise timeout. The two timers are started when the CC enters the COLDSTART_LISTEN state. That expiration of either of these timers causes the node to leave the initial sensing phase (COLDSTART_LISTEN state) with the intention of starting up communication.

Note: • The startup and startup noise timers are identical with the wakeup and wakeup noise timers and use the same configuration values (bits LT20 to LT0 in the FRSUCC2 register and LTN3 to LTN0 bit in the FRSUCC2 register)

Startup Timeout

The startup timeout limits the listen time used by a node to determine if there is already communication between other nodes or at least one coldstart node actively requesting the integration of others. The startup timer is configured by programming bits LT20 to LT0 in the FRSUCC2 register.

The startup timeout is: pdListenTimeout = bits LT20 to LT0 in the FRSUCC2 register

The startup timer is restarted upon:

- Entering the COLDSTART_LISTEN state
- Both channels reaching idle state while in COLDSTART_LISTEN state

The startup timer is stopped:

- If communication channel activity is detected on one of the configured channels while the node is in the COLDSTART LISTEN state.
- When the COLDSTART_LISTEN state is left

Once the startup timeout expires, neither an overflow nor a cyclic restart of the timer is performed. The timer status is kept for further processing by the startup state machine.

Startup Noise Timeout

At the same time the startup timer is started for the first time (transition from STARTUP_PREPARE state to COLDSTART_LISTEN state), the startup noise timer is started. This additional timeout is used to improve reliability of the startup procedure in the presence of noise. The startup noise timeout is configured by programming bits LTN3 to LTN0 in the FRSUCC2 register.

The startup noise timeout is:

pdListenTimeout \times gListenNoise = bits LT20 to LT0 in the FRSUCC2 register \times (bits LTN3 to LTN0 in the FRSUCC2 register + 1)

The startup noise timer is restarted upon:

- Entering the COLDSTART_LISTEN state
- Reception of correctly decoded headers or CAS symbols while the node is in COLDSTART_LISTEN state

The startup noise timer is stopped when the COLDSTART_LISTEN state is left.

Once the startup noise timeout expires, neither an overflow nor a cyclic restart of the timer is performed. The status is kept for further processing by the startup state machine. Since the startup noise timer won't be restarted when random channel activity is sensed, this timeout defines the fall-back solution that guarantees that a node will try to start up the communication cluster even in the presence of noise.



(3) Path of Leading Coldstart Node (Initiating Coldstart)

When a coldstart node enters COLDSTART_LISTEN, it listens to its attached channels.

If no communication is detected, the node enters the COLDSTART_COLLISION_RESOLUTION state and commences a coldstart attempt. The initial transmission of a CAS symbol is succeeded by the first regular cycle. This cycle has the number zero.

From cycle zero on, the node transmits its startup frame. Since each coldstart node may perform a coldstart attempt, it may occur that several nodes simultaneously transmit the CAS symbol and enter the coldstart path. This situation is resolved during the first four cycles after CAS transmission.

As soon as a node that initiates a coldstart attempt receives a CAS symbol or a frame header during these four cycles, it re-enters the COLDSTART_LISTEN state. Thereby, only one node remains in this path. In cycle four, other coldstart nodes begin to transmit their startup frames.

After four cycles in COLDSTART_COLLISION_RESOLUTION state, the node that initiated the coldstart enters the COLDSTART_CONSISTENCY_CHECK state. It collects all startup frames from cycle four and five and performs the clock correction. If the clock correction does not deliver any errors and it has received at least one valid startup frame pair, the node leaves COLDSTART_CONSISTENCY_CHECK and enters NORMAL_ACTIVE state.

The number of coldstart attempts that a node is allowed to perform is configured by bits CSA4 to CSA0 in the FRSUCC1 register. The number of remaining coldstarts attempts can be read from bits RCA4 to RCA0 in the FRCCSV register. The number of remaining coldstart attempts is reduced by one for each attempted coldstart. A node may enter the COLDSTART_LISTEN state only if this value is larger than one and it may enter the COLDSTART_COLLISION_RESOLUTION state only if this value is larger than zero. If the number of coldstart attempts is one, coldstart is inhibited but integration is still possible.

(4) Path of Following Coldstart Node (responding to leading Coldstart Node)

When a coldstart node enters the COLDSTART_LISTEN state, it tries to receive a valid pair of startup frames to derive its schedule and clock correction from the leading coldstart node.

As soon as a valid startup frame has been received the INITIALIZE_SCHEDULE state is entered. If the clock synchronization can successfully receive a matching second valid startup frame and derive a schedule from this, the INTEGRATION_COLDSTART_CHECK state is entered.

In INTEGRATION_COLDSTART_CHECK state it is assured that the clock correction can be performed correctly and that the coldstart node from which this node has initialized its schedule is still available. The node collects all sync frames and performs clock correction in the following double cycle. If clock correction does not signal any errors and if the node continues to receive sufficient frames from the same node it has integrated on, the COLDSTART_JOIN state is entered.

In COLDSTART_JOIN state following coldstart nodes begin to transmit their own startup frames and continue to do so in subsequent cycles. Thereby, the leading coldstart node and the nodes joining it can check if their schedules agree with each other. If the clock correction signals any error, the node aborts the integration attempt. If a node in this state sees at least one valid startup frame during all even cycles in this state and at least one valid startup frame pair during all double cycles in this state, the node leaves COLDSTART_JOIN state and enters NORMAL_ACTIVE state. Thereby it leaves STARTUP at least one cycle after the node that initiated the coldstart.



(5) Path of Non-Coldstart Node

When a non-coldstart node enters the INTEGRATION_LISTEN state, it listens to its attached channels.

As soon as a valid startup frame has been received, the INITIALIZE_SCHEDULE state is entered. If the clock synchronization can successfully receive a matching second valid startup frame and derive a schedule from this, the INTEGRATION CONSISTENCY CHECK state is entered.

In INTEGRATION_CONSISTENCY_CHECK state the node verifies that the clock correction can be performed correctly and that enough coldstart nodes (at least 2) are sending startup frames that agree with the node's own schedule. Clock correction is activated, and if any errors are signalled, the integration attempt is aborted.

During the first even cycle in this state, either two valid startup frames or the startup frame of the node that this node has integrated on must be received; otherwise the node aborts the integration attempt.

During the first double-cycle in this state, either two valid startup frame pairs or the startup frame pair of the node that this node has integrated on must be received; otherwise the node aborts the integration attempt.

If after the first double-cycle less than two valid startup frames are received within an even cycle, or less than two valid startup frame pairs are received within a double-cycle, the startup attempt is aborted.

Nodes in this state need to see two valid startup frame pairs for two consecutive double-cycles each to be allowed to leave STARTUP and enter NORMAL_ACTIVE. Consequently, they leave startup at least one double-cycle after the node that initiated the coldstart and only at the end of a cycle with an odd cycle number.

32.16.7 NORMAL_ACTIVE State

As soon as the node that transmitted the first CAS symbol (resolving the potential access conflict and entering STARTUP via coldstart path) and one additional node have entered the NORMAL_ACTIVE state, the startup phase for the cluster has finished. In the NORMAL_ACTIVE state, all configured messages are scheduled for transmission. This includes all data frames as well as the sync frames. Rate and offset measurement is started in all even cycles (even / odd cycle pairs required).

In NORMAL_ACTIVE state the CC supports regular communication functions

- The CC performs transmission and reception on the FlexRay bus as configured
- · Clock synchronization is running
- The CPU interface is operational

The CC exits from that state to

- HALT state by writing bits CMD3 to CMD0 in the FRSUCC1 register = B'0110 (HALT command, at the end of the current cycle)
- HALT state by writing bits CMD3 to CMD0 in the FRSUCC1 register = B'0111 (FREEZE command, immediately)
- HALT state due to change of the error state from ACTIVE to COMM_HALT
- NORMAL_PASSIVE state due to change of the error state from ACTIVE to PASSIVE
- READY state by writing bits CMD3 to CMD0 in the FRSUCC1 register = B'0010 (READY command)



32.16.8 NORMAL_PASSIVE State

NORMAL_PASSIVE state is entered from NORMAL_ACTIVE state when the error state changes from ACTIVE to PASSIVE.

In NORMAL_PASSIVE state, the node is able to receive all frames (node is fully synchronized and performs clock synchronization). Contrary to the NORMAL_ACTIVE state, the node does not actively participate in communication, i.e. neither symbols nor frames are transmitted.

In NORMAL_PASSIVE state

- The CC performs reception on the FlexRay bus
- The CC does not transmit any frames or symbols on the FlexRay bus
- Clock synchronization is running
- The CPU interface is operational

The CC exits from this state to

- HALT state by writing bits CMD3 to CMD0 in the FRSUCC1 register = B'0110 (HALT command, at the end of the current cycle)
- HALT state by writing bits CMD3 to CMD0 in the FRSUCC1 register = B'0111 (FREEZE command, immediately)
- HALT state due to change of the error state from PASSIVE to COMM_HALT
- NORMAL_ACTIVE state due to change of the error state from PASSIVE to ACTIVE. The transition takes place when bits PTAC4 to PTAC0 in the FRCCEV register equal bits PTA4 to PTA0 in the FRSUCC1 register 1
- To READY state by writing bits CMD3 to CMD0 in the FRSUCC1 register = B'0010 (READY command)

32.16.9 HALT State

In this state all communication (reception and transmission) is stopped.

The CC enters this state

- By writing bits CMD3 to CMD0 in the FRSUCC1 register = B'0110 (HALT command) while the CC is in NORMAL_ACTIVE or NORMAL_PASSIVE state
- By writing bits CMD3 to CMD0 in the FRSUCC1 register = B'0111 (FREEZE command) from all states
- When exiting from NORMAL_ACTIVE state because the clock correction failed counter reached the "maximum without clock correction fatal" limit and the HCSE bit in the FRSUCC1 register is set to "1".
- When exiting from NORMAL_PASSIVE state because the clock correction failed counter reached the "maximum without clock correction fatal" limit and the HCSE bit in the FRSUCC1 register is set to "1".
- The CC exits from this state to DEFAULT CONFIG state
- By writing bits CMD3 to CMD0 in the FRSUCC1 register = B'0001 (CONFIG command)

When the CC enters HALT state, all configuration and status data is maintained for analysing purposes.

When the CPU writes bits CMD3 to CMD0 in the FRSUCC1 register = B'0110 (HALT command), the CC sets the HRQ bit in the FRCCSV register to "1" and enters HALT state at the next end of cycle.

When the CPU writes bits CMD3 to CMD0 in the FRSUCC1 register = B'0111 (FREEZE command), the CC enters HALT state immediately and sets the FSI bit in the FRCCSV register to "1".

The POC state from which the transition to HALT state took place can be read from bits PSL5 to PSL0 in the FRCCSV register.



32.17 Network Management

The accrued Network Management (NM) vector can be read from registers FRNMV1 to FRNMV3. The CC performs a bit-wise OR operation over all NM vectors out of all received valid NM frames with the Payload Preamble Indicator (PPI) bit which is set to "1". Only static frames may be configured to hold NM information. The CC updates the NM vector at the end of each cycle.

The length of the NM vector can be configured from 0 to 12 bytes by bits NML3 to NML0 in the FRNEMC register. The NM vector length must be configured identically in all nodes of a cluster.

To configure a transmit buffer to send FlexRay frames with the PPI bit set to "1", the PPIT bit in the header section of the respective transmit buffer has to be set to "1" via the PPIT bit in the FRWRHS1 register. In addition the CPU has to write the NM information to the data section of the respective transmit buffer.

The evaluation of the NM vector has to be done by the application running on the CPU.

Notes: • In case a message buffer is configured for transmission / reception of network management frames, the payload length configured in header 2 of that message buffer should be equal or greater than the length of the NM vector configured by bits NML3 to MML0 in the FRNEMC register.

• When the CC transits to HALT state, the cycle count is not incremented and therefore the NM vector is not updated. In this case registers NMV1 to NMV3 hold the value from the cycle before.



32.18 Filtering and Masking

Filtering is done by comparison of the configuration of assigned message buffers against actual slot and cycle counter values and channel ID (channel A, B). A message buffer is only updated / transmitted if the required matches occur.

Filtering is done on:

- Slot Counter
- Cycle Counter
- Channel ID

The following filter combinations for acceptance / transmit filtering are allowed:

- Slot Counter + Channel ID
- Slot Counter + Cycle Counter + Channel ID

All configured filters must match in order to store a received message in a message buffer.

Note: • For the FIFO the acceptance filter is configured by the FIFO Rejection Filter and the FIFO Rejection Filter Mask

A message will be transmitted in the time slot corresponding to the configured frame ID on the configured channel(s). If cycle counter filtering is enabled the configured cycle filter value must also match.

32.18.1 Slot Counter Filtering

Every transmit and receive buffer contains a frame ID stored in the header section. This frame ID is compared against the actual slot counter value in order to assign receive and transmit buffers to the corresponding slot.

If two or more message buffers are configured with the same frame ID, and if they have a matching cycle counter filter value for the same slot, then the message buffer with the lowest message buffer number is used.

32.18.2 Cycle Counter Filtering

Cycle counter filtering is based on the notion of a cycle set. For filtering purposes, a match is detected if any one of the elements of the cycle set is matched. The cycle set is defined by the cycle code field in header section 1 of each message buffer.

If message buffer 0 resp. 1 is configured to hold the startup / sync frame or the single slot frame by bits TXST, TXSY, and TSM in the FRSUCC1 register, cycle counter filtering for message buffer 0 resp. 1 must be disabled.

Note: • Sharing of a static time slot via cycle counter filtering between different nodes of a FlexRay network is not allowed.

The set of cycle numbers belonging to a cycle set is determined as described in table 32.10.



Table 32.10 Definition of Cycle Set

Cycle Code	Matching Cycle Counter Values
B'000000x	all Cycles
B'000001c	every second Cycle at (Cycle Count)mod2 = c
B'00001cc	every fourth Cycle at (Cycle Count)mod4 = cc
B'0001ccc	every eighth Cycle at (Cycle Count)mod8 = ccc
B'001cccc	every sixteenth Cycle at (Cycle Count)mod16 = cccc
B'01cccc	every thirty-second Cycle at (Cycle Count)mod32 = ccccc
B'1ccccc	every sixty-fourth Cycle at (Cycle Count)mod64 = cccccc

Table 32.11 below gives some examples for valid cycle sets to be used for cycle counter filtering:

Table 32.11 Examples for Valid Cycle Sets

Cycle Code	Matching Cycle Counter Values	
B'0000011	1, 3, 5, 7, 63	
B'0000100	0, 4, 8, 12, 60	
B'0001110	6, 14, 22, 30, 62	
B'0011000	8 ,24, 40, 56	
B'0100011	3, 35	
B'1001001	9	

The received message is stored only if the cycle counter value of the cycle during which the message is received matches an element of the receive buffer's cycle set. Other filter criteria must also be met.

The content of a transmit buffer is transmitted on the configured channel(s) when an element of the cycle set matches the current cycle counter value. Other filter criteria must also be met.

32.18.3 Channel ID Filtering

There is a 2-bit channel filtering field (CHA, CHB) located in the header section of each message buffer in the Message RAM. It serves as a filter for receive buffers, and as a control field for transmit buffers (see table 32.12).

Table 32.12 Channel Filtering Configuration

CHA	СНВ	Transmit Buffer(transmit frame)	Receive Buffer(store valid receive frame)
1	1	on both channels (static segment only)	received on channel A or B (store first semantically valid frame, static segment only)
1	0	on channel A	received on channel A
0	1	on channel B	received on channel B
0	0	no transmission	ignore frame

The contents of a transmit buffer is transmitted on the channels specified in the channel filtering field when the slot counter filtering and cycle counter filtering criteria are also met. Only in static segment a transmit buffer may be set up for transmission on both channels (CHA and CHB set to "1").



Valid received frames are stored if they are received on the channels specified in the channel filtering field when the slot counter filtering and cycle counter filtering criteria are also met. Only in static segment a receive buffer may be setup for reception on both channels (CHA and CHB set to "1").

If a message buffer is configured for the dynamic segment and both bits of the channel filtering field are set to "1", no frames are transmitted resp. received frames are ignored (same function as the CHA bit = the CHB bit = 0).

32.18.4 FIFO Filtering

For FIFO filtering there is one rejection filter and one rejection filter mask available. The FIFO filter consists of channel filter (bits CH1 to CH0 in the FRFRF register), frame ID filter (bits FID10 to FID0 in the FRFRF register), and cycle counter filter (bits CYF6 to CYF0 in the FRFRF register). Registers FRFRF and FRFRFM can be configured in CONFIG state only. The filter configuration in the header section of message buffers belonging to the FIFO is ignored.

The 7-bit cycle counter filter determines the cycle set to which frame ID and channel rejection filter are applied. In cycles not belonging to the cycle set specified by bits CYF6 to CYF0 in the FRFRF register, all frames are rejected.

A valid received frame is stored in the FIFO if channel ID, frame ID, and cycle counter are not rejected by the configured rejection filter and rejection filter mask, and if there is no matching dedicated receive buffer.



32.19 Transmit Process

32.19.1 Static Segment

For the static segment, if there are several messages pending for transmission, the message with the frame ID corresponding to the next sending slot is selected for transmission.

The data section of transmit buffers assigned to the static segment can be updated until the end of the preceding time slot. This means that a transfer from the Input Buffer has to be started by writing to the Input Buffer Command Request register latest at this time.

32.19.2 Dynamic Segment

In the dynamic segment, if several messages are pending, the message with the highest priority (lowest frame ID) is selected next. In the dynamic segment different slot counter sequences on channel A and channel B are possible (concurrent sending of different frame IDs on both channels).

The data section of transmit buffers assigned to the dynamic segment can be updated until the end of the preceding slot. This means that a transfer from the Input Buffer has to be started by writing to the Input Buffer Command Request register latest at this time.

The start of latest transmit configured by bits SLT12 to SLT0 in the FRMHDC register defines the maximum minislot value allowed before inhibiting new frame transmission in the dynamic segment of the current cycle.

32.19.3 Transmit Buffers

FlexRay message buffers can be configured as transmit buffers by programming the CFG bit in the header section of the respective message buffer to "1" via the FRWRHS1 register.

There exist the following possibilities to assign a transmit buffer to the CC channels:

- Static segment: channel A or channel B, channel A and channel B
- Dynamic segment: channel A or channel B

Message buffer 0 resp. 1 is dedicated to hold the startup frame, the sync frame, or the designated single slot frame as configured by bits TXST, TXSY, and TSM in the FRSUCC1 register. In this case, it can be reconfigured in CONFIG state only. This ensures that any node transmits at most one startup / sync frame per communication cycle. Transmission of startup / sync frames from other message buffers is not possible.

All other message buffers configured for transmission in static or dynamic segment are reconfigurable during runtime depending on the configuration of bits SEC1 to SEC0 in the FRMRC register (see section 32.22.1, Reconfiguration of Message Buffers). Due to the organization of the data partition in the Message RAM (reference by data pointer), reconfiguration of the configured payload length and the data pointer in the header section of a message buffer may lead to erroneous configurations.

If a message buffer is reconfigured (header section updated) during runtime, it may happen that this message buffer is not send out in the respective communication cycle.

The CC does not have the capability to calculate the header CRC. The CPU is supposed to provide the header CRCs for all transmit buffers. If network management is required, the CPU has to set the PPIT bit in the header section of the respective message buffer to "1" and write the network management information to the data section of the message buffer (see section 32.17, Network Management).

The payload length field configures the payload length in 2-byte words. If the configured payload length of a static transmit buffer is shorter than the payload length configured for the static segment by bits SFDL6 to SFDL0 in the



FRMHDC register, the CC generates padding bytes to ensure that frames have proper physical length. The padding pattern is logical "0".

Note: • In case of an odd payload length (PLC = 1, 3, 5,...) the application has to write "0" to the last 16 bit of the message buffers data section to ensure that the padding pattern is all "0".

Each transmit buffer provides a transmission mode flag (the TXM bit) that allows the CPU to configure the transmission mode for the transmit buffer. If this bit is set to "1", the transmitter operates in the single-shot mode. If this bit is set to "0", the transmitter operates in the continuous mode.

In single-shot mode the CC sets the respective TXR flag to "0" after transmission has completed. Now the CPU may update the transmit buffer.

In continuous mode, the CC does not set the respective transmission request flag (the TXR bit) to "0" after successful transmission. In this case a frame is sent out each time the filter criteria match. The TXR flag can be set to "0" by the CPU by writing the respective message buffer number to the FRIBCR register while the STXRH bit in the FRIBCM register is set to "0".

If two or more transmit buffers meet the filter criteria simultaneously, the transmit buffer with the lowest message buffer number will be transmitted in the respective slot.

32.19.4 Frame Transmission

The following steps are required to prepare a message buffer for transmission:

- Configure the transmit buffer in the Message RAM via registers FRWRHS1, FRWRHS2, and FRWRHS3
- Write the data section of the transmit buffer via the FRWRDSi register
- Transfer the configuration and message data from Input Buffer to the Message RAM by writing the number of the target message buffer to the FRIBCR register
- If configured in the FRIBCM register, the transmission request flag (the TXR bit) for the respective message buffer will be set to "1" as soon as the transfer has completed, and the message buffer is ready for transmission.
- Check whether the message buffer has been transmitted by checking the respective TXR bit (TXR = 0) in registers FRTRXQ1 to FRTRXQ4 (single-shot mode only).

After transmission has completed, the respective TXR flag in registers FRTXRQ1 to FRTXRQ4 is set to "0" (single-shot mode), and, if the MBI bit in the header section of the message buffer is set to "1", the TXI bit in the FRSIR register is set to "1". If enabled, an interrupt is generated.

32.19.5 Null Frame Transmission

If in static segment the CPU does not set the transmission request flag to "1" before transmit time, and if there is no other transmit buffer with matching filter criteria, the CC transmits a null frame with the null frame indication bit set to "0" and the payload data set to "0".

In the following cases the CC transmits a null frame:

- If the message buffer with the lowest message buffer number matching the filter criteria does not have its transmission request flag which is set to1 (the TXR bit = 0).
- No transmit buffer configured for the slot has a cycle counter filter that matches the current cycle. In this case, no message buffer status (MBS) is updated.

Null frames are not transmitted in the dynamic segment.



32.20 Receive Process

32.20.1 Dedicated Receive Buffers

A portion of the FlexRay message buffers can be configured as dedicated receive buffers by programming the CFG bit in the header section of the respective message buffer to "0" via the FRWRHS1 register.

The following possibilities exist to assign a receive buffer to the CC channels:

- Static segment: channel A or channel B, channel A and channel B (the CC stores the first semantically valid frame)
- Dynamic segment: channel A or channel B

The CC transfers the payload data of valid received messages from the shift register of the FlexRay channel protocol controller (channel A or B) to the receive buffer with the matching filter configuration. A receive buffer stores all frame elements except the frame CRC.

All message buffers configured for reception in static or dynamic segment are reconfigurable during runtime depending on the configuration of bits SEC1 to SEC0 in the FRMRC register (see section 32.22.1, Reconfiguration of Message Buffers). If a message buffer is reconfigured (header section updated) during runtime it may happen that in the respective communication cycle a received message is lost.

If two or more receive buffers meet the filter criteria simultaneously, the receive buffer with the lowest message buffer number is updated with the received message.

32.20.2 Frame Reception

The following steps are required to prepare a dedicated message buffer for reception:

- Configure the receive buffer in the Message RAM via registers FRWRHS1, FRWRHS2, and FRWRHS3
- Transfer the configuration from Input Buffer to the Message RAM by writing the number of the target message buffer to the FRIBCR register

Once these steps are performed, the message buffer functions as an active receive buffer and participates in the internal acceptance filtering process which takes place every time the CC receives a message. The first matching receive buffer is updated from the received message.

If a valid payload segment was stored in the data section of a message buffer, the respective ND flag in registers FRNDAT1 to FRNDAT4 is set to "1", and, if the MBI bit in the header section of that message buffer is set to "1", the RXI bit in the FRSIR register is set to "1". If enabled, an interrupt is generated.

In case that the ND bit was already set to "1" when the Message Handler updates the message buffer, (MBS) of the respective message buffer is set to "1" and the unprocessed message data is lost.

If no frame, a null frame, or a corrupted frame was received in a slot, the data section of the message buffer configured for this slot is not updated. In this case only the respective message buffer status (MBS) is updated.

When the Message Handler changed the message buffer status (MBS) in the header section of a message buffer, the respective MBC flag in registers FRMBSC1 to FRMBSC4 is set to "1", and if the MBI bit in the header section of that message buffer is set to "1", the MBSI bit in the FRSIR register is set to "1". If enabled an interrupt is generated.

If the payload length of a received frame (bits PLR6 to PLR0) is longer than the value programmed by bits PLC6 to PLC0 in the header section of the respective message buffer, the data field stored in the message buffer is truncated to that length.

To read a receive buffer from the Message RAM via the Output Buffer, proceed as described in section 32.22.2 (2), Data Transfer from Message RAM to Output Buffer.



Note: • Bits ND and MBC are automatically set to "0" by the Message Handler when the payload data and the header of a received message have been transferred to the Output Buffer, respectively.

32.20.3 Null Frame Reception

The payload segment of a received null frame is not copied into the matching dedicated receive buffer. If a null frame has been received, only the message buffer status (MBS) of the matching message buffer is updated from the received null frame. All bits in header 2 and 3 of the matching message buffer remain unchanged. They are updated from received data frames only.

When the Message Handler changed the message buffer status (MBS) in the header section of a message buffer, the respective MBC flag in registers FRMBSC1 to FRMBSC4 is set to "1", and if the MBI bit in the header section of that message buffer is set to "1", the MBSI flag in the FRSIR register is set to "1". If enabled, an interrupt is generated.



32.21 FIFO Function

32.21.1 Description

A group of the message buffers can be configured as a cyclic First-In-First-Out (FIFO) buffer. The group of message buffers belonging to the FIFO is contiguous in the register map starting with the message buffer referenced by bits FFB7 to FFB0 in the FRMRC register and ending with the message buffer referenced by bits LCB7 to LCB0 in the FRMRC register. Up to 127 message buffers can be assigned to the FIFO.

Every valid incoming message not matching with any dedicated receive buffer but passing the programmable FIFO filter is stored into the FIFO. In this case frame ID, payload length, receive cycle count, and the message buffer status (MBS) of the addressed FIFO message buffer are overwritten with frame ID, payload length, receive cycle count, and the status from the received frame. The RFNE bit in the FRSIR register with 1 shows that the FIFO is not empty, the RFCL bit in the FRSIR register is set to "1" when the receive FIFO fill level (bits RFFL7 to RFFL0 in the FRFSR register) is equal or greater than the critical level as configured by bits CL7 to CL0 in the FRFCL register, the RFO bit in the FREIR register with 1 shows that a FIFO overrun has been detected. If enabled, interrupts are generated.

If null frames are not rejected by the FIFO rejection filter, the null frames will be treated like data frames when they are stored into the FIFO.

There are two index registers associated with the FIFO. The PUT Index Register (the PIDX register) is an index to the next available location in the FIFO. When a new message has been received it is written into the message buffer addressed by the PIDX register. The PIDX register is then incremented and addresses the next available message buffer. If the PIDX register is incremented past the highest numbered message buffer of the FIFO, the PIDX register is loaded with the number of the first (lowest numbered) message buffer in the FIFO chain. The GET Index Register (the GIDX register) is used to address the next message buffer of the FIFO to be read. The GIDX register is incremented after transfer of the contents of a message buffer belonging to the FIFO to the Output Buffer. The PUT Index Register and the GET Index Register are not accessible by the CPU.

The FIFO is completely filled when the PUT index (the PIDX register) reaches the value of the GET index (the GIDX register). When the next message is written to the FIFO before the oldest message has been read, both registers PUT index and GET index are incremented and the new message overwrites the oldest message in the FIFO. This will set the FIFO overrun flag (the RFO bit in the FREIR register) to "1".

A FIFO non empty status is detected when the PUT index (the PIDX register) differs from the GET index (the GIDX register). In this case the RFNE flag in the FRSIR register is set to "1". This indicates that there is at least one received message in the FIFO. The FIFO empty, FIFO not empty, and the FIFO overrun states are explained in figure 32.10 for a three message buffer FIFO.

The programmable FIFO Rejection Filter (the FRFRF register) defines a filter pattern for messages to be rejected. The FIFO filter consists of channel filter, frame ID filter, and cycle counter filter. If the RSS bit in the FRFRF register is set to "1" (default), all messages received in the static segment are rejected by the FIFO. If the RFN bit in the FRFRF register is set to "1" (default), received null frames are not stored in the FIFO.

The FIFO Rejection Filter Mask (the FRFRFM register) specifies which bits of the frame ID filter in the FIFO Rejection Filter register are marked "don't care" for rejection filtering.






Figure 32.10 FIFO Status: Empty, Not Empty, Overrun

32.21.2 Configuration of the FIFO

(Re)configuration of message buffers belonging to the FIFO is only possible when the CC is in CONFIG state. While the CC is in CONFIG state, the FIFO function is not available.

For all message buffers belonging to the FIFO the payload length configured should be programmed to the same value via bits PLC6 to PLC0 in the FRWRHS2 register. The data pointer to the first 32-bit word of the data section of the respective message buffer in the Message RAM has to be configured via bits DP10 to DP0 in the FRWRHS3 register.

All information required for acceptance filtering is taken from the FIFO rejection filter and the FIFO rejection filter mask. The values configured in the header sections of the message buffers belonging to the FIFO are, with exception of bits DP and PLC, irrelevant.

- Notes: It is recommended to program the MBI bits of the message buffers belonging to the FIFO to "0" via the MBI bit in the FRWRHS1 register to avoid generation of RX interrupts.
 - If the payload length of a received frame is longer than the value programmed by bits PLC6 to PLC0 in the FRWRHS2 register in the header section of the respective message buffer, the data field stored in a message buffer of the FIFO is truncated to that length.

32.21.3 Access to the FIFO

For FIFO access outside DEFAULT_CONFIG and CONFIG state, the CPU has to trigger a transfer from the Message RAM to the Output Buffer by writing the number of the first message buffer of the FIFO (referenced by bits FFB7 to FFB0 in the FRMRC register) to the FROBCR register. The Message Handler then transfers the message buffer addressed by the GET Index Register (the GIDX register) to the Output Buffer. After this transfer the GET Index Register (the GIDX register) is incremented.

32.22 Message Handling

The Message Handler controls data transfers between the Input / Output Buffer and the Message RAM and between the Message RAM and the two Transient Buffer RAMs. All accesses to the internal RAMs are 32+1 bit accesses. The additional bit is used for parity checking.

Access to the message buffers stored in the Message RAM is done under control of the Message Handler state machine. This avoids conflicts between accesses of the two FlexRay channel protocol controllers and the CPU to the Message RAM.

Frame IDs of message buffers assigned to the static segment have to be in the range from 1 to bits NSS9 to NSS0 in the FRGTUC7 register. Frame IDs of message buffers assigned to the dynamic segment have to be in the range from bits NSS9 to NSS0 in the FRGTUC7 register + 1 to 2047.

Received messages with no matching dedicated receive buffer (static or dynamic segment) are stored in the receive FIFO (if configured) if they pass the FIFO rejection filter.

32.22.1 Reconfiguration of Message Buffers

In case that an application needs to operate with more than 128 different messages, static and dynamic message buffers may be reconfigured during FlexRay operation. This is done by updating the header section of the respective message buffer via Input Buffer registers (FRWRHS1 to FRWRHS3).

Reconfiguration has to be enabled via control bits SEC1 to SEC0 in the FRMRC register in the Message RAM Configuration register.

If a message buffer has not been transmitted / updated from a received frame before reconfiguration starts, the respective message is lost.

The point in time when a reconfigured message buffer is ready for transmission / reception according to the reconfigured frame ID depends on the actual state of the slot counter when the update of the header section has completed. Therefore it may happen that a reconfigured message buffer is not transmitted / updated from a received frame in the cycle where it was reconfigured.

The Message RAM is scanned according to table 32.13 below:

Table 32.13 Scan of Message RAM

Start of Scan in Slot	Scan for Slots
1	2 15, 1 (next cycle)
8	16 23, 1 (next cycle)
16	24 31, 1 (next cycle)
24	32 39, 1 (next cycle)

A Message RAM scan is terminated with the start of NIT regardless whether it has completed or not. The scan of the Message RAM for slots 2 to 15 starts at the beginning of slot 1 of the actual cycle.

The scan of the Message RAM for slot 1 is done in the cycle before by checking in parallel to each scan of the Message RAM whether there is a message buffer configured for slot 1 of the next cycle.

The number of the first dynamic message buffer is configured by bits FDB7 to FDB0 in the FRMRC register. In case a Message RAM scan starts while the CC is in dynamic segment, the scan starts with the message buffer number configured by bits FDB7 to FDB0 in the FRMRC register.



In case a message buffer should be reconfigured to be used in slot 1 of the next cycle, the following has to be considered:

- If the message buffer to be reconfigured for slot 1 is part of the "Static Buffers", it will only be found if it is reconfigured before the last Message RAM scan in the static segment of the actual cycle evaluates this message buffer.
- If the message buffer to be reconfigured for slot 1 is part of the "Static + Dynamic Buffers", it will be found if it is reconfigured before the last Message RAM scan in the actual cycle evaluates this message buffer.
- The start of NIT terminates the Message RAM scan. In case the Message RAM scan has not evaluated the reconfigured message buffer until this point in time, the message buffer will not be considered for the next cycle.

Note: • Reconfiguration of message buffers may lead to the loss of messages and therefore has to be used very carefully. In worst case (reconfiguration in consecutive cycles) it may happen that a message buffer is never transmitted / updated from a received frame.

32.22.2 CPU Access to Message RAM

The message transfer between Input Buffer and Message RAM as well as between Message RAM and Output Buffer is triggered by the CPU by writing the number of the target / source message buffer to be accessed to the FRIBCR or FROBCR register.

Registers FRIBCM and FROBCM can be used to write / read header and data section of the selected message buffer separately.

If the STXR bit in the FRIBCM register is set to = 1, the transmission request flag (the TXR bit) of the selected message buffer is automatically set to "1" after the message buffer has been updated. If the STXR bit in the FRIBCM register is set to "0", the transmission request flag (the TXR bit) of the selected message buffer is set to "0". This can be used to stop transmission from message buffers operated in continuous mode.

Input Buffer (IBF) and Output Buffer (OBF) are build up as a double buffer structure. One half of this double buffer structure is accessible by the CPU (IBF Host / OBF Host), while the other half (IBF Shadow / OBF Shadow) is accessed by the Message Handler for data transfers between IBF / OBF and Message RAM.






Figure 32.11 CPU Access to Message RAM

(1) Data Transfer from Input Buffer to Message RAM

To configure / update a message buffer in the Message RAM, the CPU has to write the data to the FRWRDSi register and the header to registers FRWRHS1 to FRWRHS3. The specific action is selected by configuring the Input Buffer Command Mask (the FRIBCM register).

When the CPU writes the number of the target message buffer in the Message RAM to bits IBRH6 to IBRH0 in the FRIBCR register, IBF Host and IBF Shadow are swapped (see figure 32.12).




Figure 32.12 Double Buffer Structure Input Buffer

In addition the bits in the FRIBCM and FRIBCR registers are also swapped to keep them attached to the respective IBF section (see figure 32.13).




Figure 32.13 Swapping of Bits in Registers FRIBCM and FRIBCR

With this write operation the IBSYS bit in the FRIBCR register is set to "1". The Message Handler then starts to transfer the contents of IBF Shadow to the message buffer in the Message RAM selected by bits IBRS6 to IBRS0 in the FRIBCR register.

While the Message Handler transfers the data from IBF Shadow to the target message buffer in the Message RAM, the CPU may write the next message to IBF Host. After the transfer between IBF Shadow and the Message RAM has completed, the IBSYS bit in the FRIBCR register is set back to "0" and the next transfer to the Message RAM may be started by the CPU by writing the respective target message buffer number to bits IBRH6 to IBRH0 in the FRIBCR register.

If a write access to bits IBRH6 to IBRH0 in the FRIBCR register occurs while the IBSYS bit in the FRIBCR register is "1", the IBSYH bit in the FRIBCR register is set to "1".

After completion of the ongoing data transfer from IBF Shadow to the Message RAM, IBF Host and IBF Shadow are swapped, the IBSYH bit in the FRIBCR register is set to "0", the IBSYS bit in the FRIBCR register remains set to "1", and the next transfer to the Message RAM is started. In addition the message buffer numbers stored under bits IBRH6 to IBRH0 in the FRIBCR register and bits IBRS6 to IBRS0 in the FRIBCR register and the command mask flags are also swapped.

Example of a CPU access sequence:

Configure / update n-th message buffer via IBF

- Wait until the IBSYH bit in the FRIBCR register is set to "0"
- Write data section to the FRWRDSi register
- Write header section to registers FRWRHS1 to FRWRHS3
- Write Command Mask: write bits STXRH, LDSH, and LHSH in the FRIBCM register
- Demand data transfer to target message buffer: write bits IBRH6 to IBRH0 in the FRIBCR register

Configure / update (n+1)th message buffer via IBF

- Wait until the IBSYH bit in the FRIBCR register is set to "0"
- Write data section to the FRWRDSi register
- Write header section to registers FRWRHS1 to FRWRHS3
- Write Command Mask: write bits STXRH, LDSH, and LHSH in the FRIBCM register
- Demand data transfer to target message buffer: write bits IBRH6 to IBRH0 in the FRIBCR register

Note: • Any write access to IBF while the IBSYH bit in the FRIBCR register is "1" will set error flag (IIBA bit in the FREIR register) to "1". In this case the write access has no effect.



Table 32.14 Assignment of Bits in the FRIBCM Register

Pos.	Access	Bit	Function
18	R	STXRS	Set Transmission Request Shadow ongoing or finished
17	R	LDSS	Load Data Section Shadow ongoing or finished
16	R	LHSS	Load Header Section Shadow ongoing or finished
2	R/W	STXRH	Set Transmission Request Host
1	R/W	LDSH	Load Data Section Host
0	R/W	LHSH	Load Header Section Host

Table 32.15 Assignment of Bits in the FRIBCR Register

Pos.	Access	Bit	Function
31	R	IBSYS	IBF Busy Shadow, signals ongoing transfer from IBF Shadow to Message RAM
22 to 16	R	IBRS6 to IBRS0	IBF Request Shadow, number of message buffer currently / lately updated
15	R	IBSYH	IBF Busy Host, transfer request pending for message buffer referenced by bits IBRH6 to IBRH0
6 to 0	R/W	IBRH6 to IBRH0	IBF Request Host, number of message buffer to be updated next

(2) Data Transfer from Message RAM to Output Buffer

To read a message buffer from the Message RAM, the CPU has to write to the FROBCR register to trigger the data transfer as configured in FROBCM register. After the transfer has completed, the CPU can read the transferred data from registers FRRDDSn, FRRDHS1 to FRRDHS3, and FRMBS.




Figure 32.14 Double Buffer Structure Output Buffer

OBF Host and OBF Shadow as well as bits RHSS, RDSS, RHSH, and RDSH in the FROBCM register and bits OBRS6 to OBRS0, OBRH6 to OBRH0 in the FROBCR register are swapped under control of bits VIEW and REQ in the FROBCR register.

Writing the REQ bit in the FROBCR register to "1" copies bits RHSS, RDSS in the FROBCR register, and bits OBRS6 to OBRS0 in the FROBCR register to an internal storage (see figure 32.15).

After setting the REQ bit in the FROBCR register to "1", the OBSYS bit in the FROBCR register is set to "1", and the transfer of the message buffer selected by bits OBRS6 to OBRS0 in the FROBCR register from the Message RAM to OBF Shadow is started. After the transfer between the Message RAM and OBF Shadow has completed, the OBSYS bit



in the FROBCR register is set back to "0". Bits REQ and VIEW in the FROBCR register can only be set to "1" while the OBSYS bit in the FROBCR register is "0".




Figure 32.15 Swapping of Bits in Registers FROBCM and FROBCR

OBF Host and OBF Shadow are swapped by setting the VIEW bit in the FROBCR register to "1" while the OBSYS bit in the FROBCR register is "0" (see figure 32.14).

In addition bits OBRH6 to OBRH0 in the FROBCR register and bits RHSH and RDSH in the FROBCM register are swapped with the registers internal storage thus assuring that the message buffer number stored in bits OBRH6 to OBRH0 in the FROBCR register and the mask configuration stored in bits RHSH and RDSH in the FROBCM register matches the transferred data stored in OBF Host (see figure 32.15).

Now the CPU can read the transferred message buffer from OBF Host while the Message Handler may transfer the next message from the Message RAM to OBF Shadow.

If bits REQ and VIEW are set to "1" with the same write access while the OBSYS bit is "0", the OBSYS bit is automatically set to "1" and OBF Shadow and OBF Host are swapped. Additionally, mask bits RDSH and RHSH in the FROBCM register are swapped with the register internal storage to keep them attached to the respective Output Buffer transfer. Afterwards, bits OBRS6 to OBRS0 are copied to the register internal storage, mask bits RDSS and RHSS in the FROBCM register are copied to the FROBCM register internal storage, and the transfer of the selected message buffer from the Message RAM to OBF Shadow is started.

While the transfer is ongoing, the Host can read the message buffer transferred by the previous transfer from OBF Host. When the current transfer between the Message RAM and OBF Shadow is completed, this is signalled by setting the OBSYS bit back to "0".

Example of a CPU access to a single message buffer:

If a single message buffer has to be read out, two separate write accesses to bits REQ and VIEW in the FROBCR register are necessary:

- Wait until the OBSYS bit in the FROBCR register is set to "0"
- Write Output Buffer Command Mask (bits RHSS and RDSS in the FROBCM register)
- Request transfer of message buffer to OBF Shadow by writing bits OBRS6 to OBRS0 in the FROBCR register and the REQ bit in the FROBCR register
- Wait until the OBSYS bit in the FROBCR register is set to "0"
- Toggle OBF Shadow and OBF Host by writing the VIEW bit in the FROBCR register = 1, and the REQ bit = 0
- Read out transferred message buffer by reading registers FRRDDSn, FRRDHS1 to FRRDHS3, and FRMBS



Example of a CPU access sequence:

Request transfer of 1st message buffer to OBF Shadow

- Wait until the OBSYS bit in the FROBCR register is set to "0"
- Write Output Buffer Command Mask (bits RHSS and RDSS in the FROBCM register) for 1st message buffer
- Request transfer of 1st message buffer to OBF Shadow by writing bits OBRS6 to OBRS0 in the FROBCR register and the REQ bit in the FROBCR register.

Toggle OBF Shadow and OBF Host to read out 1st transferred message buffer and request transfer of 2nd message buffer:

- Wait until the OBSYS bit in the FROBCR register is set to "0"
- Write Output Buffer Command Mask (bits RHSS and RDSS in the FROBCM register) for 2nd message buffer
- Toggle OBF Shadow and OBF Host and start transfer of 2nd message buffer to OBF Shadow simultaneously by writing bits OBRS6 to OBRS0 in the FROBCR register of 2nd message buffer, the REQ bit in the FROBCR register, and the ViEW bit in the FROBCR register
- Read out 1st transferred message buffer by reading registers FRRDDSn, FRRDHS1 to FRRDHS3, and FRMBS

Demand access to last requested message buffer without request of another message buffer:

- Wait until the OBSYS bit in the FROBCR register is set to "0"
- Demand access to last transferred message buffer by writing the VIEW bit in the FROBCR register = 1, and the REQ bit = "0"
- Read out last transferred message buffer by reading registers FRRDDSn, FRRDHS1 to FRRDHS3, and FRMBS

Table 32.16 Assignment of Bits in the FROBCM Register

Pos.	Access	Bit	Function
17	R	RDSH	Data Section available for CPU access
16	R	RHSH	Header Section available for CPU access
1	R/W	RDSS	Read Data Section Shadow
0	R/W	RHSS	Read Header Section Shadow

Table 32.17 Assignment of Bits in the FROBCR Register

Pos.	Access	Bit	Function
22 to 16	R	OBRH6 to OBRH0	OBF Request Host, number of message buffer available for CPU access
15	R	OBSYS	OBF Busy Shadow, signals ongoing transfer from Message RAM to OBF Shadow
9	R/W	REQ	Request Transfer from Message RAM to OBF Shadow
8	R/W	VIEW	View OBF Shadow, swap OBF Shadow and OBF Host
6 to 0	R/W	OBRS6 to OBRS0	OBF Request Shadow, number of message buffer for next request



32.22.3 FlexRay Protocol Controller Access to Message RAM

The two Transient Buffer RAMs (TBF A, B) are used to buffer the data for transfer between the two FlexRay Protocol Controllers and the Message RAM.

Each Transient Buffer RAM is build up as a double buffer, able to store two complete FlexRay messages. There is always one buffer assigned to the corresponding Protocol Controller while the other one is accessible by the Message Handler.

If e.g. the Message Handler writes the next message to be send to Transient Buffer Tx, the FlexRay Channel Protocol Controller can access Transient Buffer Rx to store the message it is actually receiving. During transmission of the message stored in Transient Buffer Tx, the Message Handler transfers the last received message stored in Transient Buffer Rx to the Message RAM (if it passes acceptance filtering) and updates the respective message buffer.

Data transfers between the Transient Buffer RAMs and the shift registers of the FlexRay Channel Protocol Controllers are done in words of 32 bit. This enables the use of a 32 bit shift register independent of the length of the FlexRay messages.




Figure 32.16 Access to Transient Buffer RAMs

32.23 Message RAM

To avoid conflicts between CPU access to the Message RAM and FlexRay message reception / transmission, the CPU cannot directly access the message buffers in the Message RAM. These accesses are handled via the Input and Output Buffers. The Message RAM is able to store up to 128 message buffers depending on the configured payload length.

The Message RAM is organized $2048 \times 33 = 67,584$ bits. Each 32-bit word is protected by a parity bit. To achieve the required flexibility with respect to different numbers of data bytes per FlexRay frame (0 to 254), the Message RAM has a structure as shown in figure 32.17.

The data partition is allowed to start at Message RAM word number: (the LCB bit in the FRMRC register + 1) × 4




Figure 32.17 Configuration Example of Message Buffers in the Message RAM

Header Partition

Stores header sections of the configured message buffers:

- Supports a maximum of 128 message buffers
- Each message buffer has a header section of four 32 + 1 bit words
- Header 3 of each message buffer holds the 11-bit data pointer to the respective data section in the data partition

Data Partition

Flexible storage of data sections with different length. Some maximum values are:

- 30 message buffers with 254 byte data section each
- Or 56 message buffers with 128 byte data section each
- Or 128 message buffers with 48 byte data section each

Note: • Header partition + data partition may not occupy more than 2048 33-bit words.



32.23.1 Header Partition

The elements used for configuration of a message buffer as well as the actual message buffer status are stored in the header partition of the Message RAM as listed in figure 32.18 below. Configuration of the header sections of the message buffers is done via IBF (registers FRWRHS1 to FRWRHS3). Read access to the header sections is done via OBF (registers FRRDHS1 to FRRDHS3 + FRMBS). The data pointer has to be calculated by the programmer to define the starting point of the data section for the respective message buffer in the data partition of the Message RAM. The data pointer should not be modified during runtime. For message buffers belonging to the receive FIFO (re)configuration is possible in CONFIG state only.

The header section of each message buffer occupies four 33-bit words in the header partition of the Message RAM. The header of message buffer 0 starts with the first word in the Message RAM.

For transmit buffers the Header CRC has to be calculated by the program.

Payload Length Received (bits PLR6 to PLR0), Receive Cycle Count (bits RCC5 to RCC0), Received on Channel Indicator (the RCI bit), Startup Frame Indicator (the SFI bit), Sync Frame Indicator (the SYN bit), Null Frame Indicator (the NFI bit), Payload Preamble Indicator (the PPI bit), and Reserved Bit (the RES bit) are updated from received valid data frames only.

Header word 3 of each configured message buffer holds the respective Message Buffer Status (MBS).

Word	t 3	32	31	30	29	9 2	28	27	26	25	24	23	3 2	22 21 20 19 18 17	16	15	14	13	12	11	10	9	8	7	6	3	5	4	3	2	1	0
0		Р			N E I		T X M	P P T	CFG	C H B	C			Cycle Code CYC6~CYC0											FIE			ID FID				
1		Р	Payload Length Received PLR6~PLR0							Ĺ	l		Payload Length Configured PLC6~PLC0 Tx Buffer: Header 0 Rx Buffer: Header 0 CRC10~								er	CRC Received										
2		Р	R P N S S R E P F Y F C Cycle Count RCC5~RCC0																													
3		Р			FESS		P P I S	N F I S	S Y N S	S F I S	F			Cycle Count Status CCS5~CCS0		F T B	F T A		M L S T	E S B	E S A	T C I B	T C I	S V) (S	S // O A	CEOB	CEOA	S E O B	S E O A	V F R B	V F R A
		Р																														
		Р																														
Frame Configuration Filter Configuration Message Buffer Control Message RAM Configuration Updated from received Data Frame Message Buffer Status (MBS) Parity Bit Unused																																

Figure 32.18 Header Section of a Message Buffer in the Message RAM

Header 1 (word 0)

Write access via the FRWRHS1 register, read access via the FRRDHS1 register:

- Frame ID Slot counter filtering configuration
- Cycle Code Cycle counter filtering configuration
- CHA, CHB Channel filtering configuration
- CFG Message buffer direction configuration: receive / transmit
- PPIT Payload Preamble Indicator Transmit
- TXM Transmit mode configuration: single-shot / continuous
- MBI Message buffer receive / transmit interrupt enable

Header 2 (word 1)

Write access via the FRWRHS2 register, read access via the FRRDHS2 register:

- Header CRC Transmit Buffer: Configured by the program (calculated from frame header)
 - Receive Buffer: Updated from received frame
- Payload Length Configured Length of data section (2-byte words) as configured by the program
- Payload Length Received Length of payload segment (2-byte words) stored from received frame

Header 3 (word 2)

Write access via the FRWRHS3 register, read access via the FRRDHS3 register:

• Data Pointer - Pointer to the beginning of the corresponding data section in the data partition

Read access via the FRRDHS3 register, valid for receive buffers only, updated from received frames:

- Receive Cycle Count Cycle count from received frame
- RCI Received on Channel Indicator
- SFI Startup Frame Indicator
- SYN Sync Frame Indicator
- NFI Null Frame Indicator
- PPI Payload Preamble Indicator
- RES Reserved bit

Message Buffer Status (MBS) (word 3)

Read access via the FRMBS register, updated by the CC at the end of the configured slot.

- VFRA Valid Frame Received on channel A
- VFRB Valid Frame Received on channel B
- SEOA Syntax Error Observed on channel A
- SEOB Syntax Error Observed on channel B
- CEOA Content Error Observed on channel A
- CEOB Content Error Observed on channel B
- SVOA Slot boundary Violation Observed on channel A
- SVOB Slot boundary Violation Observed on channel B
- TCIA Transmission Conflict Indication channel A
- TCIB Transmission Conflict Indication channel B
- ESA Empty Slot Channel A
- ESB Empty Slot Channel B
- MLST Message LoST
- FTA Frame Transmitted on Channel A



- FTB Frame Transmitted on Channel B
- Cycle Count Status- Actual cycle count when status was updated
- RCIS Received on Channel Indicator Status
- SFIS Startup Frame Indicator Status
- SYNS Sync Frame Indicator Status
- NFIS Null Frame Indicator Status
- PPIS Payload Preamble Indicator Status
- RESS Reserved bit Status

32.23.2 Data Partition

The data partition of the Message RAM stores the data sections of the message buffers configured for reception / transmission as defined in the header partition. The number of data bytes for each message buffer can vary from 0 to 254. To optimize the data transfer between the shift registers of the two FlexRay Protocol Controllers and the Message RAM as well as between the CPU interface and the Message RAM, the physical width of the Message RAM is set to 4 bytes plus one parity bit.

The data partition starts after the last word of the header partition. When configuring the message buffers in the Message RAM the programmer has to assure that the data pointers point to addresses within the data partition. Figure 32.19 below shows an example how the data sections of the configured message buffers can be stored in the data partition of the Message RAM.

The beginning and the end of a message buffer's data section is determined by the data pointer and the payload length configured in the message buffer's header section, respectively. This enables a flexible usage of the available RAM space for storage of message buffers with different data length.

If the size of the data section is an odd number of 2-byte words, the remaining 16 bits in the last 32-bit word are unused (see figure 32.19 below).

Bit Word	32	31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0			
	Р	Unused	Unused	Unused	Unused			
	Р	Unused	Unused	Unused	Unused			
	Р	MBn Data3	MBn Data2	MBn Data1	MBn Data0			
	Р							
	Р							
	Р	MBn Data (m)	MBn Data (m-1)	MBn Data (m-2)	MBn Data (m-3)			
	Р							
	Р							
• • •	Р							
	Р	MB1 Data3	MB1 Data2	MB1 Data1	MB1 Data0			
• • •	Р							
	Р	MB1 Data (k)	MB1 Data (k-1)	MB1 Data (k-2)	MB1 Data (k-3)			
2046	Р	MB0 Data3	MB0 Data2	MB0 Data1	MB0 Data0			
2047	Р	Unused	Unused	MB0 Data5	MB0 Data4			

Figure 32.19 Example for Structure of the Data Partition in the Message RAM



32.23.3 Parity Check

There is a parity checking mechanism implemented in the FlexRay core to assure the integrity of the data stored in the seven RAM blocks. The RAM blocks have a parity generator / checker attached as shown in figure 32.20. When data is written to a RAM block, the local parity generator generates the parity bit. The FlexRay core uses an even parity (with an even number of ones in the 32-bit data word a zero parity bit is generated). The parity bit is stored together with the respective data word. The parity is checked each time a data word is read from any of the RAM blocks. The FlexRay core's internal data buses have a width of 32 bits.

If a parity error is detected, the respective error flag is set to "1". The parity error flags (bits PIBF, POBF, PMR, PTBF1, and PTBF2 in the FRMHDS register), and the faulty message buffer indicators (bits FMBD, MFMB, FMB6 to FMB0 in the FRMHDS register) are located in the Message Handler Status register. These single error flags control the error interrupt flag (the PERR bit in the FREIR register).

Figure 32.20 shows the data paths between the RAM blocks and the parity generators / checkers.




Figure 32.20 Parity Generation and Check

When a parity error has been detected the following actions will be performed: In all cases

- The respective parity error flag in the FRMHDS register is set to "1"
- The parity error flag (the PERR bit in the FREIR register) is set to "1" and, if enabled, a module interrupt to the CPU will be generated.



Additionally in specific cases

(1) Parity error during data transfer from Input Buffer RAM 1, 2 -> Message RAM

(a) Transfer of header and data section:

- The PIBF bit in the FRMHDS register is set to "1"
- The FMBD in the FRMHDS register is set to "1" to indicate that bits FMB6 to FMB0 in the FRMHDS register point to a faulty message buffer
- Bits FMB6 to FMB0 in the FRMHDS register indicate the number of the faulty message buffer
- Transmit buffer: Transmission request for the respective message buffer is not set

(b) Transfer of data section only:

Parity error when reading header section of respective message buffer from Message RAM.

- The PRM bit in the FRMHDS register is set to "1"
- The FMBD bit in the FRMHDS register is set to "1" to indicate that bits FMB6 to FMB0 in the FRMHDS register point to a faulty message buffer
- Bits FMB6 to FMB0 in the FRMHDS register indicate the number of the faulty message buffer
- The data section of the respective message buffer is not updated
- Transmit buffer: Transmission request for the respective message buffer is not set to "1"

(2) Parity error during CPU reading Input Buffer RAM 1, 2

• The PIBF bit in the FRMHDS register is set to "1"

(3) Parity error during scan of header sections in Message RAM

- The PMR bit in the FRMHDS register is set to "1"
- The FMBD bit in the FRMHDS register is set to "1" to indicate that bits FMB6 to FMB0 in the FRMHDS register point to a faulty message buffer
- Bits FMB6 to FMB0 in the FRMHDS register indicate the number of the faulty message buffer
- Ignore message buffer (message buffer is skipped)

(4) Parity error during data transfer from Message RAM -> Transient Buffer RAM 1, 2

- The PRM bit in the FRMHDS register is set to "1"
- The FMBD bit in the FRMHDS register is set to "1" to indicate that bits FMB6 to FMB0 in the FRMHDS register point to a faulty message buffer
- Bits FMB6 to FMB0 in the FRMHDS register indicate the number of the faulty message buffer
- Frame not transmitted, frames already in transmission are invalidated by setting the frame CRC to "0"

(5) Parity error during data transfer from Transient Buffer RAM 1, 2 -> Protocol Controller 1, 2

- Bits PTBF1 and PTBF2 in the FRMHDS register is set to "1"
- Frames already in transmission are invalidated by setting the frame CRC to "0"

(6) Parity error during data transfer from Transient Buffer RAM 1, 2 -> Message RAM

- (a) Parity error when reading header section of respective message buffer from Message RAM:
- The PMR bit in the FRMHDS register is set to "1"



- The FMBD bit in the FRMHDS register is set to "1" to indicate that bits FMB6 to FMB0 in the FRMHDS register point to a faulty message buffer
- Bits FMB6 to FMB0 in the FRMHDS register indicate the number of the faulty message buffer
- The data section of the respective message buffer is not updated

(b) Parity error when reading Transient Buffer RAM 1, 2:

- Bits PTBF1 and PTBF2 in the FRMHDS register is set to "1"
- The FMBD bit in the FRMHDS register is set to "1" to indicate bits FMB6 to FMB0 in the FRMHDS register point to a faulty message buffer
- Bits FMB6 to FMB0 in the FRMHDS register indicate the number of the faulty message buffer

(7) Parity error during data transfer from Message RAM -> Output Buffer RAM

- The PMR bit in the FRMHDS register is set to "1"
- The FMBD bit in the FRMHDS register is set to "1" to indicate that bits FMB6 to FMB0 in the FRMHDS register point to a faulty message buffer
- Bits FMB6 to FMB0 in the FRMHDS register indicate the number of the faulty message buffer

(8) Parity error during CPU reading Output Buffer RAM 1, 2

• The POBF bit in the FRMHDS register is set to "1"

(9) Parity error during data read of Transient Buffer RAM 1, 2

When a parity error occurs when the Message Handler reads a frame with network management information (PPI = 1) from the Transient Buffer RAM 1, 2 the corresponding network management vector registers (FRNMV1 to FRNMV3) are not updated from that frame.



32.24 Module Interrupt

32.24.1 Module Interrupt FlexRay interrupt 0, 1

In general, interrupts provide a close link to the protocol timing as they are triggered almost immediately when an error or status change is detected by the CC, a frame is received or transmitted, a configured timer interrupt is activated, or a stop watch event occurred. This enables the CPU to react very quickly on specific error conditions, status changes, or timer events. On the other hand too many interrupts can cause the CPU to miss deadlines required for the application. Therefore the CC supports enable / disable controls for each individual interrupt source separately.

An interrupt may be triggered when

- · An error was detected
- A status flag is set to "1"
- A timer reaches a preconfigured value
- A message transfer from Input Buffer to Message RAM or from Message RAM to Output Buffer has completed
- A stop watch event occurred

Tracking status and generating interrupts when a status change or an error occurs are two independent tasks. Regardless of whether an interrupt is enabled or not, the corresponding status is tracked and indicated by the CC. The CPU has access to the actual status and error information by reading registers FREIR and FRSIR.

Table 32.18 Module Interrupt Flags and Interrupt Line Enable

Register	Bit	Function
FREIR	PEMC	Protocol Error Mode Changed
	CNA	Command Not Void
	SFBM	Sync Frames Below Minimum
	SFO	Sync Frame Overflow
	CCF	Clock Correction Failure
	CCL	CHI Command Locked
	PERR	Parity Error
	RFO	Receive FIFO Overrun
	EFA	Empty FIFO Access
	IIBA	Illegal Input Buffer Access
	IOBA	Illegal Output Buffer Access
	MHF	Message Handler Constraints Flag
	EDA	Error Detected on Channel A
	LTVA	Latest Transmit Violation Channel A
	TABA	Transmission Across Boundary Channel A
	EDB	Error Detected on Channel B
	LTVB	Latest Transmit Violation Channel B
	TABB	Transmission Across Boundary Channel B



Register	Bit	Function
FRSIR	WST	Wakeup Status
	CAS	Collision Avoidance Symbol
	CYCS	Cycle Start Interrupt
	TXI	Transmit Interrupt
	RXI	Receive Interrupt
	RFNE	Receive FIFO not Empty
	RFCL	Receive FIFO Critical Level
	NMVC	Network Management Vector Changed
	TIO	Timer Interrupt 0
	TI1	Timer Interrupt 1
	TIBC	Transfer Input Buffer Completed
	TOBC	Transfer Output Buffer Completed
	SWE	Stop Watch Event
	SUCS	Startup Completed Successfully
	MBSI	Message Buffer Status Interrupt
	SDS	Start of Dynamic Segment
	WUPA	Wakeup Pattern Channel A
	MTSA	MTS Received on Channel A
	WUPB	Wakeup Pattern Channel B
	MTSB	MTS Received on Channel B
FRILE	EINT0	Enable Interrupt Line 0
	EINT1	Enable Interrupt Line 1

The interrupt lines to the CPU, FlexRay_int0 and FlexRay_int1, are controlled by the enabled interrupts. In addition each of the two interrupt lines can be enabled / disabled separately by programming bits EINT0 and EINT1 in the FRILE register.

When a transfer between IBF / OBF and the Message RAM has completed the TIBC or TOBC bit in the FRSIR register is set to "1".

32.24.2 FlexRay timer interrupt 0, 1

The two timer interrupts generated by interrupt timer 0 and 1 are available on lines FlexRay_tint0 and FlexRray_tint1. They can be configured via registers FRT0C and FRT1C.



32.25 Assignment of FlexRay Configuration Parameters

Table 32.19 FlexRay Configuration Parameters

Parameter	Bit (field)	Page
pKeySlotUsedForStartup	TXST bit in FRSUCC1 register	32-53
pKeySlotUsedForSync	TXSY bit in FRSUCC1 register	32-53
gColdStartAttempts	Bits CSA4 to CSA0 in FRSUCC1 register	32-53
pAllowPassiveToActive	Bits PTA4 to PTA0 in FRSUCC1 register	32-53
pWakeupChannel	WUCS bit in FRSUCC1 register	32-53
pSingleSlotEnabled	TSM bit in FRSUCC1 register	32-53
pAllowHaltDueToClock	HCSE bit in FRSUCC1 register	32-52
pChannels	Bits CCHA and CCHB in FRSUCC1 register	32-52
pdListenTimeout	Bits LT20 to LT0 in FRSUCC2 register	32-58
gListenNoise	Bits LTN3 to LTN0 in FRSUCC2 register	32-58
gMaxWithoutClockCorrectionPassive	Bits WCP3 to WCP0 in FRSUCC3 register	32-59
gMaxWithoutClockCorrectionFatal	Bits WCF3 to WCF0 in FRSUCC3 register	32-59
gNetworkManagementVectorLength	Bits NML3 to NML0 in FRNEMC register	32-60
gdTSSTransmitter	Bits TSST3 to TSST0 in FRPRTC1 register	32-62
gdCASRxLowMax	Bits CASM6 to CASM0 in FRPRTC1 register	32-61
gdSampleClockPeriod	BRP0 bit in FRPRTC1 register	32-61
pSamplePerMicrotick	BRP0 bit in FRPRTC1 register	32-61
gdWakeupSymbolRxWindow	Bits RXW8 to RSW0 in FRPRTC1 register	32-61
pWakeupPattern	Bits RWP5 to RWP0 in FRPRTC1 register	32-61
gdWakeupSymbolRxIdle	Bits RXI5 to RXI0 in FRPRTC2 register	32-63
gdWakeupSymbolRxLow	Bits RXL5 to RXL0 in FRPRTC2 register	32-63
gdWakeupSymbolTxIdle	Bits TXI7 to TXI0 in FRPRTC2 register	32-63
gdWakeupSymbolTxLow	Bits TXL5 to TXL0 in FRPRTC2 register	32-63
gPayloadLengthStatic	Bits SFDL6 to SFDL0 in FRMHDC register	32-64
pLatestTx	Bits SLT12 to SLT0 in FRMHDC register	32-64
pMicroPerCycle	Bits UT19 to UT0 in FRGTUC1 register	32-65
gMacroPerCycle	Bits MPC13 to MPC0 in FRGTUC2 register	32-66
gSyncNodeMax	Bits SNM3 to SNM0 in FRGTUC2 register	32-66
pMicroInitialOffset[A]	Bits UIOA7 to UIOA0 in FRGTUC3 register	32-67
pMicroInitialOffset[B]	Bits UIOB7 to UIOB0 in FRGTUC3 register	32-67
pMacroInitialOffset[A]	Bits MIOA6 to MIOA0 in FRGTUC3 register	32-67
pMacroInitialOffset[B]	Bits MIOB6 to MIOBA0 in FRGTUC3 register	32-67
gdNIT	Bits NIT13 to NIT0 in FRGTUC4 register	32-68
gOffsetCorrectionStart	Bits OCS13 to OCS0 in FRGTUC4 register	32-68
pDelayCompensation[A]	Bits DCA7 to DCA0 in FRGTUC5 register	32-69
pDelayCompensation[B]	Bits DCB7 to DCB0 in FRGTUC5 register	32-69
pClusterDriftDamping	Bits CDD4 to CDD0 in FRGTUC5 register	32-69
pDecodingCorrection	Bits DEC7 to DEC0 in FRGTUC5 register	32-69
pdAcceptedStartupRange	Bits ASR10 to ASR0 in FRGTUC6 register	32-70



Parameter	Bit (field)	Page
pdMaxDrift	Bits MOD10 to MOD0 in FRGTUC6 register	32-70
gdStaticSlot	Bits SSL9 to SSL0 in FRGTUC7 register	32-71
gNumberOfStaticSlots	Bits NSS9 to NSS0 in FRGTUC7 register	32-71
gdMinislot	Bits MSL5 to MSL0 in FRGTUC8 register	32-72
gNumberOfMinislots	Bits NMS12 to NMS0 in FRGTUC8 register	32-72
gdActionPointOffset	Bits APO5 to APO0 in FRGTUC9 register	32-73
gdMinislotActionPointOffset	Bits MAPO4 to MAPO0 in FRGTUC9 register	32-73
gdDynamicSlotIdlePhase	Bits DSI1 to DSI0 in FRGTUC9 register	32-73
pOffsetCorrectionOut	Bits MOC13 to MOC0 in FRGTUC10 register	32-74
pRateCorrectionOut	Bits MRC10 to MRC0 in FRGTUC10 register	32-74
pExternOffsetCorrection	Bits EOC2 to EOC0 in FRGTUC11 register	32-75
pExternRateCorrection	Bits ERC2 to ERC0 in FRGTUC11 register	32-75



This page is blank for reasons of layout.

Section 33 Module Stop Function

33.1 Overview

This MCU provides a module stop function which allows certain of the modules to be stopped.

33.1.1 Module Stop Function

For on-chip peripheral modules that can be stopped, this function can stop the operation of the module by stopping the clock supply. Clock supply to the corresponding module can be controlled individually with the bits in module stop register 0 (MSTPCR0). The module stop function can be used with the following modules.

- Parallel DAC control (PDAC)
- Parallel selector (PSEL)
- Direct RAM input interface (DRI0, DRI1, and DRI2)
- Direct RAM output interface (DRO)

33.2 Register Descriptions

Table 33.1 lists the registers used in conjunction with the module stop function.

Table 33.1 Register Configuration

Register Name	Abbreviation	After Reset	P4 Address	Size	Page
Module stop register 0	MSTPCR0	H'001F	H'FFFF 2800	8, 16	33-2

Note: • The P4 address applies when the P4 area of the virtual address space is used. When the upper three bits of the 32-bit P4 area address are cleared to "0", the result is an area 7 address. This address is used when accessing area 7 of the physical address space using the TLB.



33.2.1 Module Stop Register 0 (MSTPCR0)

After

The MSTPCR0 register controls enabling/disabling operation for the allocated modules.

Writes to MSTPCR0 must be performed in word units. When writing a value to the low-order byte, the value H'3C must be written to the high-order byte (MSTPCR0KEY) at the same time. If any value other than H'3C is written to the MSTPCR0KEY field, or if the low-order byte is written as a byte unit, the write to the low-order byte will be ignored.

The MSTPCR0KEY field can be read in either byte or word units. However, since the data written to the MSTPCR0KEY field is not saved, the value read from the MSTPCR0KEY field is always H'00.

Note: • This register uses a different write method from ordinary registers to prevent it from being overwritten inadvertently. See section 33.2.2, Register Access Notes, for details.



<After Reset: H'001F >

Bit	Abbreviation	Reset	R	w	Description
15 to 8	MSTPCR0KEY	All 0	0		MSTPCR0 Register Write Key Code Bits
					Controls whether or not the low-order byte can be written. The data written to these bits are not retained. These bits are always read as "0".
					H'3C: The low-order byte can be written.
					Values other than H'3C: The low-order byte cannot be written.
7 to 5	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0"
4	DRO	1	R	W	DRO Module Stop Bit
					Setting this bit to "1" stops clock supply to the DRO module. When this bit is cleared to "0: clock supply to the DRO module will resume. Note, however, that the DRO registers are not initialized by stopping clock supply.
					0: DRO operates
					1: Clock supply to DRO is stopped
3	DRI2	1	R	W	DRI2 Module Stop Bit
					Setting this bit to "1" stops clock supply to the DRI2 module. When this bit is cleared to "0: clock supply to the DRI2 module will resume. Note, however, that the DRI2 registers are not initialized by stopping clock supply.
					0: DRI2 operates
					1: Clock supply to DRI2 is stopped
2	DRI1	1	R	W	DRI1 Module Stop Bit
					Setting this bit to "1" stops clock supply to the DRI1 module. When this bit is cleared to "0: clock supply to the DRI1 module will resume. Note, however, that the DRI1 registers are not initialized by stopping clock supply.
					0: DRI1 operates
					1: Clock supply to DRI1 is stopped

D:4	Abbrevistien	After	_	147	Description
Bit	Abbreviation	Reset	R	W	Description
1	DRI0	1	R	W	DRI0 Module Stop Bit
					Setting this bit to "1" stops clock supply to the DRI0 module. When this bit is cleared to "0: clock supply to the DRI0 module will resume. Note, however, that the DRI0 registers are not initialized by stopping clock supply.
					0: DRI0 operates
					1: Clock supply to DRI0 is stopped
0	PDAC	1	R	W	PDAC and PSEL Module Stop Bit
					Setting this bit to "1" stops clock supply to the PDAC module. When this bit is cleared to "0: clock supply to the PDAC module will resume. Note, however, that the PDAC registers are not initialized by stopping clock supply.
					0: PDAC module operates
					1: Clock supply to PDAC module is stopped

33.2.2 Register Access Notes

Module stop register 0 (MSTPCR0) uses a different write method from ordinary registers to prevent it from being overwritten inadvertently. Use the methods described below to write and read this register.

Word transfer instructions must be used when writing to MSTPCR0. This register cannot be written using byte instructions. As shown in figure 33.1, when writing to MSTPCR0 set the high-order byte to H'3C and the low-order byte to the write data. The same methods as those used for reading ordinary registers can be used to read MSTPCR0.

MSTPCR0 is allocated to location H'FFFF 2800, and can be read using either byte transfer instructions or word transfer instructions.




Figure 33.1 Writing the MSTPCR0 Register

33.3 Operation

33.3.1 Overview

Clock supply to the an on-chip peripheral module can be started by writing "0" to the corresponding module stop bit in the module stop register (MSTPCR0).

33.4 Usage Notes

Do not use the SLEEP instruction because sleep mode is not available in this MCU.

Read and write accesses to the register area of a module in the module stopped state are illegal. Execute read and write accesses to the register area of a module in the module stopped state after supplying the clock to the corresponding module.



This page is blank for reasons of layout.

Section 34 Power Supply Circuit

34.1 Structure of the Power Supply Circuit

This MCU operates using the following supply voltages: 5 V ± 0.5 V, 3.3 ± 0.3 V, and 1.5 V ± 0.15 /-0.1 V.

Unless noted otherwise, 5 V ± 0.5 V is indicated by 5 V, 3.3 ± 0.3 V is indicated by 3.3 V, and 1.5 V ± 0.15 /-0.1 V is indicated by 1.5 V.

Table 34.1 Power Supply Functions

Pin Name	Function	Supply Type
Vdd	IC internal logic circuit power supply	1.5 V
Vcc	System and I/O port power supply	3.3 V or 5 V
PVcc	I/O port power supply	3.3 V or 5 V* ¹
DET3OR5	Vcc voltage level specification pin	When Vcc = FVcc = 3.3 V: connect to Vss (pull down). When Vcc = 5 V: connect to Vcc (pull up).
PLLVcc	PLL frequency multiplier circuit power supply	3.3 V or 5 V* ¹
AVcc	A/D converter power supply	3.3 V or 5 V* ¹
Vss	Ground pins. All these pins must be connected to ground (GND)	—
PLLVss	Ground pin for the PLL frequency multiplier circuit	
AVss	Ground pin for the A/D converter	_

Note: *1 When Vcc = 5 V, Vcc = PVcc = PLLVcc = AVcc = 5 V When Vcc = 3.3 V, Vcc = PLLVcc = 3.3 V






Figure 34.1 Power Supply Circuit Structure (when PVcc = Vcc = 5 V)




Figure 34.2 Power Supply Circuit Structure (when PVcc = 5 V, Vcc = 3.3 V)




Figure 34.3 Power Supply Circuit Structure (when PVcc = Vcc = 3.3 V)

Table 34.2 Combination of Power Supply Voltages


Item	Vdd (Core Power Supply)	Vcc (Bus and System Power Supply)	PLLVcc(PLL Power Supply)	PVcc (I/O Power Supply Except for Bus)	AVcc (ADC Power Supply)
Case 1	1.5 V	3.3 V		3.3 V	3.3 V
Case 2	1.5 V	3.3 V		3.3 V	5.0 V
Case 3	1.5 V	3.3 V		5.0 V	3.3 V
Case 4	1.5 V	3.3 V		5.0 V	5.0 V
Case 5	1.5 V	5.0 V		5.0 V	5.0 V

Notes: • Use the voltages according to the above combination.

• For a correspondence between power supply names and pins, see section 1.5, Pin Functions.

34.2 Power On Sequence

Figure 34.4 shows the power on sequence.



Notes: *1 After applying all power supply levels and holding the RESET# pin at the "L" level for the oscillator stabilization time, apply a "H" level to the RESET# pin (reset clear).

- Power supply operating conditions
 Vdd = 1.5 V + 0.15 V, -0.1 V, PVcc = 5 V ±0.5 V or 3.3 V ±0.3 V
 Vcc = 5 V ±0.5 V or 3.3 V ±0.3 V
- Constraints at power on
 - Bring up PLLVcc and Vcc at the same time.
 - PVcc ≥ Vcc and AVcc ≥ Vcc must be met.
 - Design applications so that individual power supply voltages are not turned on or off at any time other than power on and power off.

(Assure that either all the supply voltages are on or that all are off.)

Figure 34.4 Power On Sequence

34.3 Power Off Sequence

Figure 34.5 shows the power off sequence.




Figure 34.5 Power Off Sequence

This page is blank for reasons of layout.

Section 35 User Break Controller (UBC)

The user break controller (UBC) provides versatile functions to facilitate program debugging. These functions help to ease creation of a self-monitor/debugger, which allows easy program debugging using this MCU alone, without using the in-circuit emulator. Various break conditions can be set in the UBC: instruction fetch or read/write access of an operand, operand size, data contents, address value, and program stop timing for instruction fetch.

35.1 Overview

1. The following break conditions can be set.

Break channels: Two (channels 0 and 1)

User break conditions can be set independently for channels 0 and 1, and can also be set as a single sequential condition for the two channels, that is, a sequential break. (Sequential break involves two cases such that the channel 0 break condition is satisfied in a certain bus cycle and then the channel 1 break condition is satisfied in a different bus cycle, and vice versa.)

Address

When 40 bits containing ASID and 32-bit address are compared with the specified value, all the ASID bits can be compared or masked.

32-bit address can be masked bit by bit, allowing the user to mask the address in desired page sizes such as lower 12 bits (4-Kbyte page) and lower 10 bits (1-Kbyte page).

Data

32 bits can be masked only for channel 1.

• Bus cycle

The program can break either for instruction fetch (PC break) or operand access.

- Read or write access
- · Operand sizes

Byte, word, longword, and quadword are supported.

- 2. The user-designated exception handling routine for the user break condition can be executed.
- 3. Pre-instruction-execution or post-instruction-execution can be selected as the PC break timing.
- 4. A maximum of $2^{12} 1$ repetition counts can be specified as the break condition (available only for channel 1).



Figure 35.1 shows the UBC block diagram.




Figure 35.1 Block Diagram of UBC

35.2 Register Descriptions

Table 35.1 shows the register configuration of the UBC.

Table 35.1 Register Configuration

Name	Abbreviation	After Reset	P4 Address	Size	Page
Match condition setting register 0	CBR0	H'2000 0000	H'FF20 0000	32	35-4
Match operation setting register 0	CRR0	H'0000 2000	H'FF20 0004	32	35-9
Match address setting register 0	CAR0	Undefined	H'FF20 0008	32	35-11
Match address mask setting register 0	CAMR0	Undefined	H'FF20 000C	32	35-12
Match condition setting register 1	CBR1	H'2000 0000	H'FF20 0020	32	35-6
Match operation setting register 1	CRR1	H'0000 2000	H'FF20 0024	32	35-10
Match address setting register 1	CAR1	Undefined	H'FF20 0028	32	35-11
Match address mask setting register 1	CAMR1	Undefined	H'FF20 002C	32	35-12
Match data setting register 1	CDR1	Undefined	H'FF20 0030	32	35-13
Match data mask setting register 1	CDMR1	Undefined	H'FF20 0034	32	35-14
Execution count break register 1	CETR1	Undefined	H'FF20 0038	32	35-14
Channel match flag register	CCMFR	H'0000 0000	H'FF20 0600	32	35-15
Break control register	CBCR	H'0000 0000	H'FF20 0620	32	35-16

Note: • The P4 address applies when the P4 area of the virtual address space is used. When the upper three bits of the 32-bit P4 area address are cleared to "0", the result is an area 7 address. This address is used when accessing area 7 of the physical address space using the TLB.

The access size must be the same as the control register size. If the size is different, the register is not written to if attempted, and reading the register returns the undefined value. A desired break may not occur between the time when the instruction for rewriting the control register is executed and the time when the written value is actually reflected on the register. In order to confirm the exact timing when the control register is updated, read the data which has been written most recently. The subsequent instructions are valid for the most recently written register value.



35.2.1 Match Condition Setting Registers 0 and 1 (CBR0 and CBR1)

The CBR0 and CBR1 registers specify the break conditions for channels 0 and 1, respectively. The following break conditions can be set in the CBR0 and CBR1: (1) whether or not to include the match flag in the conditions, (2) whether or not to include the ASID, and the ASID value when included, (3) whether or not to include the data value, (4) operand size, (5) whether or not to include the execution count, (6) bus type, (7) instruction fetch cycle or operand access cycle, and (8) read or write access cycle.

(1) Match Condition Setting Register 0 (CBR0)

Match Condition Setting Register 0 (CBR0)

<P4 address: location H'FF20 0000>

Bit :	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	MFE	AIE			М	FI						Α	IV			
After Reset:	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	_		SZ		_	_	_	_	С	D	I	D	_	R۱	N	CE
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<After Reset: H'2000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31	MFE	0	R	W	Match Flag Enable Bit
					Specifies whether or not to include the match flag value specified by the MFI bit of this register in the match conditions. When the specified match flag value is "1", the condition is determined to be satisfied.
					0: The match flag is not included in the match conditions; thus, not checked
					1: The match flag is included in the match conditions
30	AIE	0	R	W	ASID Enable Bit
					Specifies whether or not to include the ASID specified by the AIV bit of this register in the match conditions.
					0: The ASID is not included in the match conditions; thus, not checked
					1: The ASID is included in the match conditions
29 to 24	MFI	100000	R	W	Match Flag Specify Bits
					Specifies the match flag to be included in the match conditions.
					000000: MF0 bit of the CCMFR register
					000001: MF1 bit of the CCMFR register
					Others: Reserved (setting prohibited)
					Note: • The value after a reset is the reserved state value, but when "1" is written into CBR0[0], MFI must be set to "000000" or "000001". And note that the channel 0 is not hit when MFE bit of this register is "1" and MFI bits are 000000 in the condition of CCMFR.MF0 = "0".
23 to 16	AIV	All 0	R	W	ASID Specify Bits
					Specifies the ASID value to be included in the match conditions.
15	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".

Bit	Abbreviation	After Reset	R	w	Description
14 to 12	SZ	All 0	R	W	Operand Size Select Bits
					Specifies the operand size to be included in the match conditions. This bit is valid only when the operand access cycle is specified as a match condition.
					000: The operand size is not included in the match conditions; thus, not $$
					checked (any operand size specifies the match condition).*1
					001: Byte access
					010: Word access
					011: Longword access
					100: Quadword access* ²
					Others: Reserved (setting prohibited)
11 to 8	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
7, 6	CD	00	R	W	Bus Select Bits
					Specifies the bus to be included in the match conditions. This bit is valid only when the operand access cycle is specified as a match condition.
					00: Operand bus for operand access
					Others: Reserved (setting prohibited)
5, 4	ID	00	R	W	Instruction Fetch/Operand Access Select Bits
					Specifies the instruction fetch cycle or operand access cycle as the match condition.
					00: Instruction fetch cycle or operand access cycle
					01: Instruction fetch cycle
					10: Operand access cycle
					11: Instruction fetch cycle or operand access cycle
3	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
2, 1	RW	00	R	W	Bus Command Select Bits
					Specifies the read/write cycle as the match condition. This bit is valid only when the operand access cycle is specified as a match condition.
					00: Read cycle or write cycle
					01: Read cycle
					10: Write cycle
					11: Read cycle or write cycle
0	CE	0	R	W	Channel Enable Bit
					Validates/invalidates the channel. If this bit is "0", all the other bits of this register are invalid.
					0: Invalidates the channel
					1: Validates the channel

Notes: *1 If the data value is included in match conditions, be sure to specify the operand size.



^{*2} If the quad word access is specified and the data value is included in the match conditions, the upper and lower 32 bits of 64-bit data are each compared with the contents of both the match data setting register and the match data mask setting register.

(2) Match Condition Setting Register 1 (CBR1)

Match Condition Setting Register 1 (CBR1)

<P4 address: location H'FF20 0020>

Bit :	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	MFE	AIE			MFI AIV											
After Reset:	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DBE		SZ		ETBE	_	-	_	С	D	П	D	_	R'	W	CE
After Reset:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

<After Reset: H'2000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31	MFE	0	R	W	Match Flag Enable Bit
					Specifies whether or not to include the match flag value specified by the MFI bit of this register in the match conditions. When the specified match flag value is "1", the condition is determined to be satisfied.
					0: The match flag is not included in the match conditions; thus, not checked
					1: The match flag is included in the match conditions
30	AIE	0	R	W	ASID Enable Bit
					Specifies whether or not to include the ASID specified by the AIV bit of this register in the match conditions.
					0: The ASID is not included in the match conditions; thus, not checked
					1: The ASID is included in the match conditions
29 to 24	MFI	100000	R	W	Match Flag Specify Bits
					Specifies the match flag to be included in the match conditions.
					000000: The MF0 bit of the CCMFR register
					000001: The MF1 bit of the CCMFR register
					Others: Reserved (setting prohibited)
					Note: • The value after a reset is the reserved state value, but when "1" is written into CBR1[0], MFI must be set to 000000 or 000001. And note that the channel 1 is not hit when MFE bit of this register is "1" and MFI bits are 000001 in the condition of CCMFR.MF1 = "0".
23 to 16	AIV	All 0	R	W	ASID Specify Bits
					Specifies the ASID value to be included in the match conditions.
15	DBE	0	R	W	Data Value Enable Bit*2
					Specifies whether or not to include the data value in the match condition. This bit is valid only when the operand access cycle is specified as a match condition.
					0: The data value is not included in the match conditions; thus, not checked
					1: The data value is included in the match conditions

Bit	Abbreviation	After Reset	R	W	Description
14 to 12	SZ	000	R	W	Operand Size Select Bits
					Specifies the operand size to be included in the match conditions. This bit is valid only when the operand access cycle is specified as a match condition.
					000: The operand size is not included in the match condition; thus, not checked (any operand size specifies the match condition). *1
					001: Byte access
					010: Word access
					011: Longword access
					100: Quadword access*3
					Others: Reserved (setting prohibited)
11	ETBE	0	R	W	Execution Count Value Enable Bit
					Specifies whether or not to include the execution count value in the match conditions. If this bit is "1" and the match condition satisfaction count matches the value specified by the CETR1 register, the operation specified by the CRR1 register is performed.
					0: The execution count value is not included in the match conditions; thus, not checked
					1: The execution count value is included in the match conditions
10 to 8	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
7, 6	CD	00	R	W	Bus Select Bits
7, 0					Specifies the bus to be included in the match conditions. This bit is valid only when the operand access cycle is specified as a match condition.
					00: Operand bus for operand access
					Others: Reserved (setting prohibited)
5, 4	ID	00	R	W	Instruction Fetch/Operand Access Select Bits
					Specifies the instruction fetch cycle or operand access cycle as the match condition.
					00: Instruction fetch cycle or operand access cycle
					01: Instruction fetch cycle
					10: Operand access cycle
					11: Instruction fetch cycle or operand access cycle
3	_	0	0	0	Reserved Bit
					This bit is always read as "0". The write value should always be "0".
2, 1	RW	00	R	W	Bus Command Select Bits
					Specifies the read/write cycle as the match condition. This bit is valid only when the operand access cycle is specified as a match condition.
					00: Read cycle or write cycle
					01: Read cycle
					10: Write cycle
					11: Read cycle or write cycle
0	CE	0	R	W	Channel Enable Bit
					Validates/invalidates the channel. If this bit is "0", all the other bits in this register are invalid.
					Or Invalidates the elegene
					0: Invalidates the channel



Notes: *1 If the data value is included in the match conditions, be sure to specify the operand size.


- *2 The OCBI instruction is handled as longword write access without the data value, and the PREF, OCBP, and OCBWB instructions are handled as longword read access without the data value. Therefore, do not include the data value in the match conditions for these instructions.
- *3 If the quadword access is specified and the data value is included in the match conditions, the upper and lower 32 bits of 64-bit data are each compared with the contents of both the match data setting register and the match data mask setting register.



35.2.2 Match Operation Setting Registers 0 and 1 (CRR0 and CRR1)

The CCR0 and CCR1 registers specify the operation to be executed when channels 0 and 1 satisfy the match condition, respectively. The following operations can be set in the CRR0 and CRR1 registers: (1) breaking at a desired timing for the instruction fetch cycle and (2) requesting a break.

Match Operation Setting Register 0 (CRR0)




<After Reset: H'0000 2000>

Bit	Abbreviation	After Reset	R	W	Description
31 to 14	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
13	_	1	1	1	Reserved Bit
					This bit is always read as "1". The write value should always be "1".
12 to 2	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
1	PCB	0	R	W	PC Break Select Bit
					Specifies either before or after instruction execution as the break timing for the instruction fetch cycle. This bit is invalid for breaks other than the ones for the instruction fetch cycle.
					0: Sets the PC break before instruction execution
					1: Sets the PC break after instruction execution
0	BIE	0	R	W	Break Enable Bit
					Specifies whether or not to request a break when the match condition is satisfied for the channel.
					0: Does not request a break
					1: Requests a break

(2) Match Operation Setting Register 1 (CRR1)

Match Operation Setting Register 1 (CRR1)

<P4 address: location H'FF20 0024>




<After Reset: H'0000 2000>

Bit	Abbreviation	After Reset	R	W	Description
31 to 14		All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
13	_	1	1	1	Reserved Bit
					This bit is always read as "1". The write value should always be "1".
12 to 2	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
1	PCB	0	R	W	PC Break Select Bit
					Specifies either before or after instruction execution as the break timing for the instruction fetch cycle. This bit is invalid for breaks other than ones for the instruction fetch cycle.
					0: Sets the PC break before instruction execution
					1: Sets the PC break after instruction execution
0	BIE	0	R	W	Break Enable Bit
					Specifies whether or not to request a break when the match condition is satisfied for the channel.
					0: Does not request a break
					1: Requests a break

35.2.3 Match Address Setting Registers 0 and 1 (CAR0 and CAR1)

The CAR0 and CAR1 registers specify the virtual address to be included in the break conditions for channels 0 and 1, respectively.


(1) Match Address Setting Register 0 (CAR0)



<After Reset: Undefined>

Bit	Abbreviation	After Reset	R	W	Description
31 to 0	CA	Undefined	R	W	Compare Address Bits
					Specifies the address to be included in the break conditions.
					When the operand bus has been specified using the CBR0 register, specify the SAB address in CA[31:0].

(2) Match Address Setting Register 1 (CAR1)



<After Reset: Undefined>


Bit	Abbreviation	After Reset	R	W	Description
31 to 0	CA	Undefined	R	W	Compare Address Bits
					Specifies the address to be included in the break conditions.
					When the operand bus has been specified using the CBR1 register, specify the SAB address in CA[31:0].



35.2.4 Match Address Mask Setting Registers 0 and 1 (CAMR0 and CAMR1)

The CMAR0 and CMAR1 registers specify the bits to be masked among the address bits specified by using the match address setting register of the corresponding channel. (Set the bits to be masked to "1".)


(1) Match Address Mask Setting Register 0 (CAMR0)



<After Reset: Undefined>

Bit	Abbreviation	After Reset	R	W	Description
31 to 0	CAM	Undefined	R	W	Compare Address Mask Bits
					Specifies the bits to be masked among the address bits which are specified using the CAR0 register. (Set the bits to be masked to "1".)
	0: Address bits CA[n] are included in the break c		0: Address bits CA[n] are included in the break condition		
					Address bits CA[n] are masked and not included in the break condition
					Legend: $n = 31 \text{ to } 0$

(2) Match Address Mask Setting Register 1 (CAMR1)




<After Reset: Undefined>

Bit	Abbreviation	After Reset	R	W	Description
31 to 0	CAM	Undefined			Compare Address Mask Bits Specifies the bits to be masked among the address bits which are specified using the CAR1 register. (Set the bits to be masked to "1".) 0: Address bits CA[n] are included in the break condition 1: Address bits CA[n] are masked and not included in the break condition
					Legend: n = 31 to 0

35.2.5 Match Data Setting Register 1 (CDR1)

The CDR1 register specifies the data value to be included in the break conditions for channel 1.



<After Reset: Undefined>

Bit	Abbreviation	After Reset	R	W	Description
31 to 0	CD	Undefined	R	W	Compare Data Value Bits
					Specifies the data value to be included in the break conditions.
					When the operand bus has been specified using the CBR1 register, specify the SDB data value in CD[31:0].

Table 35.2 Settings for Match Data Setting Register

Bus and Size Selected Using CBR1	CD[31:24]	CD[23:16]	CD[15:8]	CD[7:0]		
Operand bus (byte)	Don't care SDB7 to SDB0					
Operand bus (word)	Don'	to SDB0				
Operand bus (longword)	SDB31 to SDB0					


Notes: • If the data value is included in the match conditions, be sure to specify the operand size.

- The OCBI instruction is handled as longword write access without the data value, and the PREF, OCBP, and OCBWB instructions are handled as longword read access without the data value. Therefore, do not include the data value in the match conditions for these instructions.
- If the quadword access is specified and the data value is included in the match conditions, the upper and lower 32 bits of 64-bit data are each compared with the contents of both the match data setting register and match data mask setting register.



35.2.6 Match Data Mask Setting Register 1 (CDMR1)

The CDMR1 register specifies the bits to be masked among the data value bits specified using the match data setting register. (Set the bits to be masked to "1".)




<After Reset: Undefined>

Bit	Abbreviation	After Reset	R	W	Description
31 to 0	CDM	Undefined	R	W	Compare Data Value Mask Bits
					Specifies the bits to be masked among the data value bits specified using the CDR1 register. (Set the bits to be masked to "1".)
					0: Data value bits CD[n] are included in the break condition
					Data value bits CD[n] are masked and not included in the break condition
					Legend: $n = 31 \text{ to } 0$

35.2.7 Execution Count Break Register 1 (CETR1)

The CETR1 register specifies the number of the channel hits before a break occurs. A maximum value of $2^{12} - 1$ can be specified. When the execution count value is included in the match conditions by using the match condition setting register, the value of this register is decremented by one every time the channel is hit. When the channel is hit after the register value reaches H'001, a break occurs.




<After Reset: Undefined>

Bit	Abbreviation	After Reset	R	W	Description
31 to 12	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
11 to 0	CET	Undefined	R	W	Execution Count Bits
					Specifies the execution count to be included in the break conditions.



35.2.8 Channel Match Flag Register (CCMFR)

The CCMFR register indicates whether or not the match conditions have been satisfied for each channel. When a channel match condition has been satisfied, the corresponding flag bit is set to "1". To clear the flags, write the data containing value "0" for the bits to be cleared and value "1" for the other bits to this register. (The logical AND between the value which has been written and the current register value is actually written to the register.) Sequential operation using multiple channels is available by using these match flags.




<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31 to 2	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
1	MF1	0	R	W	Channel 1 Condition Match Flag
					This flag is set to "1" when the channel 1 match condition has been satisfied. To clear the flag, write "0" to this bit.
					0: Channel 1 match condition has not been satisfied
					1: Channel 1 match condition has been satisfied
0	MF0	0	R	W	Channel 0 Condition Match Flag
					This flag is set to "1" when the channel 0 match condition has been satisfied. To clear the flag, write "0" to this bit.
					0: Channel 0 match condition has not been satisfied
					1: Channel 0 match condition has been satisfied

35.2.9 Break Control Register (CBCR)

The CBCR register specifies whether or not to use the user break debugging support function. For details on the user break debugging support function, refer to section 35.4, User Break Debugging Support Function.



<After Reset: H'0000 0000>

Bit	Abbreviation	After Reset	R	W	Description
31 to 1	_	All 0	0	0 Reserved Bits	
					These bits are always read as "0". The write value should always be "0".
0	UBDE	0	R	W	User Break Debugging Support Function Enable Bit
					Specifies whether or not to use the user break debugging support function.
					0: Does not use the user break debugging support function
					1: Uses the user break debugging support function
	·	·			·

35.3 Operation Description

35.3.1 Definition of Words Related to Accesses

"Instruction fetch" refers to an access in which an instruction is fetched. For example, fetching the instruction located at the branch destination after executing a branch instruction is an instruction access. "Operand access" refers to any memory access accompanying execution of an instruction. For example, accessing an address (PC + disp \times 2 + 4) in the instruction MOV.W@(disp,PC),Rn is an operand access. "Data" is used in contrast to "address".

All types of operand access are classified into read or write access. Special care must be taken in using the following instructions.

- PREF, OCBP, and OCBWB: Instructions for a read access
- MOVCA.L and OCBI: Instructions for a write access
- TAS.B: Instruction for a single read access or a single write access

The operand access accompanying the PREF, OCBP, OCBWB, and OCBI instructions is access without the data value; therefore, do not include the data value in the match conditions for these instructions.

The operand size should be defined for all types of operand access. Available operand sizes are byte, word, longword, and quadword. For operand access accompanying the PREF, OCBP, OCBWB, MOVCA.L, and OCBI instructions, the operand size is defined as longword.

35.3.2 User Break Operation Sequence

The following describes the sequence from when the break condition is set until the user break exception handling is initiated.

- 1. Specify the operand size, bus, instruction fetch/operand access, and read/write as the match conditions using the match condition setting register (CBR0 or CBR1). Specify the break address using the match address setting register (CAR0 or CAR1), and specify the address mask condition using the match address mask setting register (CAMR0 or CAMR1). To include the ASID in the match conditions, set the AIE bit in the match condition setting register and specify the ASID value by the AIV bit in the same register. To include the data value in the match conditions, set the DBE bit in the match condition setting register; specify the break data using the match data setting register (CDR1); and specify the data mask condition using the match data mask setting register (CDMR1). To include the execution count in the match conditions, set the ETBE bit of the match condition setting register; and specify the execution count using the execution count break register (CETR1). To use the sequential break, set the MFE bit of the match condition setting register; and specify the number of the first channel using the MFI bit.
- 2. Specify whether or not to request a break when the match condition is satisfied and the break timing when the match condition is satisfied as a result of fetching the instruction using the match operation setting register (CRR0 or CRR1). After having set all the bits in the match condition setting register except the CE bit and the other necessary registers, set the CE bit and read the match condition setting register again. This ensures that the set values in the control registers are valid for the subsequent instructions immediately after reading the register. Setting the CE bit of the match condition setting register in the initial state after reset via the control registers may cause an undesired break.
- 3. When the match condition has been satisfied, the corresponding condition match flag (MF1 or MF0) in the channel match flag register (CCMFR) is set. A break is also requested to the CPU according to the set values in the match operation setting register (CRR0 or CRR1). The CPU operates differently according to the BL bit value of the SR register: when the BL bit is "0", the CPU accepts the break request and executes the specified exception handling; and when the BL bit is "1", the CPU does not execute the exception handling.
- 4. The match flags (MF1 and MF0) can be used to confirm whether or not the corresponding match condition has been satisfied. Although the flag is set when the condition is satisfied, it is not cleared automatically; therefore, write "0"



- to the flag bit by issuing a memory store instruction to the channel match flag register (CCMFR) in order to use the flag again.
- 5. Breaks may occur virtually at the same time for channels 0 and 1. In this case, only one break request is sent to the CPU; however, the two condition match flags corresponding to these breaks may be set.
- 6. While the BL bit in the SR register is "1", no break requests are accepted. However, whether or not the condition has been satisfied is determined. When the condition is determined to be satisfied, the corresponding condition match flag is set.
- 7. If the sequential break conditions are set, the condition match flag is set every time the match conditions are satisfied for each channel. When the conditions have been satisfied for the first channel in the sequence but not for the second channel in the sequence, clear the condition match flag for the first channel in the sequence in order to release the first channel in the sequence from the match state.

35.3.3 Instruction Fetch Cycle Break

- 1. If the instruction fetch cycle is set in the match condition setting register (CBR0 or CBR1), the instruction fetch cycle is handled as a match condition. To request a break upon satisfying the match condition, set the BIE bit in the match operation setting register (CRR0 or CRR1) of the corresponding channel. Either before or after executing the instruction can be selected as the break timing according to the PCB bit value. If the instruction fetch cycle is specified as a match condition, be sure to clear the LSB to "0" in the match address setting register (CAR0 or CAR1); otherwise, no break occurs.
- 2. If pre-instruction-execution break is specified for the instruction fetch cycle, the break is requested when the instruction is fetched and determined to be executed. Therefore, this function cannot be used for the instructions which are fetched through overrun (i.e., the instructions fetched during branching or making transition to the interrupt routine but not executed). For priorities of pre-instruction-execution break and the other exceptions, refer to section 5, Exception Handling. If pre-instruction-execution break is specified for the delayed slot of the delayed branch instruction, the break is requested before the delayed branch instruction is executed. However, do not specify pre-instruction-execution break for the delayed slot of the RTE instruction.
- 3. If post-instruction-execution break is specified for the instruction fetch cycle, the break is requested after the instruction which satisfied the match condition has been executed and before the next instruction is executed. Similar to pre-instruction-execution break, this function cannot be used for the instructions which are fetched through overrun. For priorities of post-instruction-execution break and the other exceptions, refer to section 5, Exception Handling. If post-instruction-execution break is specified for the delayed branch instruction and its delayed slot, the break does not occur until the first instruction at the branch destination.
- 4. If the instruction fetch cycle is specified as the channel 1 match condition, the DBE bit of match condition setting register (CBR1) becomes invalid, the settings of match data setting register (CDR1) and match data mask setting register (CDMR1) are ignored. Therefore, the data value cannot be specified for the instruction fetch cycle break.



35.3.4 Operand Access Cycle Break

1. Table 35.3 shows the relation between the operand sizes specified using the match condition setting register (CBR0 or CBR1) and the address bits to be compared for the operand access cycle break.

Table 35.3 Relation between Operand Sizes and Address Bits to be Compared

Selected Operand Size	Address Bits to be Compared
Quadword	Address bits A31 to A3
Longword	Address bits A31 to A2
Word	Address bits A31 to A1
Byte	Address bits A31 to A0
Operand size is not included in the match	Address bits A31 to A3 for quadword access
conditions	Address bits A31 to A2 for longword access
	Address bits A31 to A1 for word access
	Address bits A31 to A0 for byte access

The above table means that if address H'0000 1003 is set in the match address setting register (CAR0 or CAR1), for example, the match condition is satisfied for the following access cycles (assuming that all the other conditions are satisfied):

- Longword access to address H'0000 1000
- Word access to address H'0000 1002
- Byte access to address H'0000 1003
- 2. When the data value is included in the channel 1 match conditions:

If the data value is included in the match conditions, be sure to select quadword, longword, word, or byte as the operand size using the operand size select bit (SZ) of the match condition setting register (CBR1), and also set the match data setting register (CDR1) and the match data mask setting register (CDMR1). With these settings, the match condition is satisfied when both of the address and data conditions are satisfied. The data value and mask control for byte access, word access, and longword access should be set in bits 7 to 0, 15 to 0, and 31 to 0 in the bits CDR1 and CDMR1, respectively. For quadword access, 64-bit data is divided into the upper and lower 32-bit data units, and each unit is independently compared with the specified condition. When either the upper or lower 32-bit data unit satisfies the match condition, the match condition for the 64-bit data is determined to be satisfied.

- The operand access accompanying the PREF, OCBP, OCBWB, and OCBI instructions are access without the data value; therefore, if the data value is included in the match conditions for these instructions, the match conditions will never be satisfied.
- 4. If the operand bus is selected, a break occurs after executing the instruction which has satisfied the conditions and immediately before executing the next instruction. However, if the data value is included in the match conditions, a break may occur after executing several instructions after the instruction which has satisfied the conditions; therefore, it is impossible to identify the instruction causing the break. If such a break has occurred for the delayed branch instruction or its delayed slot, the break does not occur until the first instruction at the branch destination. However, do not specify the operand break for the delayed slot of the RTE instruction. And if the data value is included in the match conditions, it is not allowed to set the break for the preceding the RTE instruction by one to six instructions.



35.3.5 Sequential Break

- 1. Sequential break conditions can be specified by setting the MFE and MFI bits in the match condition setting registers (CBR0 and CBR1). (Sequential break involves two cases such that channel 0 break condition is satisfied then channel 1 break condition is satisfied, and vice versa.) To use the sequential break function, clear the MFE bit of the match condition setting register and the BIE bit of the match operation setting register of the first channel in the sequence, and set the MFE bit and specify the number of the second channel in the sequence using the MFI bit in the match condition setting register of the second channel in the sequence. If the sequential break condition is set, the condition match flag is set every time the match condition is satisfied for each channel. When the condition has been satisfied for the first channel in the sequence but not for the second channel in the sequence, clear the condition match flag for the first channel in the sequence in order to release the first channel in the sequence from the match state.
- 2. For channel 1, the execution count break condition can also be included in the sequential break conditions.
- 3. If the match conditions for the first and second channels in the sequence are satisfied within a significantly short time, sequential operation may not be guaranteed in some cases, as shown below.
- When the match condition is satisfied at the instruction fetch cycle for both the first and second channels in the sequence:

Instruction B is 0 instruction after instruction A	Equivalent to setting the same addresses; do not use this setting.
Instruction B is one instruction after instruction A	Sequential operation is not guaranteed.
Instruction B is two or more instructions after instruction A	Sequential operation is guaranteed.

• When the match condition is satisfied at the instruction fetch cycle for the first channel in the sequence whereas the match condition is satisfied at the operand access cycle for the second channel in the sequence:

Instruction B is 0 or one instruction after instruction A	Sequential operation is not guaranteed.
Instruction B is two or more instructions after instruction A	Sequential operation is guaranteed.

• When the match condition is satisfied at the operand access cycle for the first channel in the sequence whereas the match condition is satisfied at the instruction fetch cycle for the second channel in the sequence:

Instruction B is 0 to five instructions after instruction A	Sequential operation is not guaranteed.
Instruction B is six or more instructions after instruction A	Sequential operation is guaranteed.

 When the match condition is satisfied at the operand access cycle for both the first and second channels in the sequence:

Instruction B is 0 to five instructions after instruction A	Sequential operation is not guaranteed.
Instruction B is six or more instructions after instruction A	Sequential operation is guaranteed.



35.3.6 Program Counter Value to be Saved

When a break has occurred, the address of the instruction to be executed when the program restarts is saved in the SPC then the exception handling state is initiated. A unique instruction causing a break can be identified unless the data value is included in the match conditions.

- 1. When the instruction fetch cycle (before instruction execution) is specified as the match condition:

 The address of the instruction which has satisfied the match conditions is saved in the SPC. The instruction which has satisfied the match conditions is not executed, but a break occurs instead. However, if the match conditions are satisfied for the delayed slot instruction, the address of the delayed branch instruction is saved in the SPC.
- 2. When the instruction fetch cycle (after instruction execution) is specified as the match condition: The address of the instruction immediately after the instruction which has satisfied the match conditions is saved in the SPC. The instruction which has satisfied the match conditions is executed, then a break occurs before the next instruction. If the match conditions are satisfied for the delayed branch instruction or its delayed slot, these instructions are executed and the address of the branch destination is saved in the SPC.
- 3. When the operand access (address only) is specified as the match condition: The address of the instruction immediately after the instruction which has satisfied the break conditions is saved in the SPC. The instruction which has satisfied the match conditions are executed, then a break occurs before the next instruction. However, if the conditions are satisfied for the delayed slot, the address of the branch destination is saved in the SPC.
- 4. When the operand access (address and data) is specified as the match condition: If the data value is added to the match conditions, the instruction which has satisfied the match conditions is executed. A user break occurs before executing an instruction that is one through six instructions after the instruction which has satisfied the match conditions. The address of the instruction is saved in the SPC; thus, it is impossible to identify exactly where a break will occur. If the conditions are satisfied for the delayed slot instruction, the address of the branch destination is saved in the SPC. If a branch instruction follows the instruction which has satisfied the match conditions, a break may occur after the delayed instruction and delayed slot are executed. In this case, the address of the branch destination is also saved in the SPC.



35.4 User Break Debugging Support Function

By using the user break debugging support function, the branch destination address can be modified when the CPU accepts the user break request. Specifically, setting the UBDE bit of break control register CBCR to "1" allows branching to the address indicated by DBR instead of branching to the address indicated by the [VBR + offset].

Figure 35.2 shows the flowchart of the user break debugging support function.




Figure 35.2 Flowchart of User Break Debugging Support Function

35.5 User Break Examples

(1) Match Conditions are Specified for an Instruction Fetch Cycle

• Example 1-1

Register settings: CBR0 = H'0000 0013 / CRR0 = H'0000 2003 / CAR0 = H'0000 0404 / CAMR0 = H'0000 0000 / CBR1 = H'0000 0013 / CRR1 = H'0000 2001 / CAR1 = H'0000 8010 / CAMR1 = H'0000 0006 /

CDR1 = H'0000 0000 / CDMR1 = H'0000 0000 / CETR1 = H'0000 0000 / CBCR = H'0000 0000

Specified conditions: Independent for channels 0 and 1

— Channel 0

Address: H'0000 0404 / Address mask: H'0000 0000

Bus cycle: Instruction fetch (after executing the instruction)

ASID is not included in the conditions.

— Channel 1

Address: H'0000 8010 / Address mask: H'0000 0006

Data: H'0000 0000 / Data mask: H'0000 0000 / Execution count: H'0000 0000

Bus cycle: Instruction fetch (before executing instruction)

ASID, data values, and execution count are not included in the conditions.

With the above settings, the user break occurs after executing the instruction at address H'0000 0404 or before executing the instruction at address H'0000 8010 to H'0000 8016.

• Example 1-2

 $Register\ settings:\ CBR0 = H'4080\ 0013\ /\ CRR0 = H'0000\ 2000\ /\ CAR0 = H'0003\ 7226\ /\ CAMR0 = H'0000\ 0000\ /\ CBR1 = H'0070\ 0013\ /\ CRR1 = H'0000\ 2001\ /\ CAR1 = H'0003\ 722E\ /\ CAMR1 = H'0000\ 0000\ /\ CDR1 = H'0000\ 0000\ /\ CBCR = H'0000\ 0000\ 0000\ /\ CBCR = H'0000\ 00$

Specified conditions: Channel $0 \rightarrow$ Channel 1 sequential mode

— Channel 0

Address: H'0003 7226 / Address mask: H'0000 0000 / ASID: H'80

Bus cycle: Instruction fetch (before executing the instruction)

— Channel 1

Address: H'0003 722E / Address mask: H'0000 0000 / ASID: H'70

Data: H'0000 0000 / Data mask: H'0000 0000 / Execution count: H'0000 0000

Bus cycle: Instruction fetch (before executing the instruction)

Data values and execution count are not included in the conditions.

With the above settings, the user break occurs after executing the instruction at address H'0003 7226 where ASID is H'80 before executing the instruction at address H'0003 722E where ASID is H'70.

• Example 1-3

Register settings: CBR0 = H'0000 0013 / CRR0 = H'0000 2001 / CAR0 = H'0002 7128 / CAMR0 = H'0000 0000 / CBR1 = H'0000 0013 / CRR1 = H'0000 2001 / CAR1 = H'0003 1415 / CAMR1 = H'0000 0000 / CDR1 = H'0000 0000 / CDR1 = H'0000 0000 / CBCR = H'0000 0000

Specified conditions: Independent for channels 0 and 1

— Channel 0

Address: H'0002 7128 / Address mask: H'0000 0000

Bus cycle: Instruction fetch (before executing the instruction)

ASID is not included in the conditions.



— Channel 1

Address: H'0003 1415 / Address mask: H'0000 0000

Data: H'0000 0000 / Data mask: H'0000 0000 / Execution count: H'0000 0000

Bus cycle: Instruction fetch (before executing the instruction)

ASID, data values, and execution count are not included in the conditions.

With the above settings, the user break occurs for channel 0 before executing the instruction at address H'0002 7128. No user break occurs for channel 1 since the instruction fetch is executed only at even addresses.

Example 1-4

 $Register\ settings:\ CBR0 = H'4080\ 0013\ /\ CRR0 = H'0000\ 2000\ /\ CAR0 = H'0003\ 7226\ /\ CAMR0 = H'0000\ 0000\ /\ CBR1 = H'0070\ 0013\ /\ CRR1 = H'0000\ 2001\ /\ CAR1 = H'0003\ 722E\ /\ CAMR1 = H'0000\ 0000\ /\ CDR1 = H'0000\ 0000\ /\ CDR1 = H'0000\ 0000\ /\ CBCR = H'0000\ 0000\ 0000\ /\ CBCR = H'0000\ 00$

Specified conditions: Channel $0 \rightarrow$ Channel 1 sequential mode

— Channel 0

Address: H'0003 7226 / Address mask: H'0000 0000 / ASID: H'80 Bus cycle: Instruction fetch (before executing the instruction)

— Channel 1

Address: H'0003 722E / Address mask: H'0000 0000 / ASID: H'70

Data: H'0000 0000 / Data mask: H'0000 0000 / Execution count: H'0000 0000

Bus cycle: Instruction fetch (before executing the instruction)

Data values and execution count are not included in the conditions.

With the above settings, the user break occurs after executing the instruction at address H'0003 7226 where ASID is H'80 and before executing the instruction at address H'0003 722E where ASID is H'70.

Example 1-5

Register settings: CBR0 = H'0000 0013 / CRR0 = H'0000 2001 / CAR0 = H'0000 0500 / CAMR0 = H'0000 0000 / CBR1 = H'0000 0813 / CRR1 = H'0000 2001 / CAR1 = H'0000 1000 / CAMR1 = H'0000 0000 / CDR1 = H'0000 0000 / CDR1 = H'0000 0000 / CBR1 = H'

Specified conditions: Independent for channels 0 and 1

— Channel 0

Address: H'0000 0500 / Address mask: H'0000 0000

Bus cycle: Instruction fetch (before executing the instruction)

ASID is not included in the conditions.

— Channel 1

Address: H'0000 1000 / Address mask: H'0000 0000

Data: H'0000 0000 / Data mask: H'0000 0000 / Execution count: H'0000 0005

Bus cycle: Instruction fetch (before executing the instruction)

Execution count: 5

ASID and data values are not included in the conditions.

With the above settings, the user break occurs for channel 0 before executing the instruction at address H'0000 0500. The user break occurs for channel 1 after executing the instruction at address H'0000 1000 four times; before executing the instruction five times.



• Example 1-6

 $Register\ settings:\ CBR0 = H'4080\ 0013\ /\ CRR0 = H'0000\ 2003\ /\ CAR0 = H'0000\ 8404\ /\ CAMR0 = H'0000\ 0FFF\ /\ CBR1 = H'4070\ 0013\ /\ CRR1 = H'0000\ 2001\ /\ CAR1 = H'0000\ 8010\ /\ CAMR1 = H'0000\ 0006\ /\ CDR1 = H'0000\ 0000\ /\ CDMR1 = H'0000\ 0000\ /\ CETR1 = H'0000\ 0000\ /\ CBCR = H'0000\ 0000\$

Specified conditions: Independent for channels 0 and 1

— Channel 0

Address: H'0000 8404 / Address mask: H'0000 0FFF / ASID: H'80

Bus cycle: Instruction fetch (after executing the instruction)

— Channel 1

Address: H'0000 8010 / Address mask: H'0000 0006 / ASID: H'70

Data: H'0000 0000 / Data mask: H'0000 0000 / Execution count: H'0000 0000

Bus cycle: Instruction fetch (before executing the instruction)

Data values and execution count are not included in the conditions.

With the above settings, the user break occurs after executing the instruction at address H'0000 8000 to H'0000 8FFE where ASID is H'80 or before executing the instruction at address H'0000 8010 to H'0000 8016 where ASID is H'70.

(2) Match Conditions are Specified for an Operand Access Cycle

• Example 2-1

Register settings: CBR0 = H'4080 0023 / CRR0 = H'0000 2001 / CAR0 = H'0012 3456 / CAMR0 = H'0000 0000 / CBR1 = H'4070 A025 / CRR1 = H'0000 2001 / CAR1 = H'000A BCDE / CAMR1 = H'0000 00FF / CDR1 = H'0000 A512 / CDMR1 = H'0000 0000 / CETR1 = H'0000 0000 / CBCR = H'0000 0000

Specified conditions: Independent for channels 0 and 1

- Channel 0

Address: H'0012 3456 / Address mask: H'0000 0000 / ASID: H'80

Bus cycle: Operand bus, operand access, and read (operand size is not included in the conditions.)

— Channel 1

Address: H'000A BCDE / Address mask: H'0000 00FF / ASID: H'70

Data: H'0000 A512 / Data mask: H'0000 0000 / Execution count: H'0000 0000

Bus cycle: Operand bus, operand access, write, and word size

Execution count is not included in the conditions.

With these settings, the user break occurs for channel 0 for the following accesses: longword read access to address H'0012 3454, word read access to address H'0012 3456, byte read access to address H'0012 3456 where ASID is H'80. The user break occurs for channel 1 when word H'A512 is written to address H'000A BC00 to H'000A BCFE where ASID is H'70.



R01UH0286EJ0110

35.6 Usage Notes

1. A desired break may not occur between the time when the instruction for rewriting the UBC register is executed and the time when the written value is actually reflected on the register.

After the UBC register is updated, execute one of the following three methods.

- A. Read the updated UBC register, and execute a branch using the RTE instruction. (It is not necessary that a branch using the RTE instruction is next to a reading UBC register.)
- B. Read the updated UBC register, and execute the ICBI instruction for any address (including non-cacheable area). (It is not necessary that the ICBI instruction is next to a reading UBC register.)
- C. Set 0 (the value after a reset) to IRMCR.R1 before updating the UBC register and update with following sequence.
 - a. Write the UBC register.
 - b. Read the UBC register which is updated at a.
 - c. Write the value which is read at b to the UBC register.

Note: When two or more UBC registers are updated, executing these methods at each updating the UBC registers is not necessary. At only last updating the UBC register, execute one of these methods.

- 2. The PCB bit of the CRR0 and CRR1 registers is valid only when the instruction fetch is specified as the match condition.
- 3. If the sequential break conditions are set, the sequential break conditions are satisfied when the conditions for the first and second channels in the sequence are satisfied in this order. Therefore, if the conditions are set so that the conditions for channels 0 and 1 should be satisfied simultaneously for the same bus cycle, the sequential break conditions will not be satisfied, causing no break.
- 4. If the user break and other exceptions occur for the same instruction, they are determined according to the specified priority. For the priority, refer to section 5, Exception Handling. If the exception having the higher priority occurs, the user break does not occur.
 - The pre-instruction-execution break is accepted prior to any other exception.
 - If the post-instruction-execution break and data access break have occurred simultaneously with the re-execution type exception (including the pre-instruction-execution break) having a higher priority, only the re-execution type exception is accepted, and no condition match flags are set. When the exception handling has finished thus clearing the exception source, and when the same instruction has been executed again, the break occurs setting the corresponding flag.
 - If the post-instruction-execution break or operand access break has occurred simultaneously with the completion-type exception (TRAPA) having a higher priority, then no user break occurs; however, the condition match flag is set.
- 5. When conditions have been satisfied simultaneously and independently for channels 0 and 1, resulting in identical SPC values for both of the breaks, the user break occurs only once. However, the condition match flags are set for both channels. For example,

Instruction at address 110 (post-instruction-execution break for instruction fetch for channel 0) \rightarrow SPC = 112, CCMFR.MF0 = "1"

Instruction at address 112 (pre-instruction-execution break for instruction fetch for channel 1) \rightarrow SPC = 112, CCMFR.MF1 = "1"

- 6. It is not allowed to set the pre-instruction-execution break or the operand break in the delayed slot instruction of the RTE instruction. And if the data value is included in the match conditions of the operand break, do not set the break for the preceding the RTE instruction by one to six instructions.
- 7. If the re-execution type exception and the post-instruction-execution break are in conflict for the instruction requiring two or more execution states, then the re-execution type exception occurs. Here, the CCMFR.MF0 (or CCMFR.MF1) bit may or may not be set to "1" when the break conditions have been satisfied.



R01UH0286EJ0110

Section 36 AUD RAM Monitor (AUDR)

36.1 Overview

The AUD RAM monitor (AUDR) module provides RAM monitor and event output functions. The AUDR module includes a dedicated DMA circuit and accesses internal RAM and other areas by using this DMA circuit.

Table 36.1 lists the overview of the AUDR module.

Table 36.1 AUDR Module Overview

lock synchronous parallel interface (4 bits)						
are united by the cycle and book						
on Generated by the external host						
Physical address area on the SuperHyway bus						
16, and 32 bits						
2.5 MHz						
pins (AUDRD3 to AUDRD0, AUDRCLK, AUDRSYN#, and AUDREVT#)						
RAM monitor function This function performs reads and writes for physical address areas that can be accessed from the SuperHyway bus. This function can reference and modify RAM data. It also supports access to external devices over the BSC and access to peripheral modules over the peripheral bus and peripheral A bus. Also, the AUDR module can access ILRAM and OLRAM in the SH-4A core. Since the SH-4A internal cache memory and TLB are dedicated CPU resources, they cannot be accessed by AUDR. Event output function This function outputs a "L" level from the AUDREVT# pin to report the occurrence of write accesses to the AUDREVNT register. Configuration information retention (startup communication) function This function retains the values of the AUDRD3 to AUDRD0 pins at reset. It is used for communication with a RAM monitor tool. Synchronous communication (message board) function This function is a flag register that is used by the firmware running on the CPU to						
b						




Figure 36.1 Block Diagram of AUDR

36.2 AUDR Module Usage Example

36.2.1 Example 1: RAM Monitor/Calibration

Figure 36.2 shows a simplified timing chart for RAM monitor/calibration operation.




Figure 36.2 AUDR Module Usage Example (RAM monitor/calibration procedure)

- 1. When the AUDR module reads RAM data, it first performs a RAM purge, since it is not possible to determine if the data matches the cached data.
- 2. The RAM monitor tool is informed that step 1 has completed by event generation.
- 3. After the event is detected, the AUDR module performs the RAM read.
- 4. The AUDR module then performs a RAM write (calibration).
- 5. The CPU is informed, using the AUDRMBR register, that the AUDR module calibration has completed.

36.2.2 Example 2: Flash Memory Write

Figure 36.3 shows a simplified timing chart for the flash memory write operation.




Figure 36.3 AUDR Module Usage Example (AUDR module flash memory write operation)

- 1. The CPU generates an event to indicate that writing flash memory is possible.
- 2. The AUDR module writes to flash memory.
- 3. When the flash memory write completes, the AUDR module reports that to the CPU using the AUDMBR register.

36.3 Input/Output Pins

Table 36.2 lists the AUDR module pins.

When using each AUDR pin, the pin settings are required using the pin function unit. For details, see section 18, I/O Ports and Pin Function Unit. Do not access any pin until the settings have been completed by a program.

Table 36.2 Pin Configuration

Pin Name	I/O	Function
AUDRCLK	Input	Synchronization clock input
		Inputs an external clock signal. Input the clock to be used for debugging to this pin. Frequencies up to 12.5 MHz can be used.
AUDRSYN#	Input	Data start position recognition signal input
		1: Read data output
		0: Write address, data, and DIR field command input, ready flag output
		Note: • Do not assert this pin from the external input of the command to the AUDRD pin until the required data has been output. See the protocol description later in this section for details.
AUDRD3 to	I/O	Command, address, and data I/O
AUDRD0		The following data is input and output in a time multiplexed manner.
		Command
		Addresses
		Data
		When an external command is input, data is output after a ready transmission. The output starts after the AUDRSYN pin is negated. See the protocol description later in this section for details. This pin must be pulled up externally.
AUDREVT#	Output	Event output (This pin outputs a low level with a 2Pck width when an event occurs.)

36.4 Register Descriptions

Table 36.3 lists the AUDR module related registers.

Table 36.3 Register Configuration

Register Name	Abbreviation	After Reset	P4 Address	Size	Page
AUDR enable register	AUDRENB	H'0000	H'FE40 0000	16	36-4
AUDR event generation register	AUDREVNT	Undefined	H'FE40 0008	8	36-10
AUDR configuration information retention register	AUDISR	Undefined*1	H'FE40 0010	16	36-11
AUDR message board register	AUDMBR	H'0000	H'FE40 0018	16	36-12

Notes: *1 The AUDISR register retains the values of the AUDRD3 to AUDRD0 pins when a reset is cleared. See section 36.7.2, AUDR Configuration Information Retention Register (AUDISR), for details.

36.4.1 AUDR Enable Register (AUDRENB)

Since the AUDRENB register has this write key, writes must be performed in word units. To rewrite the value of the AUDRENB bit, the value H'17 must be written to the AUDREKEY field at the same time. Write operations are ignored if performed in byte units or if any value other than H'17 is written to the AUDREKEY field. The AUDRENB register can be read out in either word or byte units. Note, however, that since write data is not stored in the AUDREKEY field, this field always returns H'00 when read.

AUDR enable register (AUDRENB)

<P4 address: location H'FE40 0000>

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	AUDREKEY									_	_	_	_	_	_	AUDR EN
After Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

[•] The P4 address applies when the P4 area of the virtual address space is used. When the upper three bits of the 32-bit P4 area address are cleared to "0", the result is an area 7 address. This address is used when accessing area 7 of the physical address space using the TLB.

<After Reset: H'0000>

Bit	Abbreviation	After Reset	R	W	Description
15 to 8	AUDREKEY	All 0	0	W	AUDRENB Write Key Code Bit
					These bits enable or disable AUDREN bit modification. The data written to these bits are not retained. These bits are always read as "0".
					H'17: Enable AUDREN bit modification
					Other than H'17: Disable AUDREN bit modification
7 to 1	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
0	AUDREN	0	R	W	AUDR Operation Enable Bit
					Switches the AUDR module functions between the enabled and disabled states.
					When the AUDREN bit is set to "0", the AUDR module goes to the reset state and the registers are returned to their reset cleared values. When using the AUDR module functions, this bit must first be set to "1" before setting any other AUDR module registers. When the AUDREN bit is "0", access to AUDR module registers other than the AUDRENB register is disabled.
					0: AUDR module operation is disabled
					1: AUDR module operation is enabled

Note: • When changing the value of the AUDREN bit from the disabled to the enabled state, a wait period of 6 AUDRCLK cycles is required before the AUDR module can operate.

36.5 RAM Monitor Functions

36.5.1 Communication Protocol

When the AUDRSYN# pin is asserted, the AUDR module acquires the values input to the AUDRD pin. Use the format shown in figure 36.4 to input a command, address, and data to the AUDRD pin.




Figure 36.4 AUDRD Input Format

36.5.2 Operation

Figure 36.5 shows an example of a read operation and figure 36.6 shows an example of a write operation.

When the AUDRSYN# pin is asserted, the AUDR module starts acquiring input from the AUDRD pin. When the command, address, and data (only for write) have been input in the format shown in figure 36.4, execution of a read or write for the specified address starts. During internal execution, the AUDR module will return "not ready" ("0000"). When execution completes, the ready flags ("0001") are returned. (See figures 36.5 and 36.6.) Table 36.4 shows the format of the ready flags.

When a read is performed, after detection of this flag, the specified size data will be output when the AUDRSYN# pin is negated. (See figure 36.5.) If a command other than one of the above is input as the DIR field, the AUDR module will cancel the processing as a command error and set the CFLG bit in the ready flags to "1". Also, if the read or write operation due to the command specified in the DIR field causes a bus error, the AUDR module will cancel the processing and set the BFLG bit in the ready flags to "1". (See figure 36.7.)

Table 36.4 Ready Flag Format Bit Positions

Bit Position	Bit Name	Function	Content
AUDRD3	0	_	_
AUDRD2	BFLG	Indicates that a bus error occurred.	0: Normal state
			1: A bus error occurred
AUDRD1	CFLG	Indicates that a command error occurred.	0: Normal state
			1: A command error occurred
AUDRD0	RFLG	Indicates that an AUDR module operation completed.	0: Not Ready
			1: Ready



(1) Command Error Conditions

Table 36.5 lists the command error conditions.

Table 36.5 Command (DIR) Conditions

Bit 3 (IT)	Bit 2 (RW)	Bit 1 (SIZ1)	Bit 0 (SIZ0)	Content
0	Х	Х	Х	Command error
1	0	0	0	Read (byte)
1	0	0	1	Read (word)
1	0	1	0	Read (long word)
1	1	0	0	Write (byte)
1	1	0	1	Write (word)
1	1	1	0	Write (long word)
х	Х	1	1	Command error

(2) Bus Error Conditions

- 1. Word access to a location of the form 4n + 1 or 4n + 3
- 2. Long word access to a location of the form 4n + 1, 4n + 2, or 4n + 3
- 3. An error response was received from the SuperHyway bus.




Figure 36.5 Read Operation Example (byte read)




Figure 36.6 Write Operation Example (long word write)




Figure 36.7 Error Example (long word read)

36.5.3 AUDRD Data Format

This section describes the format of the data input to the AUDRD pin.

(1) Input Format

Table 36.6 Input Format Bit Positions

		Bit Position	on			O: Req	uired, —:	Not requi	ired
Input Order	Format Name	AUDRD3	AUDRD2	AUDRD1	AUDRD0	Read	Byte write	Word write	Long word write
First	Reserved bits	aux3	aux2	aux1	aux0	0	0	0	0
	DIR command	IT	RW	SIZ1	SIZ0	0	0	0	0
	Address	A3	A2	A1	A0	0	0	0	0
		A7	A6	A5	A4	0	0	0	0
		A11	A10	A9	A8	0	0	0	0
		A15	A14	A13	A12	0	0	0	0
		A19	A18	A17	A16	0	0	0	0
		A23	A22	A21	A20	0	0	0	0
		A27	A26	A25	A24	0	0	0	0
		A31	A30	A29	A28	0	0	0	0
	Data (only for write)	D3	D2	D1	D0	_	0	0	0
		D7	D6	D5	D4	_	0	0	0
		D11	D10	D9	D8	_	_	0	0
		D15	D14	D13	D12	_	_	0	0
		D19	D18	D17	D16	_	_	_	0
		D23	D22	D21	D20	_	_	_	0
\downarrow		D27	D26	D25	D24	_	_	_	0
Last		D31	D30	D29	D28				0

· Reserved bits

Bit Name	Function	Description
aux3	Future expansion	This bit must be set to "0".
aux2	Future expansion	This bit must be set to "0".
aux1	Future expansion	This bit must be set to "0".
aux0	Future expansion	This bit must be set to "0".

Note: • Operation is not guaranteed if any other values are used.

• DIR command

Bit Name	Function	Description
IT	Access space specification	This bit must be set to "1".*1
RW	Read/write specification	0: Read
		1: Write
SIZ[1:0]	Access size specification	00: Byte (8 bits)
		01: Word (16 bits)
		10: Long word (32 bits)
		11: Setting prohibited

Note: *1 Operation is not guaranteed if any other value is used.

Address format

Bit Name	Function	Description
A31 to A0	Address specification	Specifies the address to be accessed.

• Data format (only for write)

Bit Name	Function	Description
D31 to D0	Write data specification	The number of required bits changes depending on the control field RW bit and SIZ[1:0] field specifications. (See table 36.6 for details.)

(2) Ready Flag Format

See table 36.4 for the ready flag format.

(3) Read Data Format (output)

Table 36.7 Read Data Format Bit Positions

Output	Bit Position	ons			O: Required, —: Not required			
Order	AUDRD3	AUDRD2	AUDRD1	AUDRD0	Byte read	Word read	Long word read	Write
First	D3	D2	D1	D0	0	0	0	_
	D7	D6	D5	D4	0	0	0	_
	D11	D10	D9	D8	_	0	0	
	D15	D14	D13	D12	_	0	0	_
	D19	D18	D17	D16	_	_	0	
	D23	D22	D21	D20	_	_	0	_
	D27	D26	D25	D24	_	_	0	_
Last	D31	D30	D29	D28	_	_	0	

Bit Name	Function	Description
D31 to D0	Read data output	The number of bits output changes depending on the control field RW bit and SIZ[1:0] field specifications. (See table 36.7 for details.)

36.5.4 RAM Monitor Function Usage Notes

• Do not negate the AUDRSYN# pin from the start of AUDRD pin command input and until ready is returned.


36.6 Event Detection Function

The AUDR module provides an event output function that detects the occurrence of write accesses to the AUDREVNT register. The "L" level is the valid level in the event output, and the valid period is 2Pck.

36.6.1 AUDR Event Generation Register (AUDREVNT)

AUDR event generation register (AUDREVNT)

<P4 address: location H'FE40 0008>



After Reset: Undefined Und

<After Reset: Undefined>

Bit	Abbreviation	After Reset	R	W Description
7 to 0	AUDREVNT	Undefined	?	W When an arbitrary value is written to this register, a 2Pck width "L" level is output from the AUDREVT# pin. Undefined data values are returned when this field is read.

Note: • When multiple events occur close together temporally, there are cases when only a 2Pck width "L" level (the amount for one event) will be output from the AUDREVT# pin. There are also cases when 2Pck width "L" level periods will be output consecutively due to the event occurrence conditions.






Figure 36.8 AUDR Event Detection and AUDREVT# Pin Operation

36.7 Configuration Information Retention Function

This function stores the values at reset of the AUDRD3 to AUDRD0 pins.

36.7.1 Block Diagram




Figure 36.9 Configuration Information Retention Function Block Diagram

36.7.2 AUDR Configuration Information Retention Register (AUDISR)

AUDR configuration information retention register (AUDISR) <P4 address: location H'FE40 0010> Bit: 8 6 DATA After Reset: 0 Undefined*1 Undefined*1 Undefined*1 Undefined*1 0 0 0 0 0 0 0 0 0 0

<After Reset: Undefined>

Bit	Abbreviation	After Reset	R	W	Description
15 to 4	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
3 to 0	DATA	Undefined*1	R		This field stores the values of the AUDRD3 to AUDRD0 pins after a reset is cleared. The AUDRD3 to AUDRD0 pins must be pulled up externally when a debugging or other tool is not connected.

Note: *1 When exiting the reset state, the values of these bits are determined by the states of the corresponding pins.

36.7.3 Operation

The values of the AUDRD pins after a reset are stored in the AUDISR register.

36.8 Synchronous Communication (message board) Function

The message board is a flag register that the firmware running on the CPU can use to communicate with a RAM monitor tool. The register used by this function can be accessed by both the CPU and the AUDR RAM monitor function.

36.8.1 Block Diagram





Figure 36.10 Synchronous Communication (AUDR message board register) Block Diagram

36.8.2 AUDR Message Board Register (AUDMBR)

All bits in the AUDMBR register are cleared when it is read by the AUDR module. It is not cleared by being read by the CPU.

This register can be written by both the AUDR module and the CPU. However, only the value "1" can be written to the bits in this register; writes of "0" are ignored. If read by the AUDR module with a size other than word (16 bits), the AUDMBR register is not cleared.



<After Reset: H'0000>

Bit	Abbreviation	After Reset	R	W	Description
15 to 0	AUDMBR	All 0	R	W	Flags for communication between the RAM monitor and CPU*1

Note: *1 The access methods are listed in table 36.8.



Table 36.8 AUDMBR Register Access Methods


Host	Access Direction	Accessible or not	Notes
AUDR	Write	Only "1" can be written. Writes of "0" are ignored.	_
	Read	Can be read	When the AUDMBR register is read with a word size access, it is cleared after the read.
CPU	Write	Only "1" can be written. Writes of "0" are ignored.	_
	Read	Can be read	There is no clear operation.

36.8.3 Synchronous Communication Function Usage Notes

(1) AUDR and CPU Access Contention

The AUDMBR register can be access from the CPU and the AUDR module (RAM monitor function) over the SuperHyway bus. Therefore exclusive control for accesses from the CPU and the AUDR module is implemented by the SuperHyway bus functions.





Section 37 User Debugging Interface (H-UDI)

The H-UDI is a serial interface which conforms to the JTAG (IEEE 1149.1: IEEE Standard Test Access Port and Boundary-Scan Architecture) standard. The H-UDI is also used for emulator connection.

37.1 Overview

The H-UDI is a serial interface which conforms to the JTAG standard. The H-UDI is also used for emulator connection. Refer to the appropriate emulator users manual for the method of connecting the emulator.

The H-UDI has six pins: TCK, TMS, TDI, TDO, TRST#, and ASEBRK#/BRKACK. The pin functions except ASEBRK#/BRKACK and serial communications protocol conform to the JTAG standard. Additionally, this MCU also has a single signal (MPMD) for use as a chip mode specification pin.

The H-UDI has two TAP controller blocks; one is for the boundary-scan test and another is H-UDI function except the boundary-scan test. Since the boundary scan TAP controller is selected by a "L" level input to the TRST# pin, including when power is first applied, it is necessary to input a switching command to use the H-UDI functions. And the CPU cannot access the boundary scan TAP controller.

The H-UDI has the TAP (Test Access Port) controller and four registers (SDBPR, SDBSR, SDIR, and SDINT). The SDBPR register supports the JTAG bypass mode, the SDBSR register supports the JTAG boundary scan mode, SDIR is used for commands, and the SDINT register is used for H-UDI interrupts. SDIR is directly accessed from the TDI and TDO pins.

The TAP (Test Access Port) controller and control registers, as well as the boundary scan TAP controller, are independent of the reset pin. These circuits are reset by setting either the TRST# pin to the "L" level or the TMS pin to the "H" level and hold that state for at least 5 cycles of the TCK signal. Other circuits are initialized by the reset applied during the normal reset period.



R01UH0286EJ0110

Figure 37.1 shows the block diagram of the H-UDI module.




Figure 37.1 Block Diagram of H-UDI

37.2 Input/Output Pins

Table 37.1 shows the pin configuration for the H-UDI.

These pins are not multiplexed with other functions.

Table 37.1 Pin Configuration

Pin Name	I/O	Description	When Not in Use
TCK	Input	Functions as the serial clock input pin stipulated in the JTAG standard. Data input to the H-UDI via the TDI pin or data Output via the TDO pin is performed in synchronization with this signal.	Pull-up
TMS	Input	Mode Select Input	Pull-up
		Changing this signal in synchronization with the TCK signal determines the significance of data input via the TDI pin. Its protocol conforms to the JTAG standard (IEEE standard 1149.1).	
TRST#*2	Input	H-UDI Reset Input	*3
		This signal is received asynchronously with a TCK signal. Asserting this signal resets the JTAG interface circuit. Regardless of whether or not JTAG is used, the TRST# pin must be set to the "L" level for a fixed period when power is first applied. Note that this differs from the IEEE JTAG stipulations.	
TDI	Input	Data Input	Pull-up
		Data is sent to the H-UDI by changing this signal in synchronization with the TCK signal.	
TDO	Output	Data Output	Pull-up or open
		Data is read from the H-UDI in synchronization with the TCK signal.	
ASEBRK#/ BRKACK	I/O	Pins for an emulator	Pull-up
MPMD	Input	Selects the operation mode of this MCU, whether emulation support mode (Low level) or MCU operation mode (High level).	Open*1

Notes: *1 This pin is pulled up in this MCU. When using interrupts or resets via the H-UDI or emulator, the use of external pull-up resistors will not cause any problem.

Set the TCK (and TMS, TDI, and TDO) frequencies to be lower than this MCU peripheral clock frequency. See section 38, Electrical Characteristics, for the maximum operating frequency for which this product is guaranteed.

^{*2} When using interrupts or resets via the H-UDI or emulator, the TRST# pin should be designed so that it can be controlled independently and can be controlled to retain "L" level while the RESET# pin is asserted at a hardware reset.

^{*3} Pull each pin low to Vss via a 0 to $100k\Omega$ resistor or connect to RESET#.

37.3 Boundary Scan TAP Controllers (IDCODE, EXTEST, SAMPLE/PRELOAD, BYPASS, CLAMP, and HIGHZ)

The H-UDI contains two separate TAP controllers: one for controlling the boundary-scan function and another for controlling the H-UDI reset and interrupt functions. Assertion of TRST#, for example at hardware reset, activates the boundary-scan TAP controller and enables the boundary-scan function prescribed in the JTAG standards. Executing a switchover command to the H-UDI allows usage of the H-UDI reset and H-UDI interrupts. This MCU, however, has the following limitations:

- Clock-related pins (EXTAL and XTAL) are out of the scope of the boundary-scan test.
- Reset-related pin (RESET#) is out of the scope of the boundary-scan test.
- H-UDI-related pins (TCK, TDI, TDO, TMS, TRST# and MPMD) are out of the scope of the boundary-scan test.
- During the boundary scan (IDCODE, EXTEST, SAMPLE/PRELOAD, BYPASS, CLAMP, HIGHZ and H-UDI switchover command), the maximum TCK signal frequency is 2 MHz.
- The external controller has 4-bit access to the boundary-scan TAP controller via the H-UDI.

Note: • During the boundary scan, the RESET# pin should be fixed "L" level. Figure 37.2 shows a sequence for switching from boundary-scan TAP controller to H-UDI.

Table 37.2 Commands Supported by Boundary-Scan TAP Controller

Bit 3	Bit 2	Bit 1	Bit 0	Description
1	1	1	1	BYPASS
0	0	0	0	EXTEST
0	0	0	1	SAMPLE/PRELOAD
0	1	0	0	IDCODE
0	1	1	0	CLAMP
0	1	1	1	HIGHZ
0	0	1	1	H-UDI (switchover command)
Other than a	bove			Reserved (BYPASS)




Figure 37.2 Sequence for Switching from Boundary-Scan TAP Controller to H-UDI

37.4 Register Descriptions

Tables 37.3 and 37.4 show the pin configuration of the H-UDI.

Table 37.3 Register Configuration (1)

CPU Side

Register Name	Abbreviation	After Reset*1	P4 Address	Size	Page
Instruction register	SDIR	H'0EFF	H'FC11 0000	16	37-7
Interrupt source register	SDINT	H'0000	H'FC11 0018	16	37-8
Boundary scan register	SDBSR	_	_	_	37-9
Bypass register	SDBPR	Undefined	_	_	37-8

Notes: *1 The "L" level of the TRST# pin or the Test-Logic-Reset state of the TAP controller initializes to these values.

• The P4 address applies when the P4 area of the virtual address space is used. When the upper three bits of the 32-bit P4 area address are cleared to "0", the result is an area 7 address. This address is used when accessing area 7 of the physical address space using the TLB.

Table 37.4 Register Configuration (2)

H-UDI Side


Register Name	Abbreviation	After Reset*1	Size
Instruction register	SDIR	H'FFFF FFFD (fixed value*2)	32
Interrupt source register	SDINT	H'0000 0000	32
Boundary scan register	SDBSR	_	_
Bypass register	SDBPR	Undefined	1

Notes: *1 The "L" level of the TRST# pin or the Test-Logic-Reset state of the TAP controller initializes to these values.

^{*2} When reading via the H-UDI, the value is always H'FFFF FFFD.

37.4.1 Instruction Register (SDIR)

Commands are set via the serial input (TDI). SDIR is initialized by TRST# or in the Test-Logic-Reset state and can be written by the H-UDI irrespective of the CPU mode. Operation is not guaranteed when a reserved command is set to this register.



<After Reset: H'0EFF>


Bit	Abbreviation	After Reset	R	W	Description
15 to 8	TI	0000 1110	R	_	Test Instruction Bits
					0110 xxxx: Negate H-UDI reset
					0111 xxxx: Assert H-UDI reset
					101x xxxx: H-UDI interrupt
					0000 1110: Initial state
					Other than above: Setting prohibited
7 to 0	_	All 1	1	1	Reserved Bits
					These bits are always read as "1". The write value should always be "1".

Note: • The clock generator (CPG) and watchdog timer (WDT) modules are not initialized by an H-UDI reset.

37.4.2 Interrupt Source Register (SDINT)

Specifying an H-UDI interrupt command in SDIR via H-UDI pin (Update-IR) sets the INTREQ bit to "1". While an H-UDI interrupt command is set in SDIR, SDINT which is connected between the TDI and TDO pins can be read as a 32-bit register. In this case, the upper 16 bits will be "0" and the lower 16 bits represent the SDINT value.

Only "0" can be written to the INTREQ bit by the CPU. While this bit is set to "1", an interrupt request will continue to be generated. This bit, therefore, should be cleared by the interrupt handling routine. It is initialized by TRST# or in the Test-Logic-Reset state.



<After Reset: H'0000>

Bit	Abbreviation	After Reset	R	W	Description
15 to 1	_	All 0	0	0	Reserved Bits
					These bits are always read as "0". The write value should always be "0".
0	INTREQ	0	R	W	Interrupt Request Bit
					Indicates whether or not an interrupt by an H-UDI interrupt command has occurred. Clearing this bit to "0" by the CPU cancels an interrupt request. When writing "1" to this bit, the previous value is maintained.

37.4.3 Bypass Register (SDBPR)

The SDBPR register is a one-bit register that supports the J-TAG bypass mode. When the BYPASS command is set to the boundary scan TAP controller, the TDI and TDO are connected by way of SDBPR. This register cannot be accessed from the CPU with all operating modes. Though this register is not initialized by a hardware reset and the TRST# pin asserted, initialized to "0" in the Capture-DR state.

37.4.4 Boundary Scan Register (SDBSR)

The SDBSR register is a shift register, located on the PAD, for controlling the input/Output pins, which supports the boundary scan mode of the JTAG standard.

Using the EXTEST and SAMPLE/PRELOAD commands, a boundary-scan test complying with the JTAG standards (IEEE1149.1) can be carried out.

This register cannot be accessed from the CPU with all operating modes.

This register is not initialized by a hardware reset, nor is it initialized by a "L" level input to the TRST# pin.



37.5 Operation

37.5.1 TAP Control

Figure 37.3 shows the internal states of the TAP controller. The state transitions basically conform to the JTAG standard.

- State transitions occur according to the TMS value at the rising edge of the TCK signal.
- The TDI value is sampled at the rising edge of the TCK signal and shifted at the falling edge of the TCK signal.
- The TDO value is changed at the falling edge of the TCK signal. The TDO signal is in a Hi-Z state other than in the Shift-DR or Shift-IR state.
- A transition to the Test-Logic-Reset by clearing TRST# to "0" is performed asynchronously with the TCK signal.




Figure 37.3 TAP Controller State Transitions

37.5.2 H-UDI Reset

A hardware reset is generated by the H-UDI (SDIR) command. After the H-UDI reset assert command has been sent from the H-UDI pin, sending the H-UDI reset negate command resets the CPU (see figure 37.4). The required time between the H-UDI reset assert and H-UDI reset negate commands is the same as the time for holding the reset pin low in order to reset this MCU by a hardware reset.




Figure 37.4 H-UDI Reset

37.5.3 H-UDI Interrupt

The H-UDI interrupt function generates an interrupt by setting the appropriate command in the SDIR register from the H-UDI.


An H-UDI interrupt request signal is asserted when the INTREQ bit in the SDINT register is set to "1" by setting the appropriate command. Since the interrupt request is not cleared until the INTREQ bit is cleared to "0" by software, it is not possible to lose the interrupt request. While an H-UDI interrupt command is set in the SDIR register, the SDINT register is connected between the TDI and TDO pins.

37.6 Usage Notes

Once an SDIR command has been set, other than an initialization either by a "L" level input to the TRST# pin or by setting TAP to the Test Logic Reset state, the command will not change unless the H-UDI writes another command.

The H-UDI is used for emulator connection. Therefore, H-UDI functions cannot be used when using an emulator.





Section 38 Electrical Characteristics

38.1 Absolute Maximum Ratings

Table 38.1 shows the absolute maximum ratings.

Table 38.1 Absolute Maximum Ratings

Item			Symbol	Rating	Unit	Remarks
Power supply	V_{dd}		Vdd	-0.3 to +2.0	V	
voltage	Vcc,	PLLVcc	Vcc	-0.3 to +6.5	V	_
	PVcc		PVcc	-0.3 to +6.5	V	_
Input voltage Vcc power supply related pins		Vin	-0.3 to Vcc +0.3	V		
	PVcc pins	power supply related	Vin	-0.3 to PVcc +0.3	V	_
Analog supply voltage		AVcc	-0.3 to +6.5	V		
Analog refere	nce vo	Itage	AVREFH	-0.3 to AVcc +0.3	V	AVREFH > AVREFL
			AVREFL	-0.3 to AVss +0.3	V	_
Analog input v	/oltage)	VAN	-0.3 to AVcc +0.3	V	
Vss differentia	al volta	ge (per pin)	Vss – PLLVss	-0.1 to +0.1	V	
			Vss – AVss	-0.1 to +0.1	V	_
			PLLVss – AVss	-0.1 to +0.1	V	_
Maximum inpo		Digital input pins	Imax	-20 to +20	mA	
current per pir	N*²	Analog input pins	Imax	-20 to +20	mA	_
Power dissipation		Pd	1200	mW	$Ta = -40^{\circ}C \text{ to } +125^{\circ}C$	
Operating temperature*1		topr	-40 to +125	°C		
Storage temperature		tstg	-55 to +125	°C	Before assembly	

[Usage Notes]

Operating the MCU in excess of the absolute maximum ratings may result in permanent damage. The two power supply voltages of PVcc of 5 V and Vcc of 3.3 V may be used simultaneously with the MCU. Be sure to use the MCU in compliance with the connection of power pins, combination conditions of applicable power supply voltages, voltage applicable to each pin, and conditions of output voltage, as specified in the manual. Connecting a non-specified power supply or using the MCU at an incorrect voltage may result in permanent damage of the MCU or the system that contains the MCU.

Notes: *1 This does not guarantee that the microcomputer can operate continuously at 85°C-plus. Consult Renesas if the microcomputer is going to be used for 85°C-plus applications.

*2 Ensure that the current input duration does not exceed 10 ms and that the total current input does not exceed 100 mA.



38.2 DC Characteristics

Tables 38.2 to 38.15 show the DC characteristics.

Table 38.2 DC Characteristics - Power Supply Voltage

Symbol	Min.	Тур.	Max.	Unit
Vdd	1.4	1.5	1.65	V
Vcc	3.0	3.3	3.6	V
	4.5	5.0	5.5	V
PLLVcc	3.0	3.3	3.6	V
	4.5	5.0	5.5	V
PVcc	3.0	3.3	3.6	V
	4.5	5.0	5.5	V
AVcc	3.0	3.3	3.6	V
	4.5	5.0	5.5	V
AVREFH*1	3.0	3.3	3.6	V
	4.5	5.0	5.5	V

Notes: *1 Set to a value that does not exceed AVcc.

• See table 34.2 for combination of power supply voltages.



Table 38.3 DC Characteristics - Input Level Voltage: When 5 V is Used

Recommended Operating Conditions: Vcc = PLLVcc = 5.0 V ±0.5 V, PVcc = 5.0 V ±0.5 V, AVcc = 5.0 V ±0.5 V

					Rating			Measuremen
Item				Symbol	Min.	Тур.	Max.	Unit Conditions
High- level	Pins with threshold	PVcc power supply pin	Threshold value selection: 0.35 PVcc	V _{IH}	0.45 PVcc		PVcc	V
input voltage	value switching function*1	When CMOS input is selected	Threshold value selection: 0.5 PVcc	•	0.6 PVcc		PVcc	V
	idilotion	Selected	Threshold value selection: 0.7 PVcc	•	0.8 PVcc		PVcc	V
		PVcc power supply pin	VT+/VT-: 0.5PVcc/0.35 PVcc	•	0.6 PVcc		PVcc	V
		When Schmitt input is selected	VT+/VT-: 0.7PVcc/0.35 PVcc	•	0.8 PVcc		PVcc	V
		Vcc power	VT+/VT-: 0.7PVcc/0.5 PVcc	-	0.8 PVcc		PVcc	V
		supply pin CMOS input selected	Threshold value selection: 0.35 Vcc		0.45 Vcc		Vcc	V
			Threshold value selection: 0.5 Vcc		0.6 Vcc		Vcc	V
			Threshold value selection: 0.7 Vcc		_	0.8 Vcc		Vcc
		Vcc power supply pin schmitt input selected	VT+/VT-: 0.5 Vcc/0.35 Vcc	•	0.6 Vcc		Vcc	V
			VT+/VT-: 0.7 Vcc/0.35 Vcc	-	0.8 Vcc		Vcc	V
			VT+/VT-: 0.7 Vcc/0.5 Vcc	•	0.8 Vcc		Vcc	V
	threshold	(PVcc power s to 5	upply pin) PJ1, PJ3	•	0.6 PVcc		PVcc	V
SI	value switching function	(Vcc power sup PG6 to 7, TCK	pply pin) PG0 to 3,	•	0.6 Vcc		Vcc	V
	idilottori	(AVcc power s PN0 to 7	upply pin) PM0 to 15,	•	0.6 AVcc		AVcc	V
		DET3OR5, TR	00 to MD2, MPMD, ST#, TMS, TDI, KACK, RESET#	-	0.8 Vcc		Vcc	V
		EXTAL		-	0.7 Vcc		Vcc	V

					Rating			Measurement	
Item				Symbol	Min.	Тур.	Max.	Unit	Conditions
Low- level	Pins with threshold	PVcc power supply pin	Threshold value selection: 0.35 PVcc	V _{IL}	0		0.25 PVcc	V	
input voltage	value switching function*1	When CMOS input is selected	Threshold value selection: 0.5 PVcc	•	0		0.4 PVcc	V	
	idilotion	Colocida	Threshold value selection: 0.7 PVcc	•	0		0.6 PVcc	V	
		PVcc power supply pin	VT+/VT-: 0.5 PVcc /0.35 PVcc	•	0		0.25 PVcc	V	
		When Schmitt input is selected	VT+/VT-: 0.7 PVcc /0.35 PVcc	•	0		0.25 PVcc	V	
		Selected	VT+/VT-: 0.7PVcc/0.5 PVcc	•	0		0.4 PVcc	V	
		Vcc power supply pin CMOS input selected	Threshold value selection: 0.35 Vcc	•	0		0.25 Vcc	V	
			Threshold value selection: 0.5 Vcc	-	0		0.4 Vcc	V	
			Threshold value selection: 0.7 Vcc	•	0		0.6 Vcc	V	
		Vcc power supply pin	VT+/VT-: 0.5 Vcc /0.35 Vcc	•	0		0.25 Vcc	V	
		schmitt input selected	VT+/VT-: 0.7 Vcc /0.35 Vcc	•	0		0.25 Vcc	V	
			VT+/VT-: 0.7 Vcc /0.5 Vcc		0		0.4 Vcc	V	
	threshold	(PVcc power s to 5	upply pin) PJ1, PJ3		0		0.4 PVcc	V	
swite	value switching function	(Vcc power sur PG6 to 7, TCK	pply pin) PG0 to 3,	•	0		0.4 Vcc	V	
	Turicuon	(AVcc power s PN0 to 7	upply pin) PM0 to 15,	•	0		0.4 AVcc	V	
		NMI, FWE, MD0 to MD2, MPMD, DET3OR5, TRST#, TMS, TDI, ASEBRK#/BRKACK, RESET#		•	0		0.25 Vcc	V	
		EXTAL		·	0		0.125 Vcc	V	

Note: *1 The V_{IH} and the V_{IL} are fixed at 0.7 Vcc and 0.3 Vcc respectively when SDA or SCL is selected by the PF4 or the PF5.

Table 38.4 DC Characteristics - Output Level Voltage: When 5 V is Used

Recommended Operating Conditions: Vcc = PLLVcc = 5.0 V ±0.5 V, PVcc = 5.0 V ±0.5 V, AVcc = 5.0 V ±0.5 V

			Rating				Measurement
Item		Symbol	Min.	Тур.	Max.	Unit	Conditions
Output high-level	PA0 to PA15, PB0 to PB6,	V _{OH}	Vcc -0.5	_	_	V	I _{OH} = 200 μA
voltage (normal output and driving ability	PC0 to PC15, PD0 to PD15, PE0 to PE15, PF0 to PF5, PG0 to PG7		Vcc -1.0	_		V	I _{OH} = 1 mA
"increased")*1	PH0 to PH15, PJ0 to PJ15,	_	PVcc -0.5	_	_	V	I _{OH} = 200 μA
	PK0 to PK14, PL0 to PL9	_	PVcc -1.0	_	_	V	I _{OH} = 1 mA
	WDTOVF#, ASEBRK#/BRKACK	_	Vcc -0.5	_	_	V	I _{OH} = 200 μA
		_	Vcc -1.0	_	_	V	I _{OH} = 1 mA
	TDO		Vcc -0.5	_	_	٧	I _{OH} = 200 μA
			Vcc -1.0	_	_	V	I _{OH} OH = 1 mA
Output low-level	PA0 to PA15, PB0 to PB6,	V _{oL}	_	_	0.4	V	I _{OL} = 1.6 mA
voltage (normal output and driving ability	PC0 to PC15, PD0 to PD15, PE0 to PE15, PF0 to PF5, PG0 to PG7		_	_	1.2	V	$I_{OL} = 4 \text{ mA}$
"increased")*1	PH0 to PH15, PJ0 to PJ15,	_	_	_	0.4	V	I _{OL} = 1.6 mA
	PK0 to PK14, PL0 to PL9		_	_	1.2	V	I _{OL} = 4 mA
	WDTOVF#, ASEBRK#/BRKACK	_	_	_	0.4	V	I _{OL} = 1.6 mA
			_	_	1.2	٧	I _{OL} = 4 mA
	TDO	-	_	_	0.4	V	I _{OL} = 1.6 mA
			_	_	1.2	V	I _{OL} = 4 mA

Note: *1 When the corresponding bit in the port A to H and J to L driving ability setting registers (PADSR to PHDSR and PJDSR to PLDSR) is set to "0" or "1".



Table 38.5 $\,$ DC Characteristics - Input Level Voltage: When 3.3 V is Used

Recommended Operating Conditions: Vcc = PLLVcc = 3.3 V ±0.3 V, PVcc = 3.3 V ±0.3 V, AVcc = 3.3 V ±0.3 V

					Rating			Measurement	
Item				Symbol	Min.	Тур.	Max.	Unit	Conditions
High- level input	Pins with threshold value	PVcc power supply pin When CMOS	Threshold value selection: 0.35 PVcc	VIH	0.5 PVcc		PVcc	V	
voltage	switching function* ¹	input is selected	Threshold value selection: 0.5 PVcc	-	0.65 PVcc		PVcc	V	
			Threshold value selection: 0.7 PVcc	-	0.8 PVcc		PVcc	V	
		PVcc power supply pin When Schmitt	VT+/VT-: 0.5 PVcc /0.35 PVcc	-	0.65 PVcc		PVcc	V	
		input is selected	VT+/VT-: 0.7 PVcc /0.35 PVcc	-	0.8 PVcc		PVcc	V	
			VT+/VT-: 0.7PVcc/0.5 PVcc	-	0.8 PVcc		PVcc	V	
		Vcc power supply pin CMOS input selected	Threshold value selection: 0.35 Vcc	-	0.5 Vcc		Vcc	V	
			Threshold value selection: 0.5 Vcc	-	0.65 Vcc		Vcc	V	
			Threshold value selection: 0.7 Vcc	-	0.8 Vcc		Vcc	V	
		Vcc power supply pin	VT+/VT-: 0.5 Vcc /0.35 Vcc	-	0.65 Vcc		Vcc	V	
		schmitt input selected	VT+/VT-: 0.7 Vcc /0.35 Vcc	-	0.8 Vcc		Vcc	V	
			VT+/VT-: 0.7 Vcc /0.5 Vcc	-	0.8 Vcc		Vcc	V	
	Pins without threshold	(PVcc power s to 5	upply pin) PJ1, PJ3	_	0.65 PVcc		PVcc	V	
	value switching function	(Vcc power sup PG6 to 7, TCK	pply pin) PG0 to 3,	-	0.65 Vcc		Vcc	V	
	TUTICUOTI	(AVcc power s 15, PN0 to 7	upply pin) PM0 to	-	0.65 AVcc		AVcc	V	
		NMI, FWE, MD0 to MD2, MPMD, DET3OR5, TRST#, TMS, TDI, ASEBRK#/BRKACK, RESET#		-	0.8 Vcc		Vcc	V	
		EXTAL		-	0.7 Vcc		Vcc	V	



					Rating			_	Measurement
Item				Symbol	Min.	Тур.	Max.	Unit	Conditions
Low- level input	Pins with threshold value	PVcc power supply pin When CMOS	Threshold value selection: 0.35 PVcc	V _{IL}	0		0.2 PVcc	V	
voltage	switching function* ¹	input is selected	Threshold value selection: 0.5 PVcc	-	0		0.35 PVcc	V	
			Threshold value selection: 0.7 PVcc	-	0		0.5 PVcc	V	
		PVcc power supply pin When Schmitt	VT+/VT-: 0.5 PVcc /0.35 PVcc	-	0		0.2 PVcc	V	
		input is selected	VT+/VT-: 0.7 PVcc /0.35 PVcc	•	0		0.2 PVcc	V	
			VT+/VT-: 0.7PVcc/0.5 PVcc	•	0		0.35 PVcc	V	
		Vcc power supply pin CMOS input selected	Threshold value selection: 0.35 Vcc	-	0		0.2 Vcc	V	
			Threshold value selection: 0.5 Vcc	-	0		0.35 Vcc	V	
			Threshold value selection: 0.7 Vcc		0		0.5 Vcc	V	
			VT+/VT-: 0.5 Vcc /0.35 Vcc		0		0.2 Vcc	V	
		schmitt input selected	VT+/VT-: 0.7 Vcc /0.35 Vcc	-	0		0.2 Vcc	V	
			VT+/VT-: 0.7 Vcc /0.5 Vcc	-	0		0.35 Vcc	V	
	Pins without threshold	(PVcc power s to 5	upply pin) PJ1, PJ3	-	0		0.35 PVcc	V	
	value switching function	(Vcc power sup PG6 to 7, TCK	pply pin) PG0 to 3,	-	0		0.35 Vcc	V	
	TUTICUOTI	(AVcc power s 15, PN0 to 7	upply pin) PM0 to	-	0		0.35 AVcc	V	
		NMI, FWE, MD0 to MD2, MPMD, DET3OR5, TRST#, TMS, TDI, ASEBRK#/BRKACK, RESET#		-	0		0.2 Vcc	V	
		EXTAL		-	0		0.2 Vcc	٧	

Note: *1 The $V_{\text{\tiny IH}}$ and the $V_{\text{\tiny IL}}$ are fixed at 0.7 Vcc and 0.3 Vcc respectively when SDA or SCL is selected by the PF4 or the PF5.

Table 38.6 DC Characteristics - Output Level Voltage: When 3.3 V is Used with Driving Ability Set to "Increased"

Recommended Operating Conditions: Vcc = PLLVcc = 3.3 V ±0.3 V, PVcc = 3.3 V ±0.3 V, AVcc = 3.3 V ±0.3 V

			Rating				Measurement
Item		Symbol	Min.	Тур.	Max.	Unit	Conditions
Output high-level voltage (normal output and driving ability)*1	PA0 to PA15, PB0 to PB6, PC0 to PC15, PD0 to PD15, PE0 to PE15, PF0 to PF5, PG0 to PG7	V _{OH}	Vcc -0.5	_	_	V	I _{OH} = 200 μA
	PH0 to PH15, PJ0 to PJ15, PK0 to PK14, PL0 to PL9	_	PVcc -0.5	_	_	V	I _{OH} = 200 μA
Output low-level voltage (normal output and driving ability)*1	PA0 to PA15, PB0 to PB6, PC0 to PC15, PD0 to PD15, PE0 to PE15, PF0 to PF5, PG0 to PG7	V _{oL}	_	_	0.4	V	I _{OL} = 1.6 mA
	PH0 to PH15, PJ0 to PJ15, PK0 to PK14, PL0 to PL9	_	_	_	0.4	V	I _{OL} = 1.6 mA

Note: *1 When the corresponding bit in the port A to H and J to L driving ability setting registers (PADSR to PHDSR and PJDSR to PLDSR) is set to "1".

Table 38.7 DC Characteristics - Output Voltage: When 3.3 V is Used with Driving Ability Set to "Normal Output"

Recommended Operating Conditions: Vcc = PLLVcc = 3.3 V ±0.3 V, PVcc = 3.3 V ±0.3 V, AVcc = 3.3 V ±0.3 V

			Rating				Measurement
Item		Symbol	Min.	Тур.	Max.	Unit	Conditions
Output high-level voltage (normal output)*1	PA0 to PA15, PB0 to PB6, PC0 to PC15, PD0 to PD15, PE0 to PE15, PF0 to PF5, PG0 to PG7	V _{OH}	Vcc -1.1	_	_	V	I _{OH} = 200 μA
	PH0 to PH15, PJ0 to PJ15, PK0 to PK14, PL0 to PL9	_	PVcc -1.1	_	_	V	I _{OH} = 200 μA
	WDTOVF#, ASEBRK#/BRKACK	_	Vcc -1.1	_		V	I _{OH} = 200 μA
	TDO	=	Vcc -0.5	_	_	V	I _{OH} = 200 μA
Output low-level voltage (normal output)*1	PA0 to PA15, PB0 to PB6, PC0 to PC15, PD0 to PD15, PE0 to PE15, PF0 to PF5, PG0 to PG7	V _{OL}	_	_	0.9	V	I _{OL} = 1.6 mA
	PH0 to PH15, PJ0 to PJ15, PK0 to PK14, PL0 to PL9	_	_	_	0.9	V	I _{OL} = 1.6 mA
	WDTOVF#, ASEBRK#/BRKACK	_	_	_	0.9	V	I _{oL} = 1.6 mA
	TDO	_	_	_	0.4	V	I _{oL} = 1.6 mA

Note: *1 When the corresponding bit in the port A to H and J to L driving ability setting registers (PADSR to PHDSR and PJDSR to PLDSR) is set to "0".



Table 38.8 DC Characteristics - Input Leak Current

Recommended Operating Conditions: Vcc = PLLVcc = 5.0 V ± 0.5 V/3.3 V ± 0.3 V, PVcc = 5.0 V ± 0.5 V/3.3 V ± 0.3 V, AVcc = 5.0 V ± 0.5 V/3.3 V ± 0.3 V

Item		Symbol	Min.	Тур.	Max.	Unit	Measurement Conditions
Input leak current	RESET#, NMI, EXTAL, TRST#, TCK, TMS, TDI, ASEBRK#/BRKACK, PA0 to PA15, PB0 to PB6, PC0 to PC15, PD0 to PD15, PE0 to PE15, PF0 to PF5, PG0 to PG7	l lin l	_	_	2.0	μА	Vin = 0.3V to Vcc -0.3V
	PH0 to PH15, PJ0 to PJ15, PK0 to PK14, PL0 to PL9		_	_	2.0	μΑ	Vin = 0.3V to PVcc -0.3V
	PM0 to PM15, PN0 to PN7 (Function 1: When a port is selected)	_	_	_	2.0	μΑ	Vin = 0.3V to AVcc -0.3V
	PM0 to PM15, PN0 to PN7 (Function 2: When analog input is selected)	-	_	_	2.0	μΑ	Vin = 0.3V to AVcc -0.3V



Table 38.9 DC Characteristics - Pull-up/Pull-down MOS Current- Input Voltage: When 5 V is Used

Recommended Operating Conditions: Vcc = PLLVcc = 5.0 V ±0.5 V

Item		Symbol	Min.	Тур.	Max.	Unit	Measurement Conditions
Input pull-up MOS current	MPMD, DET3OR5	-lpu	50	_	300	μΑ	Vin = 0 V
Input pull-down MOS current	MD0 to MD2, FWE	lpd	50	_	300	μΑ	Vin = Vcc

Note: • Only the pins listed in the table above have pull-up/pull-down functions.

Table 38.10 DC Characteristics - Pull-up/Pull-down MOS Current- Input Voltage: When 3.3 V is Used

Recommended Operating Conditions: Vcc = PLLVcc = 3.3 V ±0.3 V

							Measurement
Item		Symbol	Min.	Тур.	Max.	Unit	Conditions
Input pull-up MOS current	MPMD, DET3OR5	-lpu	10	_	150	μΑ	Vin = 0 V
Input pull-down MOS current	MD0 to MD2, FWE	lpd	10	_	150	μΑ	Vin = Vcc

Note: • Only the pins listed in the table above have pull-up/pull-down functions.

Table 38.11 DC Characteristics - Permissible Output Current Values

Recommended Operating Conditions: Vcc = PLLVcc = $5.0 \text{ V} \pm 0.5 \text{ V}/3.3 \text{ V} \pm 0.3 \text{ V}$, PVcc = $5.0 \text{ V} \pm 0.5 \text{ V}/3.3 \text{ V} \pm 0.3 \text{ V}$, AVcc = $5.0 \text{ V} \pm 0.5 \text{ V}/3.3 \text{ V} \pm 0.3 \text{ V}$

Item		Symbol	Min.	Тур.	Max.	Unit
Output low-level permissible	e current (per pin)	I _{OL}	_	_	4.0	mA
Output low-level permissible current	PA0 to PA15, PB0 to PB6, PC0 to PC15, PD0 to PD15, PE0 to PE15, PF0 to PF5, PG0 to PG7	$\Sigma I_{_{ m OL}}$	_	_	52.4	mA
	PH0 to PH15, PJ0 to PJ15, PK0 to PK14, PL0 to PL9	_		_	27.6	
Output high-level permissib	ole current (per pin)	I _{OH}	_	_	2.0	mA
Output high-level permissible current	PA0 to PA15, PB0 to PB6, PC0 to PC15, PD0 to PD15, PE0 to PE15, PF0 to PF5, PG0 to PG7	ΣI_{OH}		_	16.4	mA
	PH0 to PH15, PJ0 to PJ15, PK0 to PK14, PL0 to PL9	_		_	8.6	



Table 38.12 DC Characteristics - Injection Current Values

Recommended Operating Conditions: Vcc = PLLVcc = $5.0 \text{ V} \pm 0.5 \text{ V}/3.3 \text{ V} \pm 0.3 \text{ V}$, PVcc = $5.0 \text{ V} \pm 0.5 \text{ V}/3.3 \text{ V} \pm 0.3 \text{ V}$, AVcc = $5.0 \text{ V} \pm 0.5 \text{ V}/3.3 \text{ V} \pm 0.3 \text{ V}$

Item		Symbol	Min.	Тур.	Max.	Unit
DC Injection current	logic pin	I _{IC}	-1.0	_	1.0	mA
(per pin)	Analog pin	_	-0.1	_	0.1	mA
DC Injection current	PA0 to PA15, PB0 to PB6, PC0 to PC15, PD0 to PD15, PE0 to PE15, PF0 to PF5, PG0 to PG7	ΣΙΙ _{IC} Ι	_	_	25.6	mA
	PH0 to PH15, PJ0 to PJ15, PK0 to PK14, PL0 to PL9	_		_	17.2	
	PM0 to PM15, PN0 to PN7		_	_	7.2	

Table 38.13 DC Characteristics - Input Capacitance

Recommended Operating Conditions: Vcc = PLLVcc = $5.0 \text{ V} \pm 0.5 \text{ V}/3.3 \text{ V} \pm 0.3 \text{ V}$, PVcc = $5.0 \text{ V} \pm 0.5 \text{ V}/3.3 \text{ V} \pm 0.3 \text{ V}$, AVcc = $5.0 \text{ V} \pm 0.5 \text{ V}/3.3 \text{ V} \pm 0.3 \text{ V}$

Item	Symbol	Min.	Тур.	Max.	Unit	Measurement Conditions
Input capacitance	Cin	_	10	20	pF	Vin = 0 V, f = 1 MHz, Ta = 25°C

Note: • For details on an analog input capacitance, see table 38.37.



Table 38.14 DC Characteristics - Supply Current

Recommended Operating Conditions: Vcc = PLLVcc = 5.0 V ±0.5 V/3.3 V ±0.3 V, PVcc = 5.0 V ±0.5 V/3.3 V ±0.3 V, $AVcc = 5.0 \text{ V} \pm 0.5 \text{ V}/3.3 \text{ V} \pm 0.3 \text{ V}$

Item		Symbol	Min.	Тур.	Max.	Unit	Measurement Conditions	
Core supply current (V	dd power supply)	I _{DD}	_	_	560	mA	lck = 240 MHz	
Bus and system consupower supply)*1 (Include programming and eras	ding flash memory	I _{cc}	_	_	90	mA	Pck = 40 MHz	
I/O consumption curre power supply)	nt except for bus (PVcc	PVcc	_	_	20	mA	Pck = 40 MHz	
PLL supply current (PL	LVcc power supply)	I _{PLL}	_	_	10	mA		
	During A/D conversion	I _{AVcc}	_	_	10	mA	2 modules,	
(AVcc power supply)	Awaiting A/D conversion	_	_	_	1	mA	— Pck = 40 MHz	
ADC reference power	During A/D conversion	AVREF	_	_	4	mA	,	
supply current (AVREF)	Awaiting A/D conversion	_	_	_	3.5	mA	— Pck = 40 MHz	

Notes: *1 An inrush current of about 100 mA will be caused at power on.

- When the A/D converter is not used, do not leave the AVcc, AVref, and AVss pins open.
- The supply current is measured when $V_{IH}min = Vcc 0.5 \text{ V/PVcc} 0.5 \text{ V}$, $V_{IL} = 0.5 \text{ V}$, with all output pins unloaded.

Table 38.15 DC Characteristics - Output Load Capacitance

Item	Symbol	Min.	Max.	Unit
Output Load Capacitance	CL	15	50	pF

38.3 AC Characteristics

• The timing conditions without specifications are the following:

```
Vdd = 1.5 \text{ V} + 0.15 \text{ V}, -0.1 \text{ V}, \text{Vcc} = \text{PLLVcc} = 5.0 \text{ V} \pm 0.5 \text{ V}/3.3 \text{ V} \pm 0.3 \text{ V}, \text{PVcc} = 5.0 \text{ V} \pm 0.5 \text{ V}/3.3 \text{ V} \pm 0.3 \text{ V}, \text{AVREFH} = 4.5 \text{ V} \text{ to AVcc}/3.0 \text{ V} \text{ to AVcc}, \text{Vss} = \text{PLLVss} = \text{AVss} = \text{AVREFL} = 0 \text{ V}, \text{Ta} = -40^{\circ}\text{C} \text{ to} + 125^{\circ}\text{C}
```

When not otherwise specified, the input threshold value is the value under conditions where all module input pins for the same channel are set to the same characteristics. When not otherwise specified, the output driving ability is the value under conditions where all module output pins for the same channel are set to the same characteristics.

• Standard values are guaranteed when the output load capacity of the measurement pin is 15 pF to 50 pF. Note that the output load capacity of the CLKOUT pin is 15pF to 30pF.




Figure 38.1 Measurement Circuit for Output Switching Characteristics



Figure 38.2 Input Waveform and Timing Check Points at Characteristics Measurement




Figure 38.3 Output Timing Check Points at Characteristics Measurement

38.3.1 Power-On/Off Timing

Table 38.16 shows the power-on/off timing.

Table 38.16 Power-On/Off Timing

Item	Symbol	Min.	Max.	Unit	Figures
Preceding Vcc power-on time	t _{PVccS}	0	_	μs	38.4
Vcc holding time at PVcc shutdown	t _{PVccH}	_	0	μs	
Vdd power-on time	t _{vdds}	10	_	μs	
Vcc holding time at Vdd shutdown	t _{vddh}		0	μs	
Vcc voltage at power off	VCCL	0	1.0	V	
Vdd voltage at power on	VDDL	0	0.5	V	

Notes: • PVcc ≥ Vcc and AVcc ≥ Vcc must be satisfied. If not, an electric current may flow.

• AVREFH ≤ AVcc + 0.3 must always be satisfied even at power-on/off.




Figure 38.4 Power-On/Off Timing

38.3.2 Operation Mode and Oscillation Timing

Table 38.17 shows the operation mode and oscillation timing.

Table 38.17 Operation Mode and Oscillation Timing

Item	Symbol	Min.	Max.	Unit	Figures
Oscillation settling time*1	t _{osc1}	10	_	ms	38.5
Operation mode set up time when start-up	t _{MDS1}	10	_	ms	
Operation mode set up time during operation	t _{MDS2}	10	_	μs	
Operation mode hold time after reset is inactive	t _{mDH1}	30	_	μs	
Operation mode hold time when power-off	t _{MDH2}	0	_	ms	
Vcc hold time after reset*2	t _{RES-VccH}	1	_	ms	
Vdd hold time after reset*2	t _{RES-VDDH}	1	_	ms	
RESET# pulse width	t _{resw}	100	_	μs	38.6

Notes: *1 The oscillation settling time (tosc1) is specified as the value that includes the PLL oscillator settling time only, not including the settling time of the oscillator circuit. Consult with the resonator or oscillator manufacturer to decide the settling time of the oscillator circuit including an external resonator or oscillator. Apply RESET# during the total period of the oscillator circuit settling time and PLL oscillator settling time when power-on.

^{*2} $t_{\text{\tiny RES-VCCH}}$ and $t_{\text{\tiny RES-VDDH}} = 1$ ms (min.) is specified for internal flash memory programming/erasing. Otherwise, $t_{\text{\tiny RES-VDCH}}$ and $t_{\text{\tiny RES-VDDH}} = 0$ ms (min.).




Figure 38.5 Operation Mode and Oscillation Timing at Power-On/Off




Figure 38.6 Operation Mode and Oscillation Timing during Operation

38.3.3 Clock Timing

Table 38.18 shows the clock timing.

Table 38.18 Clock Timing

Item	Symbol	Min.	Max.	Unit	Figures
EXTAL clock input frequency	$f_{\rm EX}$	16	20	MHz	38.7
EXTAL clock input cycle time	t _{EXcyc}	50	62.5	ns	_
EXTAL clock input low-level pulse width	t _{ext}	15	_	ns	_
EXTAL clock input high-level pulse width	t _{exh}	15	_	ns	_
EXTAL clock input rise time	t _{exr}	_	4	ns	_
EXTAL clock input fall time	t _{exf}	_	4	ns	_
Clock frequency*1	f _{op}	_	40	MHz	38.8
Clock cycle time	t _{cyc}	25	_	ns	_
Clock low-level pulse width	t _{cL}	4	_	ns	_
Clock high-level pulse width	t _{ch}	4	_	ns	_

Note: *1 The CLKOUT pin outputs the peripheral clock signal (Pck).

[Usage Notes]

The EXTAL, XTAL, and CLKOUT pins constitute a circuit requiring a power supply voltage of Vcc = $3.3 \text{ V} \pm 0.3 \text{ V}$ or $5.0 \text{ V} \pm 0.5 \text{ V}$. Comply with the input and output voltages specified in the DC characteristics.




Figure 38.7 EXTAL Clock Input Timing




Figure 38.8 System Clock Timing

38.3.4 Control Signal Timing

Table 38.19 shows the control signal timing.

Table 38.19 Control Signal Timing

Item	Symbol	Min.	Max.	Unit	Figures
RESET# pulse width	t _{resw}	100	_	μs	38.9
RESET# noise cancel width	t _{RESNOW}	25	300	ns	
NMI pulse width	t _{nmiw}	300 +6 tc(Pck)	_	ns	38.10
IRQn setup time (edge detection)	t _{IRQS}	23 +tc(Pck)	_	ns	38.11
IRQn hold time (edge detection)	t _{IRQH}	23	_	ns	
IRQn pulse width (level detection)	t _{IRQW}	6 tc(Pck)	_	ns	

Note: • tc(Pck) indicates the cycle of the peripheral clock (Pck).

[Usage Notes]

The RESET#, NMI, and IRQn signals are asynchronous inputs, but when the setup times shown here are provided, the signals are considered to have been changed at clock rise. If the setup times are not provided, recognition is delayed until the next clock rise.




Figure 38.9 Reset Input Timing




Figure 38.10 NMI Timing




Figure 38.11 Interrupt Signal Input Timing

38.3.5 Bus Timing

Table 38.20 shows the bus timing.

Table 38.20 Bus Timing

Condition: All values are for setting conditions that the driving ability is increased.*1

Item	Symbol	Min.	Max.	Unit	Figures
Address delay time	t _{AD}	0	22	ns	38.12 to 38.19
BS# delay time	t _{BSD}	2	20	ns	
CS# delay time	t _{csd}	2	20	ns	
RD_WR# delay time	t _{RWD}	2	20	ns	
RD# delay time (at falling edge)	t _{RSDF}	0	11	ns	
RD# delay time	t _{RSD}	0	20	ns	
Read data setup time	t _{RDS}	20	_	ns	
Read data hold time	t _{rdh}	0	_	ns	
WEn# delay time (at falling edge)	t _{wedf}	0	11	ns	
WEn# delay time	t_{wed}	0	20	ns	
Write data delay time	t _{wdd}	_	22	ns	
Write data hold time	t _{wdh}	-1	_	ns	
WAIT# setup time	t _{wts}	20	_	ns	
WAIT# hold time	t _{wth}	0	_	ns	

Note: *1 To increase a driving ability, set "1" to the corresponding bit in the port A to H and J to L driving ability setting registers (PADSR to PHDSR and PJDSR to PLDSR).






Figure 38.12 SRAM Bus Cycle (No Waits)




Figure 38.13 SRAM Bus Cycle (One Software Wait Cycle)




Figure 38.14 SRAM Bus Cycle (One Software Wait Cycle, One External Wait Cycle)




Figure 38.15 SRAM Bus Cycle (No Waits, No Address Setup/Hold, RDS = 1, RDH = 1, WTS = 1, WTH = 1)




Figure 38.16 SRAM Bus Cycle with Byte Control (No Waits)




Figure 38.17 SRAM Bus Cycle with Byte Control (One Software Wait Cycle)




Figure 38.18 SRAM Bus Cycle with Byte Control (One Software Wait Cycle, One External Wait Cycle)




Figure 38.19 SRAM Bus Cycle with Byte Control (No Waits, No Address Setup/Hold, RDS = 1, RDH = 1, WTS = 1, WTH = 1)

38.3.6 DMAC Timing

Table 38.21 shows the DMAC timing.

Table 38.21 DMAC Timing

Condition: All values are for setting conditions that the driving ability is increased.*1

Item	Symbol	Min.	Max.	Unit	Figures
DREQn setup time	t _{DRQS}	20	_	ns	38.20
DREQn hold time	t _{DRQH}	20	_	ns	-
DACKn# delay time	t	0	20	ns	

Note: *1 To increase a driving ability, set "1" to the corresponding bit in the port A to H and J to L driving ability setting registers (PADSR to PHDSR and PJDSR to PLDSR).




Figure 38.20 DMAC Timing

38.3.7 ATU-IIIS Module Timing

Table 38.22 shows the ATU-IIIS module timing.

Table 38.22 ATU-IIIS Module Timing

Item	Symbol	Min.	Max.	Unit	Figures
Timer output delay time	t _{TOD}	_	100	ns	38.21
Timer input setup time	t _{TIS}	100		ns	
Timer clock input setup time	t _{TCKS}	100		ns	38.22
Timer clock pulse width (single edge specified)	t _{TCKWH} , t _{TCKWI}	1.5 tc(Pck) —	ns	
Timer clock pulse width (both edges specified)	$t_{\text{TCKWH}}, t_{\text{TCKWI}}$	2.5 tc(Pck) —	ns	

Note: • tc(Pck) indicates the cycle of the peripheral clock (Pck).




Figure 38.21 ATU-IIIS Input/Output Timing




Figure 38.22 ATU-IIIS Clock Input Timing

38.3.8 I/O Port Timing

Table 38.23 shows the I/O port timing.

Table 38.23 I/O Port Timing

Item	Symbol	Min.	Max.	Unit	Figures
Port input setup time	tsu (P-E)	100	_	ns	38.23
Port input hold time	th (E-P)	0	_	ns	
Port output data delay time	td (E-P)	_	100	ns	




Figure 38.23 I/O Port Input/Output Timing

38.3.9 WDT Timing

Table 38.24 shows the WDT timing.

Table 38.24 WDT Timing

Item	Symbol	Min.	Max.	Unit	Figures
WDTOVF# delay time	t _{wovd}	_	100	ns	38.24




Figure 38.24 WDT Timing

38.3.10 SCIF Interface Timing

Table 38.25 shows the SCIF interface timing.

Table 38.25 SCIF Interface Timing

Condition: All values are for setting conditions that the driving ability is increased.*1

Item		Symbol	Min.	Max.	Unit	Figures
Clock cycle	Clock sync	t _{scyc}	12 tc(Pck)	_	ns	38.25,
	Asynchronous	_	4 tc(Pck)	_	ns	38.26
Input clock rise time		t _{sckr}	_	1.5 tc(Pck)	ns	
Input clock fall time		t _{sckf}	_	1.5 tc(Pck)	ns	
Input clock pulse width		t _{sckw}	0.4 t _{scyc}	0.6 t _{scyc}	ns	
Transmit data delay time (clock sync)	Internal clock selected	t_{TXD}	-50	4 tc(Pck) +45	ns	
	External clock selected	_	0	4 tc(Pck) +45	ns	
Receive data setup time (clock sync)		t _{RXS}	4 tc(Pck) +70	_	ns	
Receive data hold time (clock sync)		t _{rxh}	tc(Pck) +15	_	ns	

Notes: *1 To increase a driving ability, set "1" to the corresponding bit in the port A to H and J to L driving ability setting registers (PADSR to PHDSR and PJDSR to PLDSR).

• tc(Pck) indicates the cycle of the peripheral clock (Pck).




Figure 38.25 SCK Input Timing




Figure 38.26 SCI Input/Output Timing

38.3.11 RSPI Timing

Table 38.26 shows the RSPI timing.

Table 38.26 RSPI Timing

Condition: All values are for setting conditions that the driving ability is increased.*1

Item		Symbol	Min.	Max.	Unit	Figures
RSPCK clock cycle	Master	t _{SPcyc}	4	4096	t _{cyc}	38.27
	Slave		16	4096	_	
RSPCK clock pulse width	Master	t _{spckw}		_	ns	
	Slave		$\frac{(t_{SPCYC} - t_{SPCKR} - t$	_	_	
RSPCK clock input rise/fall time	Master	t _{spckr} ,	_	8	ns	
	Slave	t _{SPCKF}	_	1	μs	
Data input setup time	Master	t _{su}	25	_	ns	38.28 to 38.31
	Slave		25 + 2 × t _{cyc}	_		
Data input hold time	Master	t _H	0	_	ns	
	Slave		20 + 2 × t _{cyc}	_		
SSL setup time	Master	t _{LEAD}	1	8	t _{SPcyc}	
	Slave		4	_	t _{cyc}	
SSL hold time	Master	t _{LAG}	1	8	t _{SPcyc}	
	Slave		4	_	t _{cyc}	
Data output delay time	Master	t _{od}	_	20	ns	
	Slave		_	$3 \times t_{\text{cyc}} + 32$		
Data output hold time	Master	t _{oh}	-10	_	ns	
	Slave		0	_	_	
Continuous transmission delay time	Master	t _{TD}	$t_{\text{\tiny SPcyc}} + 2 \times t_{\text{\tiny cyc}}$	$8 \times t_{\text{SPcyc}} + 2 \times t_{\text{cyc}}$	ns	
	Slave		$4 \times t_{\text{cyc}}$	_		
MOSI, MISO rise/fall time	Output	$t_{_{\mathrm{DR}}},t_{_{\mathrm{DF}}}$	_	8	ns	
	Input		_	1	μs	
SSL rise/fall time	Output	$t_{\rm SSLR},t_{\rm SSLF}$	_	8	ns	
	Input		_	1	μs	
Slave access time		t _{sa}	_	4	t _{cyc}	38.30,
Slave out release time		t _{rel}	_	3	t _{cyc}	38.31

Note: *1 To increase a driving ability, set "1" to the corresponding bit in the port A to H and J to L driving ability setting registers (PADSR to PHDSR and PJDSR to PLDSR).






Figure 38.27 RSPI Clock Timing




Figure 38.28 RSPI Timing (Master, CPHA = "0")




Figure 38.29 RSPI Timing (Master, CPHA = "1")




Figure 38.30 RSPI Timing (Slave, CPHA = "0")




Figure 38.31 RSPI Timing (Slave, CPHA = "1")

38.3.12 IIC3 Timing

Table 38.27 shows the IIC3 timing.

Table 38.27 IIC3 Timing

 $\label{eq:local_points} \begin{tabular}{l} Input waveform timing check points "H" level ($V_{\tiny IH}$) : 0.7 Vcc, "L" level ($V_{\tiny IL}$) : 0.3 Vcc. \\ Output reference level "H" level ($V_{\tiny OH}$) : 0.7 Vcc, "L" level ($V_{\tiny OL}$) : 0.3 Vcc. \\ \end{tabular}$

Item		Symbol	Min.	Max.	Unit	Figures
SCL input cycle time		t _{scl}	12 tc(Pck) + 600	_	ns	38.32
SCL input high-level pulse width		t _{sclh}	3 tc(Pck) + 300	_	ns	
SCL input low-level pulse w	vidth	t _{scll}	5 tc(Pck) + 300	_	ns	
SCL, SDA input rise time		t _{sr}	_	300	ns	
SCL, SDA input fall time		t _{sf}	_	300	ns	
SCL and SDA input spike	ICNF2CYC.NF2CYC = "0"	t _{sp}	_	tc(Pck)	ns	
pulse elimination time	ICNF2CYC.NF2CYC = "1"	_	_	2 tc(Pck)	ns	
SDA input buss free time		t _{BUF}	5 tc(Pck)	_	ns	
Start condition input hold til	me	t _{stah}	3 tc(Pck)	_	ns	
Retransmission start condit	tion input setup time	t _{stas}	3 tc(Pck)	_	ns	
Stop condition input setup t	time	t _{stos}	3 tc(Pck)	_	ns	
Data input setup time		t _{sdas}	tc(Pck) + 20	_	ns	
Data input hold time		t _{sdah}	0	_	ns	
SCL, SDA capacitance load	d	Cb	0	400	pF	
SCL, SDA output fall time*	1	t _{sf}		250	ns	

Notes: *1 SCL and SDA output fall time indicates the characteristic of the I/O buffer.

• tc(Pck) indicates the cycle of the peripheral clock (Pck).




Figure 38.32 IIC3 Module Input/Output Timing

38.3.13 DRI Timing

Table 38.28 and table 38.29 show the DRI timing.

Table 38.28 DRI Timing (When Special Mode is Off)

Item	Symbol	Min.	Max.	Unit	Figures
DIN input pulse width	tw (DIN)	1.5 tc(PAck)	_	ns	38.33,
Acquisition period (8-bit width, 16-bit width)	tc (DCAP)	3.5 tc(PAck)	_	ns	38.34
Acquisition period (32-bit width)	tc (DCAP)	4 tc(PAck)	_	ns	
DD input-acquisition edge setup time (DIN2 to DIN4)	tsu (DD-E)	15	_	ns	
DD input-acquisition edge setup time (DIN5)	tsu (DD-E)	60 – 2 tc(PAck)	_	ns	
Acquisition edge - DD input hold time	th (E-DD)	15 + tc(PAck)	_	ns	
DIN5 - DD input hold time	th (E-DD)	5 + 3 tc(PAck)	_	ns	
Interval to prevent simultaneous event detection	ts (E-E)	15 + tc(PAck)	_	ns	

Notes: • Increases a driving ability when the DIN5 event detection (an event specified by the DRIiDINSEL register) is used. To increase a driving ability, set "1" to the corresponding bit in the port A to H and J to L driving ability setting registers (PADSR to PHDSR and PJDSR to PLDSR).

• tc(PAck) indicates the cycle of the peripheral A clock.

Table 38.29 DRI Timing (When Special Mode is On)

Item	Symbol	Min.	Max.	Unit	Figures
DIN input pulse width (DIN0 to DIN4)	tw (DIN)	1.5 tc(PAck)	_	ns	38.33 to
When DIN2 to DIN4 acquisition pulse is selected	tw (DIN)	0.8 tc(PAck)	_	ns	38.36
Acquisition period (8-bit width, 16-bit width)	tc (DCAP)	2 tc(PAck)	_	ns	
DD input-acquisition edge setup time (DIN2 to DIN4)	tsu (DD-E)	8	_	ns	
Acquisition edge - DD input hold time	th (E-DD)	12	_	ns	
Interval to prevent simultaneous event detection	ts (E-E)	15 + tc(PAck)	_	ns	
DIN2 to DIN4 sampling edge undefined time before DIN1 initialization level release (when direct reset is selected)	tar	8	_	ns	
DIN2 to DIN4 sampling edge undefined time before DIN1 initialization level release	tbr	12	_	ns	
Minimum DIN edge count at DINI initialization level in delayed reset mode (minimum width at initialization level)	twDLYDIN1	8 tc(DCAP)*1	_	ns	<u> </u>

Notes: *1 In special mode, 8 tc(CAP) indicates the cycle of DINn selected as the acquisition event.

• tc(PAck) indicates the cycle of the peripheral A clock.






Figure 38.33 Data Acquisition Related Timing




Figure 38.34 Edge Detection Timing (Edge Interval to Prevent DRI Internal Simultaneous Edge Detection Timing)




Figure 38.35 DIN1/DIN2 to DIN4 Related Timing in Special Mode (DIN1 Reset Release Edge and Preceding or Subsequent Sampling Edge Interval)




Figure 38.36 Minimum Edge Count at DIN1 Initialization Level in Delayed Reset Mode (Minimum Width at Initialization Level)

38.3.14 DRO Timing

Table 38.30 shows the DRO timing.

Table 38.30 DRO Timing

Condition: All values are for setting conditions that the driving ability is increased.*1

Item	Symbol	Min.	Max.	Unit	Figures
Output data strobe width	twDROWR	(DROSU + 1) × tc(Pck) – 20	· —	ns	38.37, 38.38
Output data strobe disable width	twDROWROFF	(DROHD + 1) × tc(Pck) – 20		ns	
Data output delay time from output data strobe assertion	tdDROD	_	15	ns	
Data valid period from output data strobe negation	tvDROD	–15	_	ns	

Notes: *1 To increase a driving ability, set "1" to the corresponding bit in the port A to H and J to L driving ability setting registers (PADSR to PHDSR and PJDSR to PLDSR).

- Refer to the DROSU bit in the DRO operating mode register for the details on DROSU.
- Refer to the DROHD bit in the DRO operating mode register for the details on DROHD.
- tc(Pck) indicates the cycle of the peripheral clock (Pck).




Figure 38.37 Strobe Polarity with "L" Active Selected




Figure 38.38 Strobe Polarity with "H" Active Selected

38.3.15 PDAC Timing

Table 38.31 shows the PDAC timing.

Table 38.31 PDAC Timing

Item	Symbol	Min.	Max.	Unit	Figures
Timing from set data (PDIDATA9 to 0) update until write signal (PDIWR) assertion	tdPDID	tc(Pck) × PDI_PRE × SETUP – 20	tc(Pck) × PDI_PRE × SETUP + 20	ns	38.39
The timing from write signal (PDIWR) assertion until its negation	twPDIWR	tc(Pck) × PDI_PRE × ENABLE – 20	tc(Pck) × PDI_PRE × ENABLE + 20	ns	

Note: • tc(Pck) indicates the cycle of the peripheral clock (Pck).

Legend:

PDI_PRE: The setting value of the PDAC basic resolution setting register (setting "0" or "1" is prohibited) SETUP: The setting value of the PDAC write signal period adjustment register (setting "0" is prohibited) ENABLE: The setting value of the PDAC write signal period adjustment register (setting "0" is prohibited)




Figure 38.39 PDAC Output Timing

38.3.16 PSEL Timing

Table 38.32 shows the PSEL timing.

Table 38.32 PSEL Timing

Item	Symbol	Min.	Max.	Unit	Figures
PSLCLKA/PSLCLKB output pulse width	twPSLCLK	tc(Pck) × PSL_PRE – 20	_	ns	38.40
PSLCLKA—PSLDATA output delay time	tdPSLDATA	_	20	ns	_
PSLCLKA—PSLDATA output hold time	thPSLDATA	–15	_	ns	
PSLCLKA—PSLCLR interval output delay time	tdPSLCLR	–15	25	ns	

Note: • tc(Pck) indicates the cycle of the peripheral clock (Pck).

Legend: PSL_PRE: The setting value of the PSEL output clock divisor setting register (setting "0" is prohibited)




Figure 38.40 PSEL Output Timing

38.3.17 A/D Converter Timing

Table 38.33 shows the A/D converter timing.

Table 38.33 A/D Converter Timing

Item	Symbol	Min.	Max.	Unit	Figures
External trigger input start delay time	t _{TRGS}	50	_	ns	38.41
ADEND output delay time	t _{ADENDD}	_	100	ns	38.42




Figure 38.41 External Trigger Input Timing




Figure 38.42 Analog Conversion Timing

38.3.18 H-UDI Interface Timing

Table 38.34 shows the H-UDI interface timing.

Table 38.34 H-UDI Interface Timing

Item	Symbol	Min.	Max.	Unit	Figures
TCK clock cycle	t _{TCKcyc}	2 tc(Pck)	_	ns	38.43
TCK clock pulse width	t _{TCKw}	0.4 tc(TCK)	0.6 tc(TCK)	ns	_
TRST# pulse width	t _{TRSTw}	20 tc(TCK)	_	ns	38.44
TMS setup time	t _{mss}	15	_	ns	38.45
TMS hold time	t _{TMSH}	15	_	ns	
TDI setup time	t _{TDIS}	15	_	ns	
TDI hold time	t _{tdih}	15	_	ns	
TDO data delay time	t _{TDOD}	_	40	ns	_

Notes: • tc(Pck) indicates the cycle of the peripheral clock (Pck).

• tc(TCK) indicates the cycle of the TCK.




Figure 38.43 TCK Input Timing




Figure 38.44 TRST# Input Timing




Figure 38.45 H-UDI Data Transfer Timing

38.3.19 AUDR Module Timing

Tables 38.35 and 38.36 show the AUDR module timing.

Table 38.35 AUDR Module Timing (PVcc = 5.0 V)

Condition: All values are for setting conditions that the driving ability is increased.* 1 PVcc = 5.0 V ± 0.5 V

Item	Symbol	Min.	Max.	Unit	Figures
AUDRCLK cycle time	tc(AUDRCLK)	80	_	ns	38.46
AUDRCLK input pulse width	tw(AUDRCLK)	35	_	ns	_
AUDRD input setup time before AUDRCLK	tsu(AUDRD- AUDRCLKH)	20	_	ns	_
AUDRD input hold time after AUDRCLK	th(AUDRCLKH- AUDRD)	7	_	ns	_
AUDRSYN# input setup time before AUDRCLK	tsu(AUDRSYNL- AUDRCLKH)	20	_	ns	_
AUDRSYN# input hold time after AUDRCLK	th(AUDRCLKH- AUDRSYNL)	7	_	ns	_
AUDRD output delay time before AUDRCLK	td(AUDRCLKH- AUDRD)	_	35	ns	_
AUDRD output enable time after AUDRCLK	tv(AUDRCLKH- AUDRD)	3	_	ns	_
AUDREVT# output "L" pulse width	tw(AUDREVTL)	2 tc(Pck) -20	_	ns	

Notes: *1 To increase a driving ability, set "1" to the corresponding bit in the port A to H and J to L driving ability setting registers (PADSR to PHDSR and PJDSR to PLDSR).

• tc(Pck) indicates the cycle of the peripheral clock (Pck).



Table 38.36 AUDR Module Timing (PVcc = 3.3 V)

Condition: All values are for setting conditions that the driving ability is increased.* 1 PVcc = 3.3 V ± 0.3 V

Item	Symbol	Min.	Max.	Unit	Figures
AUDRCLK cycle time	tc(AUDRCLK)	80	_	ns	38.46
AUDRCLK input pulse width	tw(AUDRCLK)	35	_	ns	=
AUDRD input setup time before AUDRCLK	tsu(AUDRD- AUDRCLKH)	20	_	ns	_
AUDRD input hold time after AUDRCLK	th(AUDRCLKH- AUDRD)	7	_	ns	_
AUDRSYN# input setup time before AUDRCLK	tsu(AUDRSYNL- AUDRCLKH)	20	_	ns	_
AUDRSYN# input hold time after AUDRCLK	th(AUDRCLKH- AUDRSYNL)	7	_	ns	_
AUDRD output delay time before AUDRCLK	td(AUDRCLKH- AUDRD)	_	40	ns	_
AUDRD output enable time after AUDRCLK	tv(AUDRCLKH- AUDRD)	3	_	ns	_
AUDREVT# output "L" pulse width	tw(AUDREVTL)	2 tc(Pck) -20	_	ns	

Notes: *1 To increase a driving ability, set "1" to the corresponding bit in the port A to H and J to L driving ability setting registers (PADSR to PHDSR and PJDSR to PLDSR).

• tc(Pck) indicates the cycle of the peripheral clock (Pck).




Figure 38.46 AUDR Module Timing

38.4 A/D Converter Characteristics

Table 38.37 shows the A/D converter characteristics.

Table 38.37 A/D Converter Characteristics

Item			Symbol	Min.	Тур.	Max.	Unit
Digit resolution			_	12	_	12	bit
Voltage resolution*1	AVcc = 5.0 V		_	1.10	_	1.34	mV
	AVcc = 3.3 V		_	0.73	_	0.88	mV
A/D conversion time*2	AVcc = 5.0 V	High-speed conversion	_	_	50 × tc(Pck)	_	ns
		Low-speed conversion	_	_	100 × tc(Pck)	_	ns
	AVcc = 3.3 V	High-speed conversion	_	_	50 × tc(Pck)	_	ns
		Low-speed conversion	_	_	100 × tc(Pck)	_	ns
Non-linear error	AVcc = 5.0 V	High-speed conversion	_	_	_	±8	LSB
		Low-speed conversion	_	_	_	±4	LSB
	AVcc = 3.3 V	High-speed conversion	_	_	_	±16	LSB
		Low-speed conversion	_	_	_	±16	LSB
Offset error	AVcc = 5.0 V	High-speed conversion	_	_	_	±15.5	LSB
		Low-speed conversion	_	_	_	±7.5	LSB
	AVcc = 3.3 V	High-speed conversion	_	_	_	±31.5	LSB
		Low-speed conversion	_	_	_	±31.5	LSB
Full-scale error	AVcc = 5.0 V	High-speed conversion	_	_	_	±15.5	LSB
		Low-speed conversion	_	_	_	±7.5	LSB
	AVcc = 3.3 V	High-speed conversion	_	_	_	±31.5	LSB
		Low-speed conversion	_	_	_	±31.5	LSB
Quantization error			_	0.5	0.5	0.5	LSB
Absolute error	AVcc = 5.0 V	High-speed conversion	_	_	_	±16	LSB
		Low-speed conversion	_	_	_	±8	LSB
	AVcc = 3.3 V	High-speed conversion	_	_	_	±32	LSB
		Low-speed conversion	_	_	_	±32	LSB
Self-diagnostic absolute	AVcc = 5.0 V	High-speed conversion	_	_	_	±80	LSB
error		Low-speed conversion	_	_	_	±40	LSB
	AVcc = 3.3 V	High-speed conversion	_	_	_	±160	LSB
		Low-speed conversion	_	_	_	±160	LSB
Analog input	Awaiting		_	_	_	20	pF
capacitance	Sampling		_	_	_	40	pF
Permitted analog signal		nce	_			3	kΩ

Notes: *1 At AVREFH - AVREFL = 3.0 V, resolution is 0.73 mV. At AVREFH - AVREFL = 3.6 V, resolution is 0.88 mV. At AVREFH - AVREFL = 4.5 V, resolution is 1.10 mV. At AVREFH - AVREFL = 5.5 V, resolution is 1.34 mV.



^{*2} The A/D conversion time depends on the CKS bit settings in the AD0CER or AD1CER register.

[•] tc(Pck) indicates the cycle of the peripheral clock (Pck).

38.5 Flash Memory Characteristics

Table 38.38 shows the flash memory characteristics.

Table 38.38 Flash Memory Characteristics

Item		Symbol	Min.	Тур.	Max.	Unit
Programming time	256 bytes	t _{P256}	_	2	12	ms
Erase time	8 Kbytes	t _{E8K}	_	50	150	ms
	32 Kbytes*1	t _{E32K}	_	200	560	ms
	64 Kbytes	t _{E64K}	_	400	1120	ms
	128 Kbytes	t _{E128K}	_	800	2240	ms
Number of times for reprogramming/erasing*2		$N_{\scriptscriptstylePEC}$	100*³	_	_	Times
FRESET "1" setting time		t _{RESW2}	100	_	_	μs

Notes: *1 User Boot Mat is 32 Kbytes.



^{*2} Definition of the number of times for reprogramming/erasing.

The number of times for reprogramming/erasing is the number of times for erase for each blocks. When the number of times is 100, it can be erased 100 times for each blocks. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

^{*3} Endurance to guarantee all characteristics after reprogramming/erasing (1 to minimum value can be guaranteed).

This page is blank for reasons of layout.


Appendix A CPU Operation Mode Register (CPUOPM)

The CPUOPM register is used to control the CPU operating mode. This register can be read from or written to the address H'FF2F 0000 in 32-bit size. The write value to the reserved bits must be the initial value. Operation is not guaranteed if the write value is other than the initial value.

The CPUOPM register should be updated by the MOV instruction of the CPU not the access from the SuperHyway bus master except the CPU. After the CPUOPM register is updated, read the CPUOPM register once, and execute one of the following two methods.

- 1. Execute a branch using the RTE instruction.
- 2. Execute the ICBI instruction for any address (including non-cacheable area).


The CPU is guaranteed to operate using the updated CPUOPM register value after either of the above methods has been executed.



<After Reset: H'0000 03C0>

Bit	Abbreviation	After Reset	R	W	Description
31 to 6	_	H'000000F	R	*1	Reserved Bits
					The write value must be the initial value.
5	RABD	0	R	W	Speculative Execution Bit For Subroutine Return Bit
					0: Instruction fetch for subroutine return is issued speculatively. When this bit is set to "0", refer to appendix C, Speculative Execution for Subroutine Return.
					1: Instruction fetch for subroutine return is not issued speculatively.
4	_	0	R	*1	Reserved Bit
					The write value must be the initial value.
3	INTMU	0	R	W	Interrupt Mode Switch Bit
					0: SR.IMASK value is not changed when an interrupt is accepted.
					1: SR.IMASK value is changed to the accepted interrupt level.
2 to 0	_	All 0	R	*1	Reserved Bits
					The write value must be the initial value.

Note: *1 When writing to these bits, always write the initial value.



Appendix B Instruction Prefetching and Its Side Effects

The SH-4A is provided with an internal buffer for holding pre-read instructions, and always performs pre-reading. Therefore, program must not be located in the last 64-byte area of any memory space. If program is located in these areas, a bus access for instruction prefetch may occur exceeding the memory areas boundary.

A case in which this is a problem is shown below.




Figure B.1 Instruction Prefetch

Figure B.1 presupposes a case in which the instruction (ADD) indicated by the program counter (PC) and the address H'0400 0002 instruction prefetch are executed simultaneously. It is also assumed that the program branches to an area other than area 1 after executing the following JMP instruction and delay slot instruction.


In this case, a bus access (instruction prefetch) to area 1 may unintentionally occur from the programming flow.

(1) Instruction Prefetch Side Effects

- 1. It is possible that an external bus access caused by an instruction prefetch may result in misoperation of an external device, such as a FIFO, connected to the area concerned.
- 2. If there is no device to reply to an external bus request caused by an instruction prefetch, hang-up will occur.

(2) Remedies

- 1. These illegal instruction fetches can be avoided by using the MMU.
- 2. The problem can be avoided by not locating program in the last 64 bytes of any area.



Appendix C Speculative Execution for Subroutine Return


The SH-4A has the mechanism to issue an instruction fetch speculatively when returning from subroutine. By issuing an instruction fetch speculatively, the execution cycles to return from subroutine may be shortened.

This function is enabled by setting "0" to the bit 5 (RABD) of the CPU Operation Mode register (CPUOPM). But this speculative instruction fetch may issue the access to the address that should not be accessed from the program. Therefore, a bus access to an unexpected area or an internal instruction address error may cause a problem. As for the effect of this bus access to unexpected memory area, refer to appendix B (1), Instruction Prefetch Side Effects.

(1) Usage Condition

When the speculative execution for subroutine return is enabled, the RTS instruction should be used to return to the address set in PR by the JSR, BSR, or BSRF instructions. It can prevent the access to unexpected address and avoid the problem.





<P4 address: location H'FF00 0030>

Appendix D Processor Version Register (PVR)

The SH-4A has the read-only register which show the version of a processor core. This makes it possible to implement highly scalable systems since the software can determine the processor version from the value of this register.

Note: • The bit 7 to bit 0 of the PVR register should be masked by the software.

Table D.1 Register Configuration

Processor Version Register (PVR)


Register Name	Abbreviation	After Reset	P4 Address	Size	Page
Processor version register	PVR	Undefined	H'FF00 0030	32	D-7

Note: • The P4 address applies when the P4 area of the virtual address space is used. When the upper three bits of the 32-bit P4 area address are cleared to "0", the result is an area 7 address. This address is used when accessing area 7 of the physical address space using the TLB.

30 28 27 26 25 24 23 22 20 19 CHIP **VER** 0 0 1 0 0 0 0 After Reset: 10 CUT 0 0 0 0 After Reset:

<After Reset: Undefined>


Bit	Abbreviation	After Reset	R	W	Description
31 to 24	CHIP	H'10	R	_	Processor Family
					The read value is always "H'10" in the SH-4A.
23 to 16	VER	H'30	R	_	Major Version
					This value is changed when performing major enhancement of the architecture.
15 to 8	CUT	H'08	R	_	Minor Version
					This value is changed when performing minor enhancement of the architecture.
7 to 0	_	Undefined	R	_	These bits read as undefined.
					It should be masked by software when using it.



MASS[Typ.] JEITA Package Code RENESAS Code Previous Code P-FBGA292-17x17-0.80 PRBG0292GB-A 0.9g D ⊕ w S A w S B ш _4×____v // y₁ S y S е Z_D Α ө Dimension in Millimeters Min Nom Max В D 17.0 Ε 17.0 0.15 0.20 1.90 0.35 0.40 0.45 Z_{E} е 0.80 b 0.45 0.50 0.55 0.08 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 0.10 0.20 У1 S_D SE Z_{D} 0.9 ZE 0.9

Appendix E Package Dimensions

Figure E.1 Package Dimensions



Appendix F Index Indication

Figure F.1 shows the location of the index indication on the top of the package. The information printed on the package differs depending on the customer's product specifications. For details, please contact Renesas Technology Corp.





Figure F.1 Index Indication (Example: SH74504)



Appendix G Register Assignments

(1) Reading the Address Listings

The addresses in the address listings in table G.1 in this section are P4 addresses. The P4 address applies when the P4 area of the virtual address space is used. When the upper three bits of the 32-bit P4 area address are cleared to "0", the result is an area 7 address. This address is used when accessing area 7 of the physical address space using the TLB.

(2) Dummy Access Area

Address H'FFA0 0000 to H'FFA0 0003 are specified as the dummy access area (DUMMYHPB1) in the peripheral A bus (PAck). Address H'FFFF 5020 to H'FFFF 5023 are specified as the dummy access area (DUMMYHPB0) in the peripheral bus (Pck). For accesses to this area, the write value should be invalid and the read value should be undefined. Write or read operation to the dummy access area does not affect other register areas.

(3) Reading Access Size Column

The access size is shown by using 32-bit configuration per line.

8-bit access is indicated as "8", 16-bit access as "16", and 32-bit access as "32", respectively.

The access size for prohibited areas is indicated as "-".

For registers that allow multiple accesses, each access size is indicated with a slash (/).

If an access size is indicated without a slash (/), only the indicated size is allowed.

- For 32-bit registers that can be accessed using 32-bit and 16-bit accesses The access size is indicated as "16/32".
- For 8-bit registers that can be accessed using 8-bit access, and also using 16-bit access at the same time with the next aligned 8-bit register

The access size is indicated as "8/16".

- When multiple registers are included in one line and the units of their access size are different For example, the access size is indicated as "8/16, 8, 8", separated with a comma ",".
- When multiple registers are included in one line and the units of their access size are the same For example, the access size is collectively indicated as "8", not separated as "8, 8, 8, 8".

(4) Notes on SH7451 Group Register Addresses

The SH7451 Group has no FlexRay module. Addresses H'FFBF F000 to H'FFBF FFFF of the FlexRay-related registers are reserved areas. The read value should be undefined. Do not write to these registers.



Table G.1 Register Assignments

	+0 Address	+1 Address	+2 Address	+3 Address			
Address		Bit 23 Bit 16		Bit 7 Bit 0	Access Size		
H'FC11 0000		n Register DIR)	(Reserved)	(Reserved)	16, -, -		
:		(Rese	erved)		-		
H'FC11 0018	Interrupt So	urce Register	(Reserved)	(Reserved)	16, -, -		
	(SI	DINT)					
:		(Rese	erved)		-		
H'FDFF A800	Flash Pin Monitor Register (FPMON)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -		
:		(Rese	erved)		-		
H'FDFF A810	Flash Access Status Register (FASTAT)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -		
:		(Rese	erved)		-		
H'FDFF A820	ROM MAT S	elect Register	(Reserved)	(Reserved)	8/16, -, -		
	(ROI	MMAT)					
:		(Rese	erved)		-		
H'FDFF A900	Flash Status Register 0	Flash Status Register 1	Flash P/E Mode	e Entry Register	8/16		
	(FSTATR0)	(FSTATR1)	(FEN	TRYR)			
H'FDFF A904		ect Register ROTR)	Flash Reset Register (FRESETR)		8/16		
:		(Rese	erved)		-		
H'FDFF A91C		tatus Register STAT)	(Reserved)	(Reserved)	8/16, -, -		
:		(Rese	erved)		-		
H'FE40 0000		ble Register RENB)	(Reserved)	(Reserved)	16, -, -		
:		(Reso	erved)		-		
H'FE40 0008	AUDR Event Generation Register (AUDREVNT)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -		
:		(Rese	erved)		-		
H'FE40 0010		rmation Retention Register	(Reserved)	(Reserved)	16, -, -		
:		(Rese	erved)		-		
H'FE40 0018		e Board Register	(Reserved)	(Reserved)	16, -, -		
:		(Rese	erved)		-		
H'FF00 0000			ry High Register EH)		32		
H'FF00 0004		(PTEH) Page Table Entry Low Register					
H'FF00 0008		(PTEL) Translation Table Base Register					
		(TTB)					
H'FF00 000C			Address Register EA)		32		
H'FF00 0010			rol Register UCR)		32		
:			erved)		-		
H'FF00 001C			trol Register		32		
		(Co	CR)				



	+0 Address	+1 Address	+2 Address	+3 Address	<u> </u>			
Address		Bit 23 Bit 16		t 8 Bit 7 Bit	0 Access Size			
H'FF00 0020		TRAPA Excep	otion Register		32			
		(TF	RA)					
H'FF00 0024		Exception Ev			32			
		(EXP			_			
H'FF00 0028		Interrupt Eve (INTE			32			
:		(Reserved)						
H'FF00 0030		Processor Vei			32			
		(PV						
H'FF00 0034		Page Table Entry Assistance Register (PTEA)						
		(PTI	EA)					
H'FF00 0038		Queue Address C			32			
LUEFOO 0000		(QAC						
H'FF00 003C		Queue Address C (QAC			32			
:		(Rese						
H'FF00 0050		OL memory Transfer So			32			
		(LS	A0)					
H'FF00 0054		OL memory Transfer So	urce Address Register 1		32			
		(LS.	A1)					
H'FF00 0058		OL memory Transfer Desti			32			
H'FF00 005C					32			
1111 00 0000		OL memory Transfer Destination Address Register 1 (LDA1)						
:	(Reserved)							
H'FF00 0070	Physical Address Space Control Register 3							
		(PAS	SCR)					
H'FF00 0074		On-Chip Memory			32			
H'FF00 0078		(RAM Instruction Re-Fetch Ir			32			
1111 00 0070		(IRM			32			
:		(Rese	erved)					
H'FF20 0000		Match Condition S	Setting Register 0		32			
		(CB	R0)					
H'FF20 0004		Match Operation S			32			
		(CR						
H'FF20 0008		Match Address S (CA			32			
H'FF20 000C		Match Address Mas			32			
		(CAN						
:		(Rese	erved)		-			
H'FF20 0020		Match Condition S	Setting Register 1		32			
		(CB						
H'FF20 0024		Match Operation S (CR			32			
H'FF20 0028		Match Address S			32			
		(CA						
H'FF20 002C		Match Address Mas	k Setting Register 1		32			
		(CAN	/IR1)					
H'FF20 0030		Match Data Set			32			
		(CD	R1)					



Address B H'FF20 0034 H'FF20 0038 : H'FF20 0600 : H'FF20 0620	Sit 31 Bit 24	Match Data Mask (CDI Execution Count (CE (Rese Channel Match	Setting Register 1 MR1) Break Register 1 TR1)	Bit 7 Bit 0	Access Size 32 32				
H'FF20 0038 : H'FF20 0600		(CDI Execution Count (CE (Rese	MR1) Break Register 1 TR1)						
: H'FF20 0600		(CE (Rest	TR1)		32				
:		Channel Match	erved)		1				
:			(Reserved)						
: H'FF20 0620 :		(CCI	Channel Match Flag Register (CCMFR)						
H'FF20 0620 :		(Rese	erved)		-				
:			rol Register CR)		32				
			erved)		-				
H'FF2F 0000			Mode Register OPM)		32				
H'FF2F 0004			tection Exception Register		32				
:		(Rese	erved)		-				
H'FF60 8020			nddress Register ISAR)		32				
H'FF60 8024			Address Register		32				
H'FF60 8028	DMA0 Transfer Count Register (DM0TCR)								
H'FF60 802C	DMA0 Channel Control Register (DM0CHCR)								
H'FF60 8030	DMA1 Source Address Register (DM1SAR)								
H'FF60 8034	DMA1 Destination Address Register (DM1DAR)								
H'FF60 8038			Count Register TCR)		32				
H'FF60 803C	DMA1 Channel Control Register (DM1CHCR)								
H'FF60 8040	DMA2 Source Address Register (DM2SAR)								
H'FF60 8044			Address Register		32				
H'FF60 8048			Count Register		32				
H'FF60 804C			Control Register		32				
H'FF60 8050		DMA3 Source A	address Register		32				
H'FF60 8054	(DM3SAR) DMA3 Destination Address Register (DM3DAR)								
H'FF60 8058	(DM3DAR) DMA3 Transfer Count Register (DM3TCR)								
H'FF60 805C		DMA3 Channel	Control Register CHCR)		32				
H'FF60 8060		ration Register	(Reserved)	(Reserved)	16, -, -				
H'FF60 8070	•	DMA4 Source A	ddress Register SAR)		32				



	+0 Address	+1 Address	+2 Address	+3 Address				
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit 8	Bit 7 Bit 0	Access Size			
H'FF60 8074		DMA4 Destination (DM4			32			
H'FF60 8078		DMA4 Transfer (DM4	*		32			
H'FF60 807C		DMA4 Channel (DM40			32			
H'FF60 8080		DMA5 Source Address Register (DM5SAR)						
H'FF60 8084		DMA5 Destination (DM5			32			
H'FF60 8088		DMA5 Transfer (DM5			32			
H'FF60 808C		DMA5 Channel (DM50			32			
:		(Rese	erved)		-			
H'FF60 8120		DMA0 Source Ac	-		32			
H'FF60 8124		DMA0 Destination /	-		32			
H'FF60 8128		DMA0 Transfer (·		32			
:		(Rese	erved)		-			
H'FF60 8130		DMA1 Source Address Register B (DM1SARB)						
H'FF60 8134	DMA1 Destination Address Register B (DM1DARB)							
H'FF60 8138	DMA1 Transfer Count Register B (DM1TCRB)							
:		(Rese	erved)		-			
H'FF60 8140		DMA2 Source Address Register B (DM2SARB)						
H'FF60 8144		DMA2 Destination (DM2D	*		32			
H'FF60 8148		DMA2 Transfer (32			
:		(Rese	erved)		-			
H'FF60 8150		DMA3 Source Ad (DM38			32			
H'FF60 8154		DMA3 Destination /			32			
H'FF60 8158		DMA3 Transfer ((DM31			32			
:		(Rese	erved)		-			
H'FF60 9000		source Select Register 1ARS)	(Reserved)	(Reserved)	16, -, -			
H'FF60 9004		source Select Register 3ARS)	(Reserved)	(Reserved)	16, -, -			
H'FF60 9008		source Select Register 5ARS)	(Reserved)	(Reserved)	16, -, -			
:		(Rese	erved)		-			
H'FF61 8020		DMA6 Source A (DM6	ddress Register SAR)		32			



	+0 Address	+1 Address	+2 Address	+3 Address				
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit 8	Bit 7 Bit 0	Access Size			
H'FF61 8024		DMA6 Destination (DM6			32			
H'FF61 8028		DMA6 Transfer (DM6	*		32			
H'FF61 802C		DMA6 Channel (DM60	Control Register		32			
H'FF61 8030		DMA7 Source Address Register (DM7SAR)						
H'FF61 8034		DMA7 Destination (DM7	Address Register		32			
H'FF61 8038		DMA7 Transfer (DM7	Count Register		32			
H'FF61 803C		DMA7 Channel (DM7C	Control Register		32			
H'FF61 8040		DMA8 Source A	ddress Register		32			
H'FF61 8044		DMA8 Destination (DM8	Address Register		32			
H'FF61 8048		DMA8 Transfer (DM8	Count Register		32			
H'FF61 804C		DMA8 Channel (DM8C	Control Register		32			
H'FF61 8050		DMA9 Source Address Register (DM9SAR)						
H'FF61 8054	DMA9 Destination Address Register (DM9DAR)							
H'FF61 8058		DMA9 Transfer Count Register (DM9TCR)						
H'FF61 805C		DMA9 Channel (DM9C	Control Register		32			
H'FF61 8060		ration Register	(Reserved)	(Reserved)	16, -, -			
:		(Rese	erved)		-			
H'FF61 8070		DMA10 Source A			32			
H'FF61 8074		DMA10 Destination (DM10	n Address Register DDAR)		32			
H'FF61 8078		DMA10 Transfer			32			
H'FF61 807C		DMA10 Channel (DM10)			32			
H'FF61 8080		DMA11 Source Address Register (DM11SAR)						
H'FF61 8084	DMA11 Destination Address Register (DM11DAR)							
H'FF61 8088		DMA11 Transfer			32			
H'FF61 808C		DMA11 Channel (DM11)	Control Register		32			
:		(Rese	erved)		-			
H'FF61 8120		DMA6 Source Ac			32			



	+0 Address	+1 Address	+2 Address	+3 Address			
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit 8	Bit 7 Bit 0	Access Size		
H'FF61 8124		DMA6 Destination (DM6I			32		
H'FF61 8128		DMA6 Transfer (Count Register B		32		
:		(Rese			-		
H'FF61 8130		DMA7 Source Ac	ldress Register B		32		
		(DM75	SARB)				
H'FF61 8134		DMA7 Destination			32		
H'FF61 8138		DMA7 Transfer (32		
:		(Reserved)					
H'FF61 8140		DMA8 Source Address Register B (DM8SARB)					
H'FF61 8144		DMA8 Destination (DM8I)			32		
H'FF61 8148		DMA8 Transfer ((DM8			32		
:		(Rese	erved)		-		
H'FF61 8150		DMA9 Source Ac			32		
H'FF61 8154	DMA9 Destination Address Register B (DM9DARB)						
H'FF61 8158	DMA9 Transfer Count Register B						
		(DM9 ⁻			_		
H'FF61 9000		source Select Register 7ARS)	(Reserved)	(Reserved)	16, -, -		
H'FF61 9004	DMA89 Extended Re	source Select Register 9ARS)	(Reserved)	(Reserved)	16, -, -		
H'FF61 9008	DMA1011 Extended Re	esource Select Register	(Reserved)	(Reserved)	16, -, -		
:	(2	(Rese	erved)		-		
H'FF80 0000		Bus Contro (BC			32		
:		(Rese			-		
H'FF80 0010		CS0 Bus Cor (CS0			32		
H'FF80 0014		CS1 Bus Coi	ntrol Register		32		
H'FF80 0018		CS2 Bus Coi	ntrol Register		32		
:		(CS2			_		
H'FF80 0020		CS0 Wait Co	ntrol Register		32		
H'FF80 0024		(CS0) CS1 Wait Co			32		
		(CS1)					
H'FF80 0028		CS2 Wait Co (CS2)	ntrol Register WCR)		32		
:		(Rese			-		
H'FFA0 0000		Dummy Access Ar	ea (DUMMYHPB1)		8/16/32		



	+0 Address	+1 Address	+2 Address	+3 Address		
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit 8	Bit 7 Bit 0	Access Size	
:		(Rese	erved)		-	
H'FFBF C000	DRI0DIN Interrupt Request Status Register (DRI0DINIST)	DRIODIN Interrupt Request Enable Register (DRIODINIEN)	DRIODIN DMA Transfer Request Status Register (DRIODINDST)	DRI0DIN DMA Transfer Enable Register (DRI0DINDEN)	8	
H'FFBF C004	DRI0DEC Interrupt Request Status Register (DRI0DECIST)	DRI0DEC Interrupt Request Enable Register (DRI0DECIEN)	DRIODEC DMA Transfer Request Status Register (DRIODECDST)	DRIODEC DMA Transfer Enable Register (DRIODECDEN)	8	
H'FFBF C008	DRI0 Transfer Interrupt Request Status Register (DRI0TRMIST)	DRI0 Transfer Interrupt Request Enable Register (DRI0TRMIEN)	DRIODMA Transfer Request Status Register (DRIOTRMDST)	DRIODMA Transfer Enable Register (DRIOTRMDEN)	8	
H'FFBF C00C	DRI0I Transfer Control Register (DRI0TRMCNT)	DRI0 Special Mode Register (DRI0SPMOD)	· ·	ion Control Register	8, 8, 16	
H'FFBF C010	DRI0 Data Decimation Control Register (DRI0DSELCNT)	DRI0 Data Decimation Event Selection Register (DRI0DEVTCNT)	DRI0DIN Input Event Selection Register (DRI0DINSEL)	(Reserved)	8, 8, 8, -	
H'FFBF C014		•	Enable Register DDEN)		32	
H'FFBF C018			ent Count Setting Register APNUM)		32	
H'FFBF C01C			n Event Counter CAPCT)		32	
H'FFBF C020		DRI0 Trans (DRI0T	efer Counter RMCT)		32	
H'FFBF C024			eload Register 0 DRORLD)		32	
H'FFBF C028	DRI0 Address Counter 0 (DRI0ADR0CT)					
H'FFBF C02C	DRI0 Address Reload Register 1 (DRI0ADR1RLD)					
H'FFBF C030		DRI0 Addre	ss Counter 1 DR1CT)		32	
H'FFBF C034		sing Control Register	DRI0DEC0 Control Register (DRI0DEC0CNT)	(Reserved)	16, 8, -	
H'FFBF C038		eload Register EC0RLD)	DRIODEC (DRIOD	16		
H'FFBF C03C	DRI0DEC1 Control Register (DRI0DEC1CNT)	(Reserved)		eload Register EC1RLD)	8, -, 16	
H'FFBF C040		C1 Counter EC1CT)	DRI0DEC2 Control Register (DRI0DEC2CNT)	(Reserved)	16, 8, -	
H'FFBF C044		eload Register EC2RLD)		2 Counter EC2CT)	16	
H'FFBF C048	DRI0DEC3 Control Register (DRI0DEC3CNT)	(Reserved)		eload Register EC3RLD)	8, -, 16	
H'FFBF C04C		C3 Counter EC3CT)	DRI0DEC4 Control Register (DRI0DEC4CNT)	(Reserved)	16, 8, -	
H'FFBF C050		eload Register EC4RLD)	DRIODEC (DRIOD	16		
H'FFBF C054	DRI0DEC5 Control Register (DRI0DEC5CNT)	(Reserved)	DRI0DEC5 Reload Register (DRI0DEC5RLD)		8, -, 16	
H'FFBF C058		C5 Counter EC5CT)	(Reserved)	(Reserved)	16, -, -	
:		(Rese	erved)		-	
H'FFBF D000	DRI1DIN Interrupt Request Status Register (DRI1DINIST)	DRI1DIN Interrupt Request Enable Register (DRI1DINIEN)	(Reserved)	(Reserved)	8, 8, -, -	
H'FFBF D004	DRI1DEC Interrupt Request Status Register (DRI1DECIST)	DRI1DEC Interrupt Request Enable Register (DRI1DECIEN)	(Reserved)	(Reserved)	8, 8, -, -	



	+0 Address	+1 Address	+2 Address		
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit 8	Bit 7 Bit 0	Access Size
H'FFBF D008	DRI1 Transfer Interrupt Request Status Register (DRI1TRMIST)	DRI1 Transfer Interrupt Request Enable Register (DRI1TRMIEN)	(Reserved)	(Reserved)	8, 8, -, -
H'FFBF D00C	DRI1I Transfer Control Register (DRI1TRMCNT)	DRI1 Special Mode Register (DRI1SPMOD)		ion Control Register CAPCNT)	8, 8, 16
H'FFBF D010	DRI1 Data Decimation Control Register (DRI1DSELCNT)	DRI1 Data Decimation Event Selection Register (DRI1DEVTCNT)	DRI1DIN Input Event Selection Register (DRI1DINSEL)	(Reserved)	8, 8, 8, -
H'FFBF D014		DRI1DD Input B (DRI11			32
H'FFBF D018		DRI1 Data Acquisition Eve (DRI1DC			32
H'FFBF D01C		DRI1 Acquisition			32
H'FFBF D020		DRI1 Trans (DRI1T			32
H'FFBF D024		DRI1 Address R (DRI1AD	eload Register 0 DRORLD)		32
H'FFBF D028		DRI1 Addres			32
H'FFBF D02C		DRI1 Address R (DRI1AD			32
H'FFBF D030		DRI1 Addres			32
H'FFBF D034		sing Control Register	DRI1DEC0 Control Register (DRI1DEC0CNT)	(Reserved)	16, 8, -
H'FFBF D038		eload Register ECORLD)		CO Counter ECOCT)	16
H'FFBF D03C	DRI1DEC1 Control Register (DRI1DEC1CNT)	(Reserved)		eload Register EC1RLD)	8, -, 16
H'FFBF D040		C1 Counter EC1CT)	DRI1DEC2 Control Register (DRI1DEC2CNT)	(Reserved)	16, 8, -
H'FFBF D044		eload Register EC2RLD)		2 Counter EC2CT)	16
H'FFBF D048	DRI1DEC3 Control Register (DRI1DEC3CNT)	(Reserved)		eload Register	8, -, 16
H'FFBF D04C		C3 Counter EC3CT)	DRI1DEC4 Control Register (DRI1DEC4CNT)	(Reserved)	16, 8, -
H'FFBF D050		eload Register EC4RLD)		4 Counter EC4CT)	16
H'FFBF D054	DRI1DEC5 Control Register (DRI1DEC5CNT)	(Reserved)		eload Register EC5RLD)	8, -, 16
H'FFBF D058		25 Counter EC5CT)	(Reserved) (Reserved)		16, -, -
:		(Rese	Served)		-
H'FFBF E000	DRI2DIN Interrupt Request Status Register (DRI2DINIST)	DRI2DIN Interrupt Request Enable Register (DRI2DINIEN)	(Reserved)	(Reserved)	8, 8, -, -
H'FFBF E004	DRI2DEC Interrupt Request Status Register (DRI2DECIST)	DRI2DEC Interrupt Request Enable Register (DRI2DECIEN)	(Reserved) (Reserved)		8, 8, -, -
H'FFBF E008	DRI2 Transfer Interrupt Request Status Register (DRI2TRMIST)	DR2 Tranfer Interrupt Request Enable Register (DRI2TRMIEN)	(Reserved) (Reserved)		8, 8, -, -
H'FFBF E00C	DRI2 Transfer Control Register (DRI2TRMCNT)	DRI2 Special Mode Register (DRI2SPMOD)		ion Control Register	8, 8, 16



		+0 Address	+1 Address	+2 Address	+3 Address		
##FFFF E004 DRIZ Dias Decimation Control Brigater (DRIZDESCIDIT) Selection Register (DRIZDESCID	Address					Access Size	
Page							
OPER DOTS	H'FFBF E010				(Reserved)	8, 8, 8, -	
INTERFEDIC DRIZECTOR DRI	H'FFBF E014					32	
DRIZ Acquisition Evert Counter	H'FFBF E018		DRI2 Data Acquisition Ev	ent Count Setting Register		32	
INTERFECQUE			(DRI2DC	CAPNUM)			
HFFBF E024	H'FFBF E01C					32	
PFTREF ED34	H'FFBF E020					32	
PFEBF E008	H'FFBF E024					32	
HFFBF EQ20			(DRI2AL	DRORLD)			
HFFBF ED2C	H'FFBF E028					32	
DRIZ Address Counter 1	H'FFBF E02C					32	
HFFBF E034 DRI2 Input Processing Control Register (ORIZDINCNT) DRI2DECQ Control Register (ORIZDINCNT) 16, 8, 4			(DRI2AL	DR1RLD)			
HFFBF E038	H'FFBF E030					32	
HFFBF E038	H'FFBF E034	DRI2 Input Process			(Reserved)	16, 8, -	
HFFBF E03C DRIZDEC1 Control Register (DRIZDEC1 Counter (DRIZDEC1 Counter (DRIZDEC1 Counter (DRIZDEC2 Counter (DRIZDEC2 COUNT) PRIZDEC2 COUNTER (DRIZDEC2 COUNTER (DRIZDEC2 COUNTER (DRIZDEC2 COUNTER (DRIZDEC3 COUNTER (DRIZDEC4 COUNTER (DRIZDEC5 COUNTER) (DRIZDEC5 COUNTER (DRIZDEC5 COUNTER (DRIZDEC5 COUNTER) (DRIZDEC5 COUNTER (DRIZDEC5 COUNTER) (DRIZDEC		*	•				
HFFBF E03C DRIZDEC1 Control Register (DRIZDEC1 COunter (DRIZDEC2 COUNTER (DRIZDEC3 COUNTER (DRIZDEC4 COUNTER (DRIZDEC5 COUNTER (Reserved) (DRIZDEC5 Reload Register (PRESERVED) (H'FFBF E038	DRI2DEC0 R	eload Register	DRI2DEC	CO Counter	16	
CORIZOECTONT CORIZOECT (COUNTER) CORIZOECT (COUNTER) CORIZOECT (CONTERP) CORIZOECT (CONTERP) CORIZOECT (CONTERP) CORIZOECT (CONTERP) CORIZOECZ COUNTER (CORIZOECZCT) CORIZOECZCT) CORI		(DRI2DI	ECORLD)	(DRI2D	ECOCT)		
HFFBF E040 DRIZDEC1 Counter (DRIZDEC2TT) DRIZDEC2 Control Register (DRIZDEC2CTT) (Reserved) 16, 8, - HFFBF E044 DRIZDEC2 Reload Register (DRIZDEC2RLD) DRIZDEC2 Counter (DRIZDEC3CT) 16 HFFBF E048 DRIZDEC3 Control Register (DRIZDEC3CNT) DRIZDEC3 Reload Register (DRIZDEC3RLD) 8, -, 16 HFFBF E04C DRIZDEC3 Counter (DRIZDEC3CT) DRIZDEC4 Control Register (DRIZDEC4CNT) (Reserved) 16, 8, - HFFBF E050 DRIZDEC4 Reload Register (DRIZDEC4RLD) DRIZDEC4 Counter (DRIZDEC4CT) 16 HFFBF E054 DRIZDEC5 Control Register (DRIZDEC5CNT) (Reserved) DRIZDEC5 Reload Register (DRIZDEC5RLD) 8, -, 16 HFFBF E058 DRIZDEC5 Counter (DRIZDEC5CNT) (Reserved) (Reserved) 16, -, - HFFBF F004 FlexRay Operation Control Register (FXROC) (Reserved) (Reserved) 8, -, -, - HFFBF F00C FlexRay Timer Interrupt Request Status Register (FXRTISR) FlexRay Timer Interrupt Enable Register (FXRTIER) (Reserved) (Reserved) (Reserved) 8, 8, 8, -, - HFFBF F01C (Reserved) (Reserved) FlexRay Lock Register (FXRICK) -, -, 8 HFFBF F01C	H'FFBF E03C		(Reserved)			8, -, 16	
CRIZDEC1CT)		(DRI2DEC1CNT)		(DRI2DE	EC1RLD)		
HFFBF E044 DRIZDEC2 Reload Register (DRIZDEC2CTLD) DRIZDEC2 Counter (DRIZDEC2CT) 16 HFFBF E048 DRIZDEC3 Control Register (DRIZDEC3 Control Register (DRIZDEC3CNT) (Reserved) DRIZDEC3 Reload Register (DRIZDEC3RLD) 8, -, 16 HFFBF E04C DRIZDEC3 Counter (DRIZDEC3CT) DRIZDEC4 Control Register (DRIZDEC4CNT) (Reserved) 16, 8, - HFFBF E050 DRIZDEC4 Reload Register (DRIZDEC4RLD) DRIZDEC4 Counter (DRIZDEC4CT) 16 HFFBF E054 DRIZDEC5 Control Register (DRIZDEC4RLD) (DRIZDEC5 Reload Register (DRIZDEC5CNT) 8, -, 16 HFFBF E058 DRIZDEC5 Counter (DRIZDEC5 Counter (DRIZDEC5CT) (Reserved) (Reserved) (Reserved) 16, -, - HFFBF F004 FlexRay Operation Control Register (FXROC) (Reserved) (Reserved) (Reserved) 8, -, -, - HFFBF F00C FlexRay Timer Interrupt Register (FXRTIER) (Reserved) (Reserved) (Reserved) 8, 8, 8, -, - HFFBF F01C (Reserved) (Reserved) (Reserved) FlexRay Lock Register (FXRTIER) -, -, 8 HFFBF F02O FlexRay Error Interrupt Register -, -, 8 - -, -, 8	H'FFBF E040				(Reserved)	16, 8, -	
CRIZDEC2RLD (DRIZDEC2CT) CRIZDEC3 Control Register (DRIZDEC3 Control Register (DRIZDEC3 Counter (DRIZDEC3 Counter (DRIZDEC3CT) DRIZDEC4 Control Register (DRIZDEC3CT) DRIZDEC4 Control Register (DRIZDEC4CNT) 16, 8, -		-	•				
HFFBF E048 DRI2DEC3 Control Register (DRI2DEC3 Counter (DRI2DEC3CNT) DRI2DEC3 Counter (DRI2DEC3CNT) DRI2DEC4 Control Register (DRI2DEC4CNT) BRIZDEC4 Counter (DRI2DEC4CNT) BRIZDEC4 Counter (DRI2DEC4CNT) BRIZDEC4 Counter (DRI2DEC4RLD) BRIZDEC4 Counter (DRI2DEC4RLD) BRIZDEC4 Counter (DRI2DEC4RLD) BRIZDEC4CNT) BRIZDEC4CNT) BRIZDEC5 COUNTER (DRI2DEC5CNT) BRIZDEC5 COUNTER (DRI2DEC5CNT) BRIZDEC5 COUNTER (Reserved) DRI2DEC5CNT) BRIZDEC5 COUNTER (Reserved) BRIZDEC5CNT) BRIZDEC5CNT) BRIZDEC5CNT (Reserved) BRIZDEC5CNT (RESE	H'FFBF E044					16	
CDRI2DEC3CNT)	LUCEDE EQAQ	•				0 40	
CRIZDEC3CT)	H FFBF EU46		(neserved)		-	0, -, 10	
CRIZDEC3CT)	H'FFBF E04C	,	23 Counter	,		16. 8	
CDRIZDEC4RLD (DRIZDEC4CT) CDRIZDEC5 Control Register (DRIZDEC5 Control Register (DRIZDEC5 CONTROL REgister (DRIZDEC5 CONTROL REgister (DRIZDEC5 CONTROL REgister (DRIZDEC5CT) CDRIZDEC5RLD) CRESERVED CR					()	1 - 2, 2,	
H'FFBF E054 DRI2DECS Control Register (DRI2DECS Counter (DRI2DECS COUNTER (DRI2DECS COUNTER (DRI2DECSCT)) (Reserved) (Reserved) 8, -, 16 H'FFBF E058 DRI2DECS Counter (DRI2DECSCT) (Reserved) (Reserved) 16, -, - : (PEXPAY Operation Control Register (FXROC) (Reserved) (Reserved) (Reserved) 8, -, -, - H'FFBF F00C FlexRay Timer Interrupt Request Status Register (FXRTISR) FlexRay Timer Interrupt Enable Register (FXRTIER) (Reserved) (Reserved) 8, 8, -, - H'FFBF F01C (Reserved) (Reserved) FlexRay Lock Register (FXRTIER) - H'FFBF F020 FlexRay Lock Register (FXRTISR) FlexRay Error Interrupt Register 32	H'FFBF E050	DRI2DEC4 R	eload Register	DRI2DEC	4 Counter	16	
Chizpecscrit Chizpecscri		(DRI2DI	EC4RLD)	(DRI2D	EC4CT)		
CRI2DECSCT) CRESTRICK CRESTRED CRES	H'FFBF E054	-	(Reserved)		-	8, -, 16	
H'FFBF F004 FlexRay Operation Control Register (Reserved) (Reserved) (Reserved) 8, -, -, - (FXROC) (Reserved) H'FFBF F00C FlexRay Timer Interrupt Request Status Register (FXRTISR) Register (FXRTIER) (Reserved) (Reserved) 8, 8, -, - H'FFBF F01C (Reserved) FlexRay Lock Register (FXRTISR) FlexRay Firer Interrupt Register (FXRTISR) (Reserved) FlexRay Lock Register -, -, -, 8 H'FFBF F01C (Reserved) FlexRay Error Interrupt Register -, -, -, 3 FlexRay Error Interrupt Register -, -, -, 3	H'FFBF E058			(Reserved)	(Reserved)	16, -, -	
H'FFBF F004 FlexRay Operation Control Register (FXROC) (Reserved) (FRLCK) (:		(Rese	erved)		-	
(Reserved) - H'FFBF F00C FlexRay Timer Interrupt Request Status Register (FXRTISR) FlexRay Timer Interrupt Enable Register (FXRTISR) (Reserved) (Reserved) - : (Reserved) - - - H'FFBF F01C (Reserved) (Reserved) FlexRay Lock Register (FXRTISR) -, -, -, 8 H'FFBF F020 FlexRay Error Interrupt Register 32	H'FFBF F004					8, -, -, -	
H'FFBF F00C FlexRay Timer Interrupt Request FlexRay Timer Interrupt Enable (Reserved) (Reserved) 8, 8, -, -	:						
Status Register (FXRTISR) Register (FXRTIER) - : (Reserved) FlexRay Lock Register (FRLCK) H'FFBF F01C (Reserved) (Reserved) FlexRay Lock Register (FRLCK) H'FFBF F020 FlexRay Error Interrupt Register 32	H'FFBF F00C					8, 8, -, -	
H'FFBF F01C (Reserved) (Reserved) (Reserved) FlexRay Lock Register (FRLCK) H'FFBF F020 FlexRay Error Interrupt Register 32		Status Register (FXRTISR) Register (FXRTIER)				, , ,	
H'FFBF F020 FlexRay Error Interrupt Register 32	:	(Reserved)					
	H'FFBF F01C	(Reserved)	(Reserved)	(Reserved)		-, -, -, 8	
(Friend)	H'FFBF F020					32	
H'FFBF F024 FlexRay Status Interrupt Register 32 (FRSIR)	H'FFBF F024					32	



	+0 Address	+1 Address	+2 Address	+3 Address			
Address	Bit 31 Bit 24			Bit 7 Bit 0	Access Size		
H'FFBF F028		FlexRay Error Interrup	ot Line Select Register	I	32		
		(FRE	EILS)				
H'FFBF F02C			pt Line Select Register SILS)		32		
H'FFBF F030		·	ot Enable Set Register		32		
		(FRE	EIES)				
H'FFBF F034		FlexRay Error Interrupt Enable Reset Register 32					
H'FFBF F038		(FREIER) FlexRay Status Interrupt Enable Set Register 32					
5		(FRS			52		
H'FFBF F03C			t Enable Reset Register		32		
			SIER)	Г <u></u>	_		
H'FFBF F040	(Reserved)	(Reserved)	(Reserved)	FlexRay Interrupt Line Enable Register (FRILE)	-, -, -, 8		
H'FFBF F044		FlexRay Timer 0 Co	nfiguration Register		32		
		(FR	TOC)				
H'FFBF F048			onfiguration Register Г1С)		32		
H'FFBF F04C			Vatch Register 1		32		
			TPW1)				
H'FFBF F050			atch Register 2		32		
		(FRST					
: H'FFBF F080		FloyPay SUC Conf	erved) iguration Register 1		32		
H FFBF F000			JCC1)		32		
H'FFBF F084		FlexRay SUC Conf	iguration Register 2		32		
		(FRSU		<u> </u>	_		
H'FFBF F088	(Reserved)	(Reserved)	(Reserved)	FlexRay SUC Configuration Register 3 (FRSUCC3)	-, -, -, 8		
H'FFBF F08C	(Reserved)	(Reserved)	(Reserved)	FlexRay NEM Configuration Register	-, -, -, 8		
				(FRNEMC)			
H'FFBF F090			iguration Register 1 RTC1)		32		
H'FFBF F094		<u> </u>	iguration Register 2		32		
			RTC2)				
H'FFBF F098			figuration Register		32		
			HDC) erved)		_		
H'FFBF F0A0		FlexRay GTU Conf			32		
		(FRG	TUC1)				
H'FFBF F0A4			iguration Register 2		32		
H'FFBF F0A8	(FRGTUC2) FlexRay GTU Configuration Register 3						
5. 1 0/10	FlexRay GTU Configuration Register 3 (FRGTUC3)						
H'FFBF F0AC	FlexRay GTU Configuration Register 4						
	(FRGTUC4)						
H'FFBF F0B0	FlexRay GTU Configuration Register 5 (FRGTUC5)						
H'FFBF F0B4			iguration Register 6		32		
		(FRG	TUC6)				
H'FFBF F0B8			iguration Register 7		32		
		(FRG	TUC7)				



	+0 Address	+1 Address	+2 Address	+3 Address				
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit 8	Bit 7 Bit 0	Access Size			
H'FFBF F0BC			iguration Register 8		32			
H'FFBF F0C0			iguration Register 9 TUC9)		32			
H'FFBF F0C4		FlexRay GTU Confi	guration Register 10		32			
		(FRGTUC10)						
H'FFBF F0C8			guration Register 11 FUC11)		32			
:		(Rese	erved)		-			
H'FFBF F100			us Vector Register CCSV)		32			
H'FFBF F104	(Reserved)	(Reserved)		or Vector Register CCEV)	-, -, 16			
:		(Rese	erved)		-			
H'FFBF F110			nter Value Register SCV)		32			
H'FFBF F114			cle Counter Value Register TCCV)		32			
H'FFBF F118	(Reserved)	(Reserved)		ection Value Register	-, -, 16			
H'FFBF F11C			Correction Value		32			
H'FFBF F120			me Status Register SFS)		32			
H'FFBF F124	(Reserved)	(Reserved)	FlexRay Symbol Window	v and NIT Status Register	-, -, 16			
H'FFBF F128	(Reserved)	(Reserved)		Channel Status Register	-, -, 16			
:		(Rese	erved)		-			
H'FFBF F130	(Reserved)	(Reserved)		ync ID 1 Register SID1)	-, -, 16			
H'FFBF F134	(Reserved)	(Reserved)	l	ync ID 2 Register SID2)	-, -, 16			
H'FFBF F138	(Reserved)	(Reserved)		ync ID 3 Register SID3)	-, -, 16			
H'FFBF F13C	(Reserved)	(Reserved)		ync ID 4 Register SID4)	-, -, 16			
H'FFBF F140	(Reserved)	(Reserved)	<u> </u>	ync ID 5 Register SID5)	-, -, 16			
H'FFBF F144	(Reserved)	(Reserved)	<u> </u>	ync ID 6 Register SID6)	-, -, 16			
H'FFBF F148	(Reserved)	(Reserved)		ync ID 7 Register SID7)	-, -, 16			
H'FFBF F14C	(Reserved)				-, -, 16			
H'FFBF F150	(Reserved)	(Reserved)	FlexRay Even S	ync ID 9 Register	-, -, 16			
H'FFBF F154	(Reserved)	(Reserved)	(FRESID9) FlexRay Even Sync ID 10 Register (FRESID10)					
H'FFBF F158	(Reserved)	(Reserved)		rnc ID 11 Register	-, -, 16			



	+0 Address	+1 Address	+2 Address	+3 Address	
Address	Bit 31 Bit 24			Bit 7 Bit 0	Access Size
H'FFBF F15C	(Reserved)	(Reserved)		nc ID 12 Register	-, -, 16
H'FFBF F160	(Reserved)	(Reserved)	FlexRay Even Sy	nc ID 13 Register	-, -, 16
H'FFBF F164	(Reserved)	(Reserved)		nc ID 14 Register	-, -, 16
H'FFBF F168	(Reserved)	(Reserved)	FlexRay Even Sy (FRES	nc ID 15 Register SID15)	-, -, 16
:		(Rese	erved)	ved)	
H'FFBF F170	(Reserved)	(Reserved)	FlexRay Odd Sy (FRO	rnc ID 1 Register SID1)	-, -, 16
H'FFBF F174	(Reserved)	(Reserved)	FlexRay Odd Sy (FRO	rnc ID 2 Register SID2)	-, -, 16
H'FFBF F178	(Reserved)	(Reserved)	FlexRay Odd Sy (FRO	rnc ID 3 Register SID3)	-, -, 16
H'FFBF F17C	(Reserved)	(Reserved)	FlexRay Odd Sy (FRO	rnc ID 4 Register SID4)	-, -, 16
H'FFBF F180	(Reserved)	(Reserved)	FlexRay Odd Sy (FRO	rnc ID 5 Register SID5)	-, -, 16
H'FFBF F184	(Reserved)	(Reserved)	FlexRay Odd Sy (FRO	rnc ID 6 Register SID6)	-, -, 16
H'FFBF F188	(Reserved)	(Reserved)	FlexRay Odd Sy (FRO	rnc ID 7 Register SID7)	-, -, 16
H'FFBF F18C	(Reserved)	(Reserved)		rnc ID 8 Register SID8)	-, -, 16
H'FFBF F190	(Reserved)	(Reserved)	FlexRay Odd Sy (FRO	rnc ID 9 Register SID9)	-, -, 16
H'FFBF F194	(Reserved)	(Reserved)	FlexRay Odd Syl	nc ID 10 Register SID10)	-, -, 16
H'FFBF F198	(Reserved)	(Reserved)		nc ID 11 Register SID11)	-, -, 16
H'FFBF F19C	(Reserved)	(Reserved)	FlexRay Odd Syl	nc ID 12 Register SID12)	-, -, 16
H'FFBF F1A0	(Reserved)	(Reserved)		nc ID 13 Register SID13)	-, -, 16
H'FFBF F1A4	(Reserved)	(Reserved)		nc ID 14 Register SID14)	-, -, 16
H'FFBF F1A8	(Reserved)	(Reserved)	FlexRay Odd Syr (FROS	nc ID 15 Register SID15)	-, -, 16
:		(Rese	erved)		-
H'FFBF F1B0		FlexRay Network Manag (FRN	ement Vector 1 Register MV1)		32
H'FFBF F1B4		•	gement Vector 2 Register MV2)	32	
H'FFBF F1B8			gement Vector 3 Register	32	
:		(Rese	erved)		-
H'FFBF F300			1 Configuration Register	32	
H'FFBF F304			ction Filter Register FRF)		32



	+0 Address	+1 Address	+2 Address	+3 Address			
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit 8	Bit 7 Bit 0	Access Size		
H'FFBF F308	(Reserved)	(Reserved)	FlexRay FIFO Rejection	I on Filter Mask Register RFM)	-, -, 16		
H'FFBF F30C	(Reserved)	(Reserved)	(Reserved)	FlexRay FIFO Critical Level Register (FRFCL)	-, -, -, 8		
H'FFBF F310		FlexRay Message Ha	andler Status Register		32		
H'FFBF F314			Transmit Slot Register		32		
H'FFBF F318	(Reserved)	(Reserved)	·	Status Register	-, -, 16		
H'FFBF F31C	(Reserved)	(Reserved)		Constraints Flags Register	-, -, 16		
H'FFBF F320		FlexRay Transmissio (FRT)	n Request Register 1 (RQ1)		32		
H'FFBF F324		FlexRay Transmissio (FRT)	n Request Register 2 (RQ2)		32		
H'FFBF F328		•	n Request Register 3 (RQ3)		32		
H'FFBF F32C			n Request Register 4 (RQ4)		32		
H'FFBF F330		FlexRay New [Data Register 1		32		
H'FFBF F334			Data Register 2		32		
H'FFBF F338			Data Register 3		32		
H'FFBF F33C			Data Register 4		32		
H'FFBF F340		FlexRay Message Buffer \$	Status Changed Register 1 BSC1)		32		
H'FFBF F344		FlexRay Message Buffer S (FRMI	Status Changed Register 2 BSC2)		32		
H'FFBF F348			Status Changed Register 3		32		
H'FFBF F34C		FlexRay Message Buffer S	Status Changed Register 4 BSC4)		32		
:		(Rese	erved)		-		
H'FFBF F400			a Section 1 Register RDS1)		32		
H'FFBF F404		•	a Section 2 Register		32		
H'FFBF F408		(FRWRDS2) FlexRay Write Data Section 3 Register (FRWRDS3)					
H'FFBF F40C		FlexRay Write Data	a Section 4 Register		32		
H'FFBF F410		FlexRay Write Data	a Section 5 Register		32		
H'FFBF F414			a Section 6 Register		32		
H'FFBF F418		FlexRay Write Data	a Section 7 Register		32		



	+0 Address	+1 Address	+2 Address	+3 Address			
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit 8	Bit 7 Bit 0	Access Size		
H'FFBF F41C		FlexRay Write Data	Section 8 Register		32		
		(FRWF	RDS8)				
H'FFBF F420		FlexRay Write Data	Section 9 Register		32		
		(FRWF	RDS9)				
H'FFBF F424		FlexRay Write Data			32		
LUEEDE E 100		(FRWR					
H'FFBF F428		FlexRay Write Data S (FRWR			32		
H'FFBF F42C		FlexRay Write Data			32		
	(FRWRDS12)						
H'FFBF F430		FlexRay Write Data	Section 13 Register		32		
		(FRWR	DS13)				
H'FFBF F434		FlexRay Write Data			32		
		(FRWR					
H'FFBF F438		FlexRay Write Data S (FRWR			32		
H'FFBF F43C		FlexRay Write Data			32		
		(FRWR					
H'FFBF F440		FlexRay Write Data	Section 17 Register		32		
		(FRWR	DS17)				
H'FFBF F444		FlexRay Write Data	•		32		
		(FRWR			-		
H'FFBF F448		FlexRay Write Data S (FRWR			32		
H'FFBF F44C		FlexRay Write Data			32		
		(FRWR					
H'FFBF F450		FlexRay Write Data	Section 21 Register		32		
		(FRWR	DS21)				
H'FFBF F454		FlexRay Write Data			32		
H'FFBF F458		(FRWR			32		
H FFBF F458		FlexRay Write Data S (FRWR			32		
H'FFBF F45C		FlexRay Write Data			32		
		(FRWR	DS24)				
H'FFBF F460		FlexRay Write Data	Section 25 Register		32		
		(FRWR	<u> </u>				
H'FFBF F464		FlexRay Write Data S (FRWR	-		32		
H'FFBF F468		FlexRay Write Data			32		
1111211400		(FRWR			02		
H'FFBF F46C		FlexRay Write Data	Section 28 Register		32		
		FlexRay Write Data Section 28 Register (FRWRDS28)					
H'FFBF F470		FlexRay Write Data Section 29 Register 33					
		(FRWR		_			
H'FFBF F474	FlexRay Write Data Section 30 Register						
H'FFBF F478	(FRWRDS30) FlexRay Write Data Section 31 Register 3						
3		(FRWR					
H'FFBF F47C		FlexRay Write Data	Section 32 Register		32		
		(FRWR	DS32)				
H'FFBF F480		FlexRay Write Data			32		
		(FRWR	DS33)				



	+0 Address	+1 Address	+2 Address	+3 Address			
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit 8	Bit 7 Bit 0	Access Size		
H'FFBF F484		FlexRay Write Data	Section 34 Register	•	32		
		(FRWF	RDS34)				
H'FFBF F488		•	Section 35 Register		32		
		(FRWF	RDS35)				
H'FFBF F48C			Section 36 Register		32		
			RDS36)				
H'FFBF F490		FlexRay Write Data Section 37 Register (FRWRDS37)					
H'FFBF F494			Section 38 Register		32		
			RDS38)				
H'FFBF F498		FlexRay Write Data	Section 39 Register		32		
		(FRWF	RDS39)				
H'FFBF F49C		FlexRay Write Data	Section 40 Register		32		
			RDS40)				
H'FFBF F4A0		•	Section 41 Register		32		
HIEEDE EAA.			RDS41)		32		
H'FFBF F4A4		•	Section 42 Register RDS42)		32		
H'FFBF F4A8			Section 43 Register		32		
			RDS43)				
H'FFBF F4AC		FlexRay Write Data	Section 44 Register		32		
		(FRWF	RDS44)				
H'FFBF F4B0		FlexRay Write Data	Section 45 Register		32		
		(FRWF	RDS45)				
H'FFBF F4B4			Section 46 Register		32		
			RDS46)				
H'FFBF F4B8			Section 47 Register RDS47)		32		
H'FFBF F4BC			Section 48 Register		32		
			RDS48)		02		
H'FFBF F4C0		FlexRay Write Data	Section 49 Register		32		
		(FRWF	RDS49)				
H'FFBF F4C4		FlexRay Write Data	Section 50 Register		32		
		(FRWF	RDS50)				
H'FFBF F4C8			Section 51 Register		32		
H'FFBF F4CC			RDS51)		32		
H FFBF F4CC			Section 52 Register RDS52)		32		
H'FFBF F4D0			Section 53 Register		32		
			RDS53)				
H'FFBF F4D4		FlexRay Write Data	Section 54 Register		32		
		(FRWF	RDS54)				
H'FFBF F4D8		•	Section 55 Register		32		
=====	(FRWRDS55)						
H'FFBF F4DC	FlexRay Write Data Section 56 Register (FDWIDSE)						
H'FFBF F4E0	(FRWRDS56) FleyPay Write Data Section 57 Register						
	FlexRay Write Data Section 57 Register (FRWRDS57)						
H'FFBF F4E4	(FHWHDS57) FlexRay Write Data Section 58 Register 33						
			RDS58)				
H'FFBF F4E8		FlexRay Write Data	Section 59 Register		32		
		(FRWF	RDS59)				



	+0 Address	+1 Address	+2 Address	+3 Address			
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit 8	Bit 7 Bit 0	Access Size		
H'FFBF F4EC		FlexRay Write Data	Section 60 Register		32		
			RDS60)				
H'FFBF F4F0		FlexRay Write Data	Section 61 Register		32		
		(FRWF	RDS61)				
H'FFBF F4F4			Section 62 Register		32		
			RDS62)				
H'FFBF F4F8		FlexRay Write Data Section 63 Register 32 (FRWRDS63)					
H'FFBF F4FC		(FRWRDS63) FlexRay Write Data Section 64 Register 32					
		•	RDS64)		52		
H'FFBF F500		FlexRay Write Head	er Section Register 1		32		
		(FRW	RHS1)				
H'FFBF F504		FlexRay Write Head	er Section Register 2		32		
		(FRW	RHS2)				
H'FFBF F508	(Reserved)	(Reserved)	·	er Section Register 3	-, -, 16		
			·	RHS3)			
H'FFBF F50C			erved)		-		
H'FFBF F510			ommand Mask Register		32		
HITTER TE14			BCM) mmand Request Register		20		
H'FFBF F514		• •	mmand Hequest Hegister BCR)		32		
:		(Rese			-		
H'FFBF F600			a Section Register 1		32		
			DDS1)				
H'FFBF F604		FlexRay Read Data	a Section Register 2		32		
		(FRRI	DDS2)				
H'FFBF F608			a Section Register 3		32		
			DDS3)				
H'FFBF F60C			a Section Register 4		32		
H'FFBF F610			DDS4) a Section Register 5		32		
HIFFBFF010			DDS5)		32		
H'FFBF F614			a Section Register 6		32		
			DDS6)				
H'FFBF F618		FlexRay Read Data	a Section Register 7		32		
		(FRRI	DDS7)				
H'FFBF F61C			a Section Register 8		32		
			DDS8)				
H'FFBF F620			a Section Register 9 DDS9)		32		
H'FFBF F624					32		
		FlexRay Read Data Section Register 10 (FRRDDS10)					
H'FFBF F628	(FHRIDISTU) FlexRay Read Data Section Register 11 32						
	(FRRDDS11)						
H'FFBF F62C	FlexRay Read Data Section Register 12 3						
	(FRRDDS12)						
H'FFBF F630			Section Register 13		32		
			DDS13)				
H'FFBF F634			Section Register 14 DDS14)		32		
H'FFBF F638			Section Register 15		32		
			DDS15)				
L	<u> </u>	, , , , , ,	· · · · · · · · · · · · · · · · · · ·		J		



	+0 Address	+1 Address	+2 Address	+3 Address			
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit 8	Bit 7 Bit 0	Access Size		
H'FFBF F63C			Section Register 16		32		
H'FFBF F640		FlexRay Read Data Section Register 17					
		(FRRI	DDS17)				
H'FFBF F644			Section Register 18 DDS18)		32		
H'FFBF F648		FlexRay Read Data Section Register 19 32					
		(FRRE	DDS19)				
H'FFBF F64C			Section Register 20		32		
H'FFBF F650			DDS20) Section Register 21		32		
1111 11 1 000			DDS21)		02		
H'FFBF F654		FlexRay Read Data	Section Register 22		32		
		(FRRE	DDS22)				
H'FFBF F658			Section Register 23 DDS23)		32		
H'FFBF F65C			Section Register 24		32		
			DDS24)				
H'FFBF F660			Section Register 25		32		
		•	DDS25)				
H'FFBF F664		•	Section Register 26 DDS26)		32		
H'FFBF F668			Section Register 27		32		
		(FRRE	DDS27)				
H'FFBF F66C			Section Register 28		32		
H'FFBF F670			DDS28) Section Register 29		32		
111111111111111			DDS29)		02		
H'FFBF F674			Section Register 30		32		
H'FFBF F678			DDS30) Section Register 31		32		
H FFBF F0/6			DDS31)		32		
H'FFBF F67C		FlexRay Read Data	Section Register 32		32		
		(FRRE	DDS32)				
H'FFBF F680			Section Register 33 DDS33)		32		
H'FFBF F684			Section Register 34		32		
		(FRRE	DDS34)				
H'FFBF F688			Section Register 35		32		
H'FFBF F68C			DDS35) Section Register 36		32		
H FFBF F00C		•	-		32		
H'FFBF F690	(FRRDDS36) FlexRay Read Data Section Register 37 32						
	(FRRDDS37)						
H'FFBF F694	FlexRay Read Data Section Register 38						
H'FFBF F698	(FRRDDS38) FlexRay Read Data Section Register 39 3:						
	FlexRay Read Data Section Register 39 (FRRDDS39)						
H'FFBF F69C		FlexRay Read Data Section Register 40 32					
LUEEDE ETTE			DDS40)				
H'FFBF F6A0			Section Register 41 DDS41)		32		



### Address		+0 Address	+1 Address		+2 Addre	ess	+3 Address		
ITTOT FOAD	Address	Bit 31 Bit 24	Bit 23	Bit 16	Bit 15	Bit 8	Bit 7	Bit 0	Access Size
IFFSF PRAC	H'FFBF F6A4		FlexRay Re				L		32
FireFire Field	H'FFBF F6A8		FlexRay Re	ead Data S	Section Register 43				32
Interfer P800				(FRRDE	DS43)				
PERMIT P	H'FFBF F6AC		FlexRay Re						32
FERSIF FERSIT	H'FFBF F6B0							32	
				(FRRDE	OS45)				
FERE FIRE Packley Read Data Section Register 47 (FEREDOS47)	H'FFBF F6B4		FlexRay Re						32
	H'FEBE F6B8		FlexBay Re						32
	1111 21 1 020		riexitay rie						02
FEREFFECO	H'FFBF F6BC		FlexRay Re	ead Data S	Section Register 48				32
HFFBF FBC4	H'FFBF F6C0		FlexRay Re						32
HFFBF F6C8	H'FFBF F6C4		FlexRay Re						32
Interest				(FRRDE	OS50)				
HFFBF F6CC	H'FFBF F6C8		FlexRay Re						32
HFFBF F600	H'FFBF F6CC		FlexRav Re						32
HFFBF F6D4			,						
##FFBF F6D4 FlexRay Read Data Section Register 54 (FRRDDS54) ##FFBF F6D8 FlexRay Read Data Section Register 55 (FRRDDS55) ##FFBF F6D8 FlexRay Read Data Section Register 56 (FRRDDS56) ##FFBF F6D0 FlexRay Read Data Section Register 56 (FRRDDS56) ##FFBF F6E0 FlexRay Read Data Section Register 57 (FRRDDS57) ##FFBF F6E4 FlexRay Read Data Section Register 58 (FRRDDS57) ##FFBF F6E8 FlexRay Read Data Section Register 59 (FRRDDS59) ##FFBF F6E0 FlexRay Read Data Section Register 59 (FRRDDS59) ##FFBF F6E0 FlexRay Read Data Section Register 60 (FRRDDS60) ##FFBF F6E0 FlexRay Read Data Section Register 60 (FRRDDS60) ##FFBF F6E4 FlexRay Read Data Section Register 61 (FRRDDS61) ##FFBF F6E4 FlexRay Read Data Section Register 62 (FRRDDS62) ##FFBF F6E6 FlexRay Read Data Section Register 62 (FRRDDS62) ##FFBF F6E6 FlexRay Read Data Section Register 63 (FRRDDS62) ##FFBF F6E6 FlexRay Read Data Section Register 64 (FRRDDS63) ##FFBF F6E6 FlexRay Read Data Section Register 64 (FRRDDS63) ##FFBF F6E7 FlexRay Read Data Section Register 64 (FRRDDS63) ##FFBF F6FO FlexRay Read Data Section Register 64 (FRRDDS64) ##FFBF F6FO FlexRay Read Data Section Register 64 (FRRDDS64) ##FFBF F6FO FlexRay Read Data Section Register 64 (FRRDDS64) ##FFBF F700 FlexRay Read Data Section Register 64 (FRRDDS64) ##FFBF F700 FlexRay Read Data Section Register 62 (FRRDDS64) ##FFBF F700 FlexRay Read Data Section Register 2 (FRRDDS2) ##FFBF F700 FlexRay Read Header Section Register 2 (FRRDDS2) ##FFBF F700 FlexRay Read Header Section Register 2 (FRRDDS2) ##FFBF F700 FlexRay Read Header Section Register 2 (FRRDDS2) ##FFBF F700 FlexRay Read Header Section Register 2 (FRRDDS2) ##FFBF F700 FlexRay Read Header Section Register 2 (FRRDDS2) ##FFBF F700 FlexRay Read Header Section Register 2 (FRRDDS2) ##FFBF F700 FlexRay Read Header Section Register 2 (FRRDDS2) ##FFBF F700 FlexRay Read Header Sect	H'FFBF F6D0		FlexRay Re	ead Data S	Section Register 53				32
HFFBF F6D8									
HFFBF F6D8	H'FFBF F6D4		FlexRay Re						32
HFFBF F6DC	H'FFBF F6D8		FlexRay Re						32
FRENDESSE FiexRay Read Data Section Register 57				(FRRDE	OS55)				
FREDDS57 HIFFBF F6E4	H'FFBF F6DC		FlexRay Re						32
HFFBF F6E8	H'FFBF F6E0		FlexRay Re						32
##FFBF F6E8 FlexRay Read Data Section Register 59	H'FFBF F6E4		FlexRay Re						32
HiffBF F6EC	H'FFBF F6E8		FlexRay Re						32
H'FFBF F6F0				(FRRDE	OS59)				
H'FFBF F6F0 FlexRay Read Data Section Register 61 (FRRDDS61) H'FFBF F6F4 FlexRay Read Data Section Register 62 (FRRDDS62) H'FFBF F6F8 FlexRay Read Data Section Register 63 (FRRDDS63) H'FFBF F6FC FlexRay Read Data Section Register 64 (FRRDDS64) H'FFBF F700 FlexRay Read Header Section Register 1 (FRRDHS1) H'FFBF F704 FlexRay Read Header Section Register 2 (FRRDHS2)	H'FFBF F6EC		FlexRay Re						32
(FRRDDS61) H'FFBF F6F4 FlexRay Read Data Section Register 62 32 (FRRDDS62) 32 H'FFBF F6F8 FlexRay Read Data Section Register 63 32 (FRRDDS63) 32 H'FFBF F6FC FlexRay Read Data Section Register 64 32 (FRRDDS64) 32 H'FFBF F700 FlexRay Read Header Section Register 1 32 (FRRDHS1) 32 H'FFBF F704 FlexRay Read Header Section Register 2 32 (FRRDHS2) 32	H'FEBE F6E0		FlexBay Re	•					32
(FRRDDS62) HFFBF F6F8 FlexRay Read Data Section Register 63 32 (FRRDDS63) 32 HFFBF F6FC FlexRay Read Data Section Register 64 32 (FRRDDS64) 32 HFFBF F700 FlexRay Read Header Section Register 1 32 (FRRDHS1) 32 HFFBF F704 FlexRay Read Header Section Register 2 32 (FRRDHS2) 32			. ioxilay i io						02
H'FFBF F6F8 FlexRay Read Data Section Register 63	H'FFBF F6F4		FlexRay Re						32
H'FFBF F6FC FlexRay Read Data Section Register 64 (FRRDDS64) 32 H'FFBF F700 FlexRay Read Header Section Register 1 (FRRDHS1) 32 H'FFBF F704 FlexRay Read Header Section Register 2 (FRRDHS2) 32	H'FFBF F6F8		FlexRay Re						32
HFFBF F700 FlexRay Read Header Section Register 1 32 (FRRDHS1)				(FRRDI	OS63)				
(FRRDHS1) H'FFBF F704 FlexRay Read Header Section Register 2 (FRRDHS2) (FRRDHS2)	H'FFBF F6FC							32	
(FRRDHS2)	H'FFBF F700	FlexRay Read Header Section Register 1 3						32	
	H'FFBF F704		FlexRay Read Header Section Register 2 32						32
(FRRDHS3)	H'FFBF F708		FlexRay Re	ad Heade	r Section Register 3				32



	+0 Address	+1 Address	+2 Address	+3 Address	
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit 8	Bit 7 Bit 0	Access Size
H'FFBF F70C		FlexRay Message B (FRN			32
H'FFBF F710		FlexRay Output Buffer C	Command Mask Register BCM)		32
H'FFBF F714		FlexRay Output Buffer Co	mmand Request Register		32
:		(Rese	erved)		-
H'FFFE E000	l ² C Bus Control Register 1 (ICCR1)	I ² C Bus Control Register 2 (ICCR2)	I ² C Bus Mode Register (ICMR)	I ² C Bus Interrupt Enable Register (ICIER)	8
H'FFFE E004	I ² C Bus Status Register (ICSR)	I ² C Bus Slave Address Register (ICSAR)	I ² C Bus Transmit Data Register (ICDRT)	I ² C Bus Receive Data Register (ICDRR)	8
H'FFFE E008	I ² C Bus NF2CYC Register (ICNF2CYC)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -
:		(Rese	erved)		-
H'FFFE F000	DRO Interrupt Request Status Register (DROIST)	DRO Interrupt Request Enable Register (DROIEN)	(Reserved)	(Reserved)	8/16, 8/16, -, -
H'FFFE F004		g Mode Register	DRO Output Control Register (DROCNT)	(Reserved)	16, 8, -
H'FFFE F008		DRO Output (DRO	Data Counter DCT)		32
H'FFFE F00C			ess Counter DRCT)		32
:		(Rese	erved)		-
H'FFFF 1000		Watchdog Timer S	Stop Time Register TST)		32
H'FFFF 1004		Watchdog Timer Co (WDT	ntrol/Status Register		32
H'FFFF 1008		Watchdog Timer Bas			32
:		(Rese	erved)		-
H'FFFF 1010		Watchdog Ti (WDT	mer Counter CNT)		32
:		(Rese	erved)		-
H'FFFF 1018		Watchdog Time (WDTI	or Base Counter BCNT)		32
:		(Rese	erved)		-
H'FFFF 2000	(Reserved)	Mode Control Register (MDCR)	(Reserved)	(Reserved)	-, 8, -, -
:		(Rese	erved)		-
H'FFFF 2800		Module Stop Register 0 (Reserved) (Reserved) (MSTPCR0)			
:		(Rese	erved)		-
H'FFFF 2810	Oscillator Status Register (OSCSR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -
H'FFFF 2814	Oscillator Control Register (OSCCR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -
:		(Rese	erved)		-
H'FFFF 3000	PSEL Event Selection Register (PSLCTRL)	PSEL Output Clock Divisor Setting Register (PSLPRE)	PSEL Channel Count Selection Register (PSLSEL)	PSEL Output Polarity Control Register (PSLPOL)	8/16/32
H'FFFF 3004	PSEL Trigger Register (PSLTRIG)	(Reserved)	PSEL Status Register (PSLSTATUS)	(Reserved)	8 -, 8, -



	+0 Address	+1 Address	+2 Address	+3 Address	
Address		Bit 23 Bit 16	Bit 15 Bit 8		Access Size
					16/32
H'FFFF 3008		Delay Register DLYA)	PSEL Clock B (PSLI		16/32
H'FFFF 300C	PSEL Clear Dela	ay Period Register	PSEL Clear C	ontrol Register	16/32
	(PSL	CLRD)	(PSLC	CLRC)	
H'FFFF 3010	PSEL Data Buffer 0/1 Register	PSEL Data Buffer 2/3 Register	PSEL Data Buffer 4/5 Register	PSEL Data Buffer 6/7 Register	8
	(PSLDT0001)	(PSLDT0203)	(PSLDT0405)	(PSLDT0607)	
H'FFFF 3014	PSEL Data Buffer 8/9 Register	PSEL Data Buffer 10/11 Register	PSEL Data Buffer 12/13 Register	PSEL Data Buffer 14/15 Register	8
	(PSLDT0809)	(PSLDT1011)	(PSLDT1213)	(PSLDT1415)	
H'FFFF 3018	PSEL Data Initial Value Register	(Reserved)	(Reserved)	(Reserved)	8, -, -, -
	(PSLINIT)	(D			
:			erved)	(5	-
H'FFFF 3400	PDAC Forced Stop Register (PDISTOP)	PDAC Basic Resolution Setting Register (PDIPRE)	PDAC Control Period Event Selection Register (PDICPT)	(Reserved)	8/16, 8/16, 8, -
H'FFFF 3404		PDAC Status Register A	PDAC Status Register B	DDAC Status Beginter C	8/16/32
H FFFF 3404	PDAC Status Register (PDISTATUS)	(PDISTAA)	(PDISTAB)	PDAC Status Register C (PDISTAC)	0/10/32
H'FFFF 3408	PDAC Interrupt Control Register	(Reserved)	PDAC Write Signal Peri	•	8, -, 8/16
	(PDIINT)	(1.000.1700)	(PDIV	,	0, ,0/10
H'FFFF 340C		e Control Register	(Reserved)	(Reserved)	16, -, -
		VTEN)			
H'FFFF 3410	PDAC Output Event	Selection A Register	PDAC Output Event Selection B Register		16/32
	(PDI	SELA)	(PDISELB)		
H'FFFF 3414	PDAC Output Event	Selection C Register	PDAC Output Event	Selection D Register	16/32
	(PDI	SELC)	(PDIS	SELD)	
H'FFFF 3418	PDAC Output Event	Selection E Register	PDAC Output Event	Selection F Register	16/32
	(PDI	SELE)	(PDIS	SELF)	
H'FFFF 341C		PDAC Output Event Selection G Register (PDISELG)		Selection H Register	16/32
	(PDI		(PDISELH)		
:			erved)		-
H'FFFF 3430	PDAC Modulation A Rise Step Count Register (PDIRSA)	PDAC Modulation A Fall Step Count Register (PDIFSA)	(Reserved)	(Reserved)	8/16, 8/16, -, -
		<u> </u>	DD4044 11 5 4 5	W. S. IVI. B. C.	10/00
H'FFFF 3434		ise Initial Value Register IRIA)	PDAC Modulation A Fa	ılı initiai value Hegister IFIA)	16/32
H'FFFF 3438	•	ise Delta Value Register	PDAC Modulation A Fa	•	16/32
		RDA)		FDA)	10/02
H'FFFF 343C	PDAC Modulation A Outp	ut Start Wait Time Register	PDAC Modulation A Post	-Rise Wait Time Register	16/32
	(PDI)	NT0A)	(PDIV	VT1A)	
H'FFFF 3440	PDAC Modulation A Pos	t-Fall Wait Time Register r	PDAC Modulation A Repeat Count	(Reserved)	16, 8/, -
	(PDI)	NT2A)	Register (PDIREPA)		
:		(Rese	erved)		-
H'FFFF 3450	PDAC Modulation B Rise Step Count	PDAC Modulation B Fall Step Count	(Reserved)	(Reserved)	8/16, 8/16, -, -
	Register (PDIRSB)	Register (PDIFSB)			
H'FFFF 3454	PDAC Modulation B R	ise Initial Value Register	PDAC Modulation B Fa	all Initial Value Register	16/32
	(PD	IRIB)	(PDIFIB)		
H'FFFF 3458		ise Delta Value Register	PDAC Modulation B Fa		16/32
	1	RDB)		FDB)	
H'FFFF 345C		ut Start Wait Time Register	PDAC Modulation B Post	•	16/32
	·	WT0B)	(PDIV		
H'FFFF 3460		st-Fall Wait Time Register	PDAC Modulation B Repeat Count	(Reserved)	16, 8, -
	(PDII	NT2B)	Register (PDIREPB)		
:			erved)		-
H'FFFF 3470		ise Step Count Register	PDAC Modulation C Fa	•	16/32
	(PDIRSC)		(PDIFSC)		



	+0 Address	+1 Address	+2 Address	+3 Address	
Address		Bit 23 Bit 16	Bit 15 Bit 8		Access Size
H'FFFF 3474		ise Initial Value Register IRIC)	PDAC Modulation C Fa	III Initial Value Register IFIC)	16/32
H'FFFF 3478	PDAC Modulation C R	ise Delta Value Register	PDAC Modulation C Fa	all Delta Value Register	16/32
	(PDI	RDC)	(PDI	FDC)	
H'FFFF 347C	PDAC Modulation C Outp	ut Start Wait Time Register	PDAC Modulation C Post	-Rise Wait Time Register	16/32
	(PDI)	NT0C)	(PDIV	VT1C)	
H'FFFF 3480	PDAC Modulation C Pos	st-Fall Wait Time Register	PDAC Modulation C Repeat Count	(Reserved)	16, 8, -
	(PDI)	NT2C)	Register (PDIREPC)		
:		(Rese	erved)		-
H'FFFF 3800	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output Time	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output	8/16/32
	Time Register 1 (PDIRTA1)	Register 2 (PDIRTA2)	Time Register 3 (PDIRTA3)	Time Register 4 (PDIRTA4)	
H'FFFF 3804	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output Time	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output	8/16/32
	Time Register 5 (PDIRTA5)	Register 6 (PDIRTA6)	Time Register 7 (PDIRTA7)	Time Register 8 (PDIRTA8)	
H'FFFF 3808	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output Time	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output	8/16/32
	Time Register 9 (PDIRTA9)	Register 10 (PDIRTA10)	Time Register 11 (PDIRTA11)	Time Register 12 (PDIRTA12)	
H'FFFF 380C	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output Time	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output	8/16/32
	Time Register 13 (PDIRTA13)	Register 14 (PDIRTA14)	Time Register 15 (PDIRTA15)	Time Register 16 (PDIRTA16)	
H'FFFF 3810	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output Time	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output	8/16/32
	Time Register 17 (PDIRTA17)	Register 18 (PDIRTA18)	Time Register 19 (PDIRTA19)	Time Register 20 (PDIRTA20)	
H'FFFF 3814	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output Time	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output	8/16/32
	Time Register 21 (PDIRTA21)	Register 22 (PDIRTA22)	Time Register 23 (PDIRTA23)	Time Register 24 (PDIRTA24)	
H'FFFF 3818	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output Time	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output	8/16/32
	Time Register 25 (PDIRTA25)	Register 26 (PDIRTA26)	Time Register 27 (PDIRTA27)	Time Register 28 (PDIRTA28)	
H'FFFF 381C	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output Time	PDAC Modulation A Rise Output	Modulation A Rise Output PDAC Modulation A Rise Output	
	Time Register 29 (PDIRTA29)	Register 30 (PDIRTA30)	Time Register 31 (PDIRTA31) Time Register 32 (PDIRTA32)		
H'FFFF 3820	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output Time	e PDAC Modulation A Rise Output PDAC Modulation A Rise Output		8/16/32
	Time Register 33 (PDIRTA33)	Register 34 (PDIRTA34)	Time Register 35 (PDIRTA35)	Time Register 36 (PDIRTA36)	
H'FFFF 3824	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output Time	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output	8/16/32
	Time Register 37 (PDIRTA37)	Register 38 (PDIRTA38)	Time Register 39 (PDIRTA39)	Time Register 40 (PDIRTA40)	
H'FFFF 3828	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output Time	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output	8/16/32
	Time Register 41 (PDIRTA41)	Register 42 (PDIRTA42)	Time Register 43 (PDIRTA43)	Time Register 44 (PDIRTA44)	
H'FFFF 382C	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output Time	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output	8/16/32
	Time Register 45 (PDIRTA45)	Register 46 (PDIRTA46)	Time Register 47 (PDIRTA47)	Time Register 48 (PDIRTA48)	
H'FFFF 3830	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output Time	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output	8/16/32
	Time Register 49 (PDIRTA49)	Register 50 (PDIRTA50)	Time Register 51 (PDIRTA51)	Time Register 52 (PDIRTA52)	
H'FFFF 3834	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output Time	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output	8/16/32
	Time Register 53 (PDIRTA53)	Register 54 (PDIRTA54)	Time Register 55 (PDIRTA55)	Time Register 56 (PDIRTA56)	
H'FFFF 3838	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output Time	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output	8/16/32
	Time Register 57 (PDIRTA57)	Register 58 (PDIRTA58)	Time Register 59 (PDIRTA59)	Time Register 60 (PDIRTA60)	
H'FFFF 383C	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output Time	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output	8/16/32
	Time Register 61 (PDIRTA61)	Register 62 (PDIRTA62)	Time Register 63 (PDIRTA63)	Time Register 64 (PDIRTA64)	
H'FFFF 3840	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output Time	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output	8/16/32
	Time Register 65 (PDIRTA65)	Register 66 (PDIRTA66)	Time Register 67 (PDIRTA67)	Time Register 68 (PDIRTA68)	
H'FFFF 3844	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output Time	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output	8/16/32
	Time Register 69 (PDIRTA69)	Register 70 (PDIRTA70)	Time Register 71 (PDIRTA71)	Time Register 72 (PDIRTA72)	
H'FFFF 3848	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output Time	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output	8/16/32
	Time Register 73 (PDIRTA73)	Register 74 (PDIRTA74)	Time Register 75 (PDIRTA75)	Time Register 76 (PDIRTA76)	
H'FFFF 384C	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output Time	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output	8/16/32
	Time Register 77 (PDIRTA77)	Register 78 (PDIRTA78)	Time Register 79 (PDIRTA79)	Time Register 80 (PDIRTA80)	
H'FFFF 3850	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output Time	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output	8/16/32
	Time Register 81 (PDIRTA81)	Register 82 (PDIRTA82)	Time Register 83 (PDIRTA83)	Time Register 84 (PDIRTA84)	



	+0 Address	+1 Address	+1 Address +2 Address			
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit 8	Bit 7 Bit 0	Access Size	
H'FFFF 3854	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output Time	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output	8/16/32	
11111 0004	Time Register 85 (PDIRTA85)	Register 86 (PDIRTA86)	Time Register 87 (PDIRTA87)	Time Register 88 (PDIRTA88)	0/10/0 <u>2</u>	
H'FFFF 3858	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output Time	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output	8/16/32	
	Time Register 89 (PDIRTA89)	Register 90 (PDIRTA90)	Time Register 91 (PDIRTA91)	Time Register 92 (PDIRTA92)		
H'FFFF 385C	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output Time	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output	8/16/32	
	Time Register 93 (PDIRTA93)	Register 94 (PDIRTA94)	Time Register 95 (PDIRTA95) Time Register 96 (PDIRTA96)			
H'FFFF 3860	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output Time	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output	8/16/32	
	Time Register 97 (PDIRTA97)	Register 98 (PDIRTA98)	Time Register 99 (PDIRTA99)	Time Register 100 (PDIRTA100)		
H'FFFF 3864	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output Time	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output	8/16/32	
	Time Register 101 (PDIRTA101)	Register 102 (PDIRTA102)	Time Register 103 (PDIRTA103)	Time Register 104 (PDIRTA104)		
H'FFFF 3868	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output Time	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output	8/16/32	
	Time Register 105 (PDIRTA105)	Register 106 (PDIRTA106)	Time Register 107 (PDIRTA107)	Time Register 108 (PDIRTA108)		
H'FFFF 386C	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output Time	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output	8/16/32	
	Time Register 109 (PDIRTA109)	Register 110 (PDIRTA110)	Time Register 111 (PDIRTA111)	Time Register 112 (PDIRTA112)		
H'FFFF 3870	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output Time	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output	8/16/32	
	Time Register 113 (PDIRTA113)	Register 114 (PDIRTA114)	Time Register 115 (PDIRTA115)	Time Register 116 (PDIRTA116)		
H'FFFF 3874	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output Time	PDAC Modulation A Rise Output	PDAC Modulation A Rise Output	8/16/32	
	Time Register 117 (PDIRTA117)	Register 118 (PDIRTA118)	Time Register 119 (PDIRTA119)	Time Register 120 (PDIRTA120)		
:		(Rese	erved)		-	
H'FFFF 3880	PDAC Modulation A Fall Output	PDAC Modulation A Fall Output Time	PDAC Modulation A Fall Output Time	PDAC Modulation A Fall Output Time	8/16/32	
	Time Register 1 (PDIFTA1)	Register 2 (PDIFTA2)	Register 3 (PDIFTA3)	Register 4 (PDIFTA4)		
H'FFFF 3884	PDAC Modulation A Fall Output	PDAC Modulation A Fall Output Time	PDAC Modulation A Fall Output Time	PDAC Modulation A Fall Output Time	8/16/32	
	Time Register 5 (PDIFTA5)	Register 6 (PDIFTA6)	Register 7 (PDIFTA7)	Register 8 (PDIFTA8)		
H'FFFF 3888	PDAC Modulation A Fall Output	PDAC Modulation A Fall Output Time	PDAC Modulation A Fall Output Time	PDAC Modulation A Fall Output Time	8/16/32	
LUEEEE 0000	Time Register 9 (PDIFTA9)	Register 10 (PDIFTA10)	Register 11 (PDIFTA11)	Register 12 (PDIFTA12)	0/40/00	
H'FFFF 388C	PDAC Modulation A Fall Output Time Register 13 (PDIFTA13)	PDAC Modulation A Fall Output Time Register 14 (PDIFTA14)	PDAC Modulation A Fall Output Time Register 15 (PDIFTA15)	PDAC Modulation A Fall Output Time Register 16 (PDIFTA16)	0/10/32	
H'FFFF 3890	PDAC Modulation A Fall Output	PDAC Modulation A Fall Output Time	PDAC Modulation A Fall Output Time		8/16/32	
	Time Register 17 (PDIFTA17)	Register 18 (PDIFTA18)	Register 19 (PDIFTA19)	Register 20 (PDIFTA20)	0/10/02	
H'FFFF 3894	PDAC Modulation A Fall Output	PDAC Modulation A Fall Output Time	PDAC Modulation A Fall Output Time	PDAC Modulation A Fall Output Time	8/16/32	
	Time Register 21 (PDIFTA21)	Register 22 (PDIFTA22)	Register 23 (PDIFTA23)	Register 24 (PDIFTA24)		
H'FFFF 3898	PDAC Modulation A Fall Output	PDAC Modulation A Fall Output Time	PDAC Modulation A Fall Output Time	PDAC Modulation A Fall Output Time	8/16/32	
	Time Register 25 (PDIFTA25)	Register 26 (PDIFTA26)	Register 27 (PDIFTA27)	Register 28 (PDIFTA28)		
H'FFFF 389C	PDAC Modulation A Fall Output	PDAC Modulation A Fall Output Time	PDAC Modulation A Fall Output Time	PDAC Modulation A Fall Output Time	8/16/32	
	Time Register 29 (PDIFTA29)	Register 30 (PDIFTA30)	Register 31 (PDIFTA31)	Register 32 (PDIFTA32)		
H'FFFF 38A0	PDAC Modulation A Fall Output	PDAC Modulation A Fall Output Time	PDAC Modulation A Fall Output Time	PDAC Modulation A Fall Output Time	8/16/32	
	Time Register 33 (PDIFTA33)	Register 34 (PDIFTA34)	Register 35 (PDIFTA35)	Register 36 (PDIFTA36)		
H'FFFF 38A4	PDAC Modulation A Fall Output	PDAC Modulation A Fall Output Time	PDAC Modulation A Fall Output Time	PDAC Modulation A Fall Output Time	8/16/32	
	Time Register 37 (PDIFTA37)	Register 38 (PDIFTA38)	Register 39 (PDIFTA39)	Register 40 (PDIFTA40)		
H'FFFF 38A8	PDAC Modulation A Fall Output	PDAC Modulation A Fall Output Time	PDAC Modulation A Fall Output Time	PDAC Modulation A Fall Output Time	8/16/32	
	Time Register 41 (PDIFTA41)	Register 42 (PDIFTA42)	Register 43 (PDIFTA43)	Register 44 (PDIFTA44)		
H'FFFF 38AC	PDAC Modulation A Fall Output	PDAC Modulation A Fall Output Time	PDAC Modulation A Fall Output Time	PDAC Modulation A Fall Output Time	8/16/32	
	Time Register 45 (PDIFTA45)	Register 46 (PDIFTA46)	Register 47 (PDIFTA47)	Register 48 (PDIFTA48)		
H'FFFF 38B0	PDAC Modulation A Fall Output	PDAC Modulation A Fall Output Time	PDAC Modulation A Fall Output Time	PDAC Modulation A Fall Output Time	8/16/32	
	Time Register 49 (PDIFTA49)	Register 50 (PDIFTA50)	Register 51 (PDIFTA51)	Register 52 (PDIFTA52)		
H'FFFF 38B4	PDAC Modulation A Fall Output	PDAC Modulation A Fall Output Time	PDAC Modulation A Fall Output Time	PDAC Modulation A Fall Output Time	8/16/32	
HIEEEE 20D2	Time Register 53 (PDIFTA53)	Register 54 (PDIFTA54)	Register 55 (PDIFTA55)	Register 56 (PDIFTA56)	0/16/00	
H'FFFF 38B8	PDAC Modulation A Fall Output	PDAC Modulation A Fall Output Time Register 58 (PDIFTA58)	PDAC Modulation A Fall Output Time Register 59 (PDIFTA59)	PDAC Modulation A Fall Output Time Register 60 (PDIFTA60)	8/16/32	
H'FFFF 38BC	Time Register 57 (PDIFTA57) PDAC Modulation A Fall Output	PDAC Modulation A Fall Output Time	PDAC Modulation A Fall Output Time		8/16/32	



	+0 Address	+1 Address	+2 Address	+2 Address +3 Address	
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit 8	Bit 7 Bit 0	Access Size
H'FFFF 38C0	PDAC Modulation A Fall Output	PDAC Modulation A Fall Output Time	PDAC Modulation A Fall Output Time	PDAC Modulation A Fall Output Time	8/16/32
H FFFF 30CU	Time Register 65 (PDIFTA65)	Register 66 (PDIFTA66)	Register 67 (PDIFTA67)	Register 68 (PDIFTA68)	6/10/32
H'FFFF 38C4	PDAC Modulation A Fall Output Time Register 69 (PDIFTA69)	PDAC Modulation A Fall Output Time Register 70 (PDIFTA70)	PDAC Modulation A Fall Output Time Register 71 (PDIFTA71)	PDAC Modulation A Fall Output Time Register 72 (PDIFTA72)	8/16/32
H'FFFF 38C8	PDAC Modulation A Fall Output	PDAC Modulation A Fall Output Time	PDAC Modulation A Fall Output Time	PDAC Modulation A Fall Output Time	8/16/32
	Time Register 73 (PDIFTA73)	Register 74 (PDIFTA74)	Register 75 (PDIFTA75)	Register 76 (PDIFTA76)	
H'FFFF 38CC	PDAC Modulation A Fall Output Time Register 77 (PDIFTA77)	PDAC Modulation A Fall Output Time Register 78 (PDIFTA78)	PDAC Modulation A Fall Output Time Register 79 (PDIFTA79)	PDAC Modulation A Fall Output Time Register 80 (PDIFTA80)	8/16/32
H'FFFF 38D0			PDAC Modulation A Fall Output Time	PDAC Modulation A Fall Output Time	0/16/00
1111111 3000	PDAC Modulation A Fall Output Time Register 81 (PDIFTA81)	PDAC Modulation A Fall Output Time Register 82 (PDIFTA82)	Register 83 (PDIFTA83)	Register 84 (PDIFTA84)	6/10/32
H'FFFF 38D4	PDAC Modulation A Fall Output	PDAC Modulation A Fall Output Time	PDAC Modulation A Fall Output Time	PDAC Modulation A Fall Output Time	8/16/32
	Time Register 85 (PDIFTA85)	Register 86 (PDIFTA86)	Register 87 (PDIFTA87)	Register 88 (PDIFTA88)	
H'FFFF 38D8	PDAC Modulation A Fall Output	PDAC Modulation A Fall Output Time	PDAC Modulation A Fall Output Time	PDAC Modulation A Fall Output Time	8/16/32
	Time Register 89 (PDIFTA89)	Register 90 (PDIFTA90)	Register 91 (PDIFTA91)	Register 92 (PDIFTA92)	
H'FFFF 38DC	PDAC Modulation A Fall Output Time Register 93 (PDIFTA93)	PDAC Modulation A Fall Output Time Register 94 (PDIFTA94)	PDAC Modulation A Fall Output Time Register 95 (PDIFTA95)	PDAC Modulation A Fall Output Time Register 96 (PDIFTA96)	8/16/32
LUEEEE 00E0					0/40/00
H'FFFF 38E0	PDAC Modulation A Fall Output Time Register 97 (PDIFTA97)	PDAC Modulation A Fall Output Time Register 98 (PDIFTA98)	PDAC Modulation A Fall Output Time Register 99 (PDIFTA99)	PDAC Modulation A Fall Output Time Register 100 (PDIFTA100)	8/16/32
H'FFFF 38E4	PDAC Modulation A Fall Output	PDAC Modulation A Fall Output Time	PDAC Modulation A Fall Output Time	PDAC Modulation A Fall Output Time	8/16/32
	Time Register 101 (PDIFTA101)	Register 102 (PDIFTA102)	Register 103 (PDIFTA103)	Register 104 (PDIFTA104)	
H'FFFF 38E8	PDAC Modulation A Fall Output	PDAC Modulation A Fall Output Time	PDAC Modulation A Fall Output Time	PDAC Modulation A Fall Output Time	8/16/32
	Time Register 105 (PDIFTA105)	Register 106 (PDIFTA106)	Register 107 (PDIFTA107)	Register 108 (PDIFTA108)	
H'FFFF 38EC	PDAC Modulation A Fall Output	PDAC Modulation A Fall Output Time	PDAC Modulation A Fall Output Time	PDAC Modulation A Fall Output Time	8/16/32
	Time Register 109 (PDIFTA109)	Register 110 (PDIFTA110)	Register 111 (PDIFTA111) Register 112 (PDIFTA1		
H'FFFF 38F0	PDAC Modulation A Fall Output	PDAC Modulation A Fall Output Time	PDAC Modulation A Fall Output Time	PDAC Modulation A Fall Output Time	8/16/32
	Time Register 113 (PDIFTA113)	Register 114 (PDIFTA114)	Register 115 (PDIFTA115)	Register 116 (PDIFTA116)	
H'FFFF 38F4	PDAC Modulation A Fall Output	PDAC Modulation A Fall Output Time	PDAC Modulation A Fall Output Time	PDAC Modulation A Fall Output Time	8/16/32
	Time Register 117 (PDIFTA117)	Register 118 (PDIFTA118)	Register 119 (PDIFTA119)	Register 120 (PDIFTA120)	
:		(Rese	erved)		-
H'FFFF 3900	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output Time	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output	8/16/32
	Time Register 1 (PDIRTB1)	Register 2 (PDIRTB2)	Time Register 3 (PDIRTB3)	Time Register 4 (PDIRTB4)	
H'FFFF 3904	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output Time	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output	8/16/32
	Time Register 5 (PDIRTB5)	Register 6 (PDIRTB6)	Time Register 7 (PDIRTB7)	Time Register 8 (PDIRTB8)	
H'FFFF 3908	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output Time	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output	8/16/32
	Time Register 9 (PDIRTB9)	Register 10 (PDIRTB10)	Time Register 11 (PDIRTB11)	Time Register 12 (PDIRTB12)	
H'FFFF 390C	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output Time	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output	8/16/32
	Time Register 13 (PDIRTB13)	Register 14 (PDIRTB14)	Time Register 15 (PDIRTB15)	Time Register 16 (PDIRTB16)	
H'FFFF 3910	PDAC Modulation B Rise Output Time Register 17 (PDIRTB17)	PDAC Modulation B Rise Output Time Register 18 (PDIRTB18)	PDAC Modulation B Rise Output Time Register 19 (PDIRTB19)	PDAC Modulation B Rise Output Time Register 20 (PDIRTB20)	8/16/32
H'FFFF 3914	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output Time	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output	8/16/32
111111 3914	Time Register 21 (PDIRTB21)	Register 22 (PDIRTB22)	Time Register 23 (PDIRTB23)	Time Register 24 (PDIRTB24)	0/10/32
H'FFFF 3918	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output Time	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output	8/16/32
	Time Register 25 (PDIRTB25)	Register 26 (PDIRTB26)	Time Register 27 (PDIRTB27)	Time Register 28 (PDIRTB28)	
H'FFFF 391C	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output Time	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output	8/16/32
	Time Register 29 (PDIRTB29)	Register 30 (PDIRTB30)	Time Register 31 (PDIRTB31)	Time Register 32 (PDIRTB32)	
H'FFFF 3920	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output Time	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output	8/16/32
	Time Register 33 (PDIRTB33)	Register 34 (PDIRTB34)	Time Register 35 (PDIRTB35)	Time Register 36 (PDIRTB36)	
H'FFFF 3924	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output Time	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output	8/16/32
	Time Register 37 (PDIRTB37)	Register 38 (PDIRTB38)	Time Register 39 (PDIRTB39)	Time Register 40 (PDIRTB40)	
H'FFFF 3928	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output Time	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output	8/16/32
	Time Register 41 (PDIRTB41)	Register 42 (PDIRTB42)	Time Register 43 (PDIRTB43)	Time Register 44 (PDIRTB44)	



	+0 Address	+1 Address	+2 Address	+3 Address	
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 16 Bit 15 Bit 8 Bit 7		Access Size
H'FFFF 392C	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output Time	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output	8/16/32
	Time Register 45 (PDIRTB45)	Register 46 (PDIRTB46)	Time Register 47 (PDIRTB47)	Time Register 48 (PDIRTB48)	
H'FFFF 3930	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output Time	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output	8/16/32
	Time Register 49 (PDIRTB49)	Register 50 (PDIRTB50)	Time Register 51 (PDIRTB51)	Time Register 52 (PDIRTB52)	
H'FFFF 3934	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output Time	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output	8/16/32
	Time Register 53 (PDIRTB53)	Register 54 (PDIRTB54)	Time Register 55 (PDIRTB55)	Time Register 56 (PDIRTB56)	
H'FFFF 3938	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output Time	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output	8/16/32
	Time Register 57 (PDIRTB57)	Register 58 (PDIRTB58)	Time Register 59 (PDIRTB59)	Time Register 60 (PDIRTB60)	
H'FFFF 393C	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output Time	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output	8/16/32
	Time Register 61 (PDIRTB61)	Register 62 (PDIRTB62)	Time Register 63 (PDIRTB63)	Time Register 64 (PDIRTB64)	
H'FFFF 3940	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output Time	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output	8/16/32
	Time Register 65 (PDIRTB65)	Register 66 (PDIRTB66)	Time Register 67 (PDIRTB67)	Time Register 68 (PDIRTB68)	
H'FFFF 3944	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output Time	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output	8/16/32
	Time Register 69 (PDIRTB69)	Register 70 (PDIRTB70)	Time Register 71 (PDIRTB71)	Time Register 72 (PDIRTB72)	
H'FFFF 3948	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output Time	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output	8/16/32
	Time Register 73 (PDIRTB73)	Register 74 (PDIRTB74)	Time Register 75 (PDIRTB75)	Time Register 76 (PDIRTB76)	
H'FFFF 394C	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output Time	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output	8/16/32
	Time Register 77 (PDIRTB77)	Register 78 (PDIRTB78)	Time Register 79 (PDIRTB79)	Time Register 80 (PDIRTB80)	
H'FFFF 3950	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output Time	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output	8/16/32
	Time Register 81 (PDIRTB81)	Register 82 (PDIRTB82)	Time Register 83 (PDIRTB83)	Time Register 84 (PDIRTB84)	
H'FFFF 3954	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output Time	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output	8/16/32
	Time Register 85 (PDIRTB85)	Register 86 (PDIRTB86)	Time Register 87 (PDIRTB87)	Time Register 88 (PDIRTB88)	
H'FFFF 3958	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output Time	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output	8/16/32
	Time Register 89 (PDIRTB89)	Register 90 (PDIRTB90)	Time Register 91 (PDIRTB91)	Time Register 92 (PDIRTB92)	
H'FFFF 395C	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output Time	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output	8/16/32
	Time Register 93 (PDIRTB93)	Register 94 (PDIRTB94)	Time Register 95 (PDIRTB95)	Time Register 96 (PDIRTB96)	
H'FFFF 3960	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output Time	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output	8/16/32
	Time Register 97 (PDIRTB97)	Register 98 (PDIRTB98)	Time Register 99 (PDIRTB99)	Time Register 100 (PDIRTB100)	
H'FFFF 3964	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output Time	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output	8/16/32
	Time Register 101 (PDIRTB101)	Register 102 (PDIRTB102)	Time Register 103 (PDIRTB103)	Time Register 104 (PDIRTB104)	
H'FFFF 3968	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output Time	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output	8/16/32
	Time Register 105 (PDIRTB105)	Register 106 (PDIRTB106)	Time Register 107 (PDIRTB107)	Time Register 108 (PDIRTB108)	
H'FFFF 396C	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output Time	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output	8/16/32
	Time Register 109 (PDIRTB109)	Register 110 (PDIRTB110)	Time Register 111 (PDIRTB111)	Time Register 112 (PDIRTB112)	
H'FFFF 3970	PDAC Modulation B Rise Output Time Register 113 (PDIRTB113)	PDAC Modulation B Rise Output Time	PDAC Modulation B Rise Output Time Register 115 (PDIRTB115)	PDAC Modulation B Rise Output	8/16/32
		Register 114 (PDIRTB114)		Time Register 116 (PDIRTB116)	0/40/00
H'FFFF 3974	PDAC Modulation B Rise Output Time Register 117 (PDIRTB117)	PDAC Modulation B Rise Output Time Register 118 (PDIRTB118)	PDAC Modulation B Rise Output Time Register 119 (PDIRTB119)	PDAC Modulation B Rise Output Time Register 120 (PDIRTB120)	8/16/32
H'FFFF 3978		PDAC Modulation B Rise Output Time	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output	8/16/32
H FFFF 3976	PDAC Modulation B Rise Output Time Register 121 (PDIRTB121)	Register 122 (PDIRTB122)	Time Register 123 (PDIRTB123)	Time Register 124 (PDIRTB124)	0/10/32
H'FFFF 397C	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output Time	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output	8/16/32
111111 3970	Time Register 125 (PDIRTB125)	Register 126 (PDIRTB126)	Time Register 127 (PDIRTB127)	Time Register 128 (PDIRTB128)	6/10/32
H'FFFF 3980	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output Time	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output	8/16/32
	Time Register 129 (PDIRTB129)	Register 130 (PDIRTB130)	Time Register 131 (PDIRTB131)	Time Register 132 (PDIRTB132)	5,10,02
H'FFFF 3984	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output Time	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output	8/16/32
	Time Register 133 (PDIRTB133)	Register 134 (PDIRTB134)	Time Register 135 (PDIRTB135)	Time Register 136 (PDIRTB136)	
H'FFFF 3988	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output Time	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output	8/16/32
2300	Time Register 137 (PDIRTB137)	Register 138 (PDIRTB138)	Time Register 139 (PDIRTB139)	Time Register 140 (PDIRTB140)	
H'FFFF 398C	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output Time	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output	8/16/32
****	Time Register 141 (PDIRTB141)	Register 142 (PDIRTB142)	Time Register 143 (PDIRTB143)	Time Register 144 (PDIRTB144)	
H'FFFF 3990	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output Time	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output	8/16/32
	Time Register 145 (PDIRTB145)	Register 146 (PDIRTB146)	Time Register 147 (PDIRTB147)	Time Register 148 (PDIRTB148)	
	_ ; -,	- , ,,	_ ` ''	- , -/	l



	+0 Address	+1 Address	+2 Address	+3 Address	
Address					Access Size
	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit 8	Bit 7 Bit 0	Access Size
H'FFFF 3994	PDAC Modulation B Rise Output Time Register 149 (PDIRTB149)	PDAC Modulation B Rise Output Time Register 150 (PDIRTB150)	PDAC Modulation B Rise Output Time Register 151 (PDIRTB151)	PDAC Modulation B Rise Output Time Register 152 (PDIRTB152)	8/16/32
H'FFFF 3998	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output Time	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output	8/16/32
	Time Register 153 (PDIRTB153)	Register 154 (PDIRTB154)	Time Register 155 (PDIRTB155) Time Register 156 (PDIRTB156		
H'FFFF 399C	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output Time	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output	8/16/32
	Time Register 157 (PDIRTB157)	Register 158 (PDIRTB158)	Time Register 159 (PDIRTB159) Time Register 160 (PDIRTB160)		
H'FFFF 39A0	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output Time	PDAC Modulation B Rise Output PDAC Modulation B Rise Output		8/16/32
	Time Register 161 (PDIRTB161)	Register 162 (PDIRTB162)	Time Register 163 (PDIRTB163)	Time Register 164 (PDIRTB164)	
H'FFFF 39A4	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output Time	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output	8/16/32
	Time Register 165 (PDIRTB165)	Register 166 (PDIRTB166)	Time Register 167 (PDIRTB167)	Time Register 168 (PDIRTB168)	
H'FFFF 39A8	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output Time	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output	8/16/32
	Time Register 169 (PDIRTB169)	Register 170 (PDIRTB170)	Time Register 171 (PDIRTB171)	Time Register 172 (PDIRTB172)	
H'FFFF 39AC	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output Time	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output	8/16/32
	Time Register 173 (PDIRTB173)	Register 174 (PDIRTB174)	Time Register 175 (PDIRTB175)	Time Register 176 (PDIRTB176)	
H'FFFF 39B0	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output Time	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output	8/16/32
	Time Register 177 (PDIRTB177)	Register 178 (PDIRTB178)	Time Register 179 (PDIRTB179)	Time Register 180 (PDIRTB180)	
H'FFFF 39B4	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output Time	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output	8/16/32
	Time Register 181 (PDIRTB181)	Register 182 (PDIRTB182)	Time Register 183 (PDIRTB183)	Time Register 184 (PDIRTB184)	
H'FFFF 39B8	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output Time	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output	8/16/32
	Time Register 185 (PDIRTB185)	Register 186 (PDIRTB186)	Time Register 187 (PDIRTB187)	Time Register 188 (PDIRTB188)	
H'FFFF 39BC	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output Time	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output	8/16/32
	Time Register 189 (PDIRTB189)	Register 190 (PDIRTB190)	Time Register 191 (PDIRTB191)	Time Register 192 (PDIRTB192)	
H'FFFF 39C0	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output Time	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output	8/16/32
	Time Register 193 (PDIRTB193)	Register 194 (PDIRTB194)	Time Register 195 (PDIRTB195)	Time Register 196 (PDIRTB196)	
H'FFFF 39C4	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output Time	PDAC Modulation B Rise Output	PDAC Modulation B Rise Output	8/16/32
	Time Register 197 (PDIRTB197)	Register 198 (PDIRTB198)	Time Register 199 (PDIRTB199)	Time Register 200 (PDIRTB200)	
:		(Rese	erved)		-
H'FFFF 3A00	PDAC Modulation B Fall Output	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	8/16/32
	Time Register 1 (PDIFTB1)	Register 2 (PDIFTB2)	Register 3 (PDIFTB3)	Register 4 (PDIFTB4)	
H'FFFF 3A04	PDAC Modulation B Fall Output	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	8/16/32
	Time Register 5 (PDIFTB5)	Register 6 (PDIFTB6)	Register 7 (PDIFTB7)	Register 8 (PDIFTB8)	
H'FFFF 3A08	PDAC Modulation B Fall Output	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	8/16/32
	Time Register 9 (PDIFTB9)	Register 10 (PDIFTB10)	Register 11 (PDIFTB11)	Register 12 (PDIFTB12)	
H'FFFF 3A0C	PDAC Modulation B Fall Output	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	8/16/32
	Time Register 13 (PDIFTB13)	Register 14 (PDIFTB14)	Register 15 (PDIFTB15)	Register 16 (PDIFTB16)	
H'FFFF 3A10	PDAC Modulation B Fall Output	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	8/16/32
	Time Register 17 (PDIFTB17)	Register 18 (PDIFTB18)	Register 19 (PDIFTB19)	Register 20 (PDIFTB20)	
H'FFFF 3A14	PDAC Modulation B Fall Output	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	8/16/32
	Time Register 21 (PDIFTB21)	Register 22 (PDIFTB22)	Register 23 (PDIFTB23)	Register 24 (PDIFTB24)	
H'FFFF 3A18	PDAC Modulation B Fall Output	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	8/16/32
	Time Register 25 (PDIFTB25)	Register 26 (PDIFTB26)	Register 27 (PDIFTB27)	Register 28 (PDIFTB28)	
H'FFFF 3A1C	PDAC Modulation B Fall Output	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	8/16/32
	Time Register 29 (PDIFTB29)	Register 30 (PDIFTB30)	Register 31 (PDIFTB31)	Register 32 (PDIFTB32)	
H'FFFF 3A20	PDAC Modulation B Fall Output	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	8/16/32
	Time Register 33 (PDIFTB33)	Register 34 (PDIFTB34)	Register 35 (PDIFTB35)	Register 36 (PDIFTB36)	
H'FFFF 3A24	PDAC Modulation B Fall Output	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	8/16/32
	Time Register 37 (PDIFTB37)	Register 38 (PDIFTB38)	Register 39 (PDIFTB39)	Register 40 (PDIFTB40)	<u> </u>
H'FFFF 3A28	PDAC Modulation B Fall Output	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	8/16/32
	Time Register 41 (PDIFTB41)	Register 42 (PDIFTB42)	Register 43 (PDIFTB43)	Register 44 (PDIFTB44)	<u> </u>
H'FFFF 3A2C	PDAC Modulation B Fall Output	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	8/16/32
	Time Register 45 (PDIFTB45)	Register 46 (PDIFTB46)	Register 47 (PDIFTB47)	Register 48 (PDIFTB48)	Ì



H'FFFF 3A38 P H'FFFF 3A3C P H'FFFF 3A40 P	PDAC Modulation B Fall Output Time Register 49 (PDIFTB49) PDAC Modulation B Fall Output Time Register 53 (PDIFTB53) PDAC Modulation B Fall Output Time Register 57 (PDIFTB57)	PDAC Modulation B Fall Output Time Register 50 (PDIFTB50) PDAC Modulation B Fall Output Time Register 54 (PDIFTB54) PDAC Modulation B Fall Output Time	Bit 15 Bit 8 PDAC Modulation B Fall Output Time Register 51 (PDIFTB51) PDAC Modulation B Fall Output Time		Access Size
H'FFFF 3A34 P H'FFFF 3A34 P H'FFFF 3A38 P H'FFFF 3A3C P H'FFFF 3A40 P	PDAC Modulation B Fall Output Time Register 49 (PDIFTB49) PDAC Modulation B Fall Output Time Register 53 (PDIFTB53) PDAC Modulation B Fall Output Time Register 57 (PDIFTB57)	PDAC Modulation B Fall Output Time Register 50 (PDIFTB50) PDAC Modulation B Fall Output Time Register 54 (PDIFTB54)	PDAC Modulation B Fall Output Time Register 51 (PDIFTB51)	PDAC Modulation B Fall Output Time	8/16/32
H'FFFF 3A34 P H'FFFF 3A38 P H'FFFF 3A3C P H'FFFF 3A40 P	Time Register 49 (PDIFTB49) PDAC Modulation B Fall Output Time Register 53 (PDIFTB53) PDAC Modulation B Fall Output Time Register 57 (PDIFTB57)	Register 50 (PDIFTB50) PDAC Modulation B Fall Output Time Register 54 (PDIFTB54)	Register 51 (PDIFTB51)	•	8/16/32
H'FFFF 3A38 P H'FFFF 3A3C P H'FFFF 3A40 P	Time Register 53 (PDIFTB53) PDAC Modulation B Fall Output Time Register 57 (PDIFTB57)	Register 54 (PDIFTB54)	PDAC Modulation B Fall Output Time	,	
H'FFFF 3A3C P H'FFFF 3A40 P	PDAC Modulation B Fall Output Time Register 57 (PDIFTB57)		Register 55 (PDIFTB55)	PDAC Modulation B Fall Output Time Register 56 (PDIFTB56)	8/16/32
H'FFFF 3A3C P H'FFFF 3A40 P	Time Register 57 (PDIFTB57)		PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	8/16/32
H'FFFF 3A40 P	PDAC Modulation R Fall Output	Register 58 (PDIFTB58)	Register 59 (PDIFTB59)	Register 60 (PDIFTB60)	6/10/32
H'FFFF 3A40 P	PDAC Modulation B Fall Output	PDAC Modulation B Fall Output Time	e PDAC Modulation B Fall Output Time PDAC Modulation B Fall Output Tim		8/16/32
	Time Register 61 (PDIFTB61)	Register 62 (PDIFTB62)	Register 63 (PDIFTB63)	Register 64 (PDIFTB64)	
-	PDAC Modulation B Fall Output	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	8/16/32
	Time Register 65 (PDIFTB65)	Register 66 (PDIFTB66)	Register 67 (PDIFTB67)	Register 68 (PDIFTB68)	
	PDAC Modulation B Fall Output	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	8/16/32
	Time Register 69 (PDIFTB69)	Register 70 (PDIFTB70)	Register 71 (PDIFTB71)	Register 72 (PDIFTB72)	
	PDAC Modulation B Fall Output	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	8/16/32
 	Time Register 73 (PDIFTB73)	Register 74 (PDIFTB74)	Register 75 (PDIFTB75)	Register 76 (PDIFTB76)	
	PDAC Modulation B Fall Output	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	8/16/32
	Time Register 77 (PDIFTB77)	Register 78 (PDIFTB78)	Register 79 (PDIFTB79)	Register 80 (PDIFTB80)	
	PDAC Modulation B Fall Output	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	8/16/32
+	Time Register 81 (PDIFTB81)	Register 82 (PDIFTB82)	Register 83 (PDIFTB83)	Register 84 (PDIFTB84)	
	PDAC Modulation B Fall Output	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time		8/16/32
	Time Register 85 (PDIFTB85)	Register 86 (PDIFTB86)	Register 87 (PDIFTB87)	Register 88 (PDIFTB88)	
	PDAC Modulation B Fall Output Time Register 89 (PDIFTB89)	PDAC Modulation B Fall Output Time Register 90 (PDIFTB90)	PDAC Modulation B Fall Output Time Register 91 (PDIFTB91)	PDAC Modulation B Fall Output Time Register 92 (PDIFTB92)	8/16/32
+					0/40/00
	PDAC Modulation B Fall Output Time Register 93 (PDIFTB93)	PDAC Modulation B Fall Output Time Register 94 (PDIFTB94)	PDAC Modulation B Fall Output Time Register 95 (PDIFTB95)	PDAC Modulation B Fall Output Time Register 96 (PDIFTB96)	8/16/32
 	-				0/16/00
	PDAC Modulation B Fall Output Time Register 97 (PDIFTB97)	PDAC Modulation B Fall Output Time Register 98 (PDIFTB98)	PDAC Modulation B Fall Output Time PDAC Modulation B Fall Output Register 99 (PDIFTB99) Register 100 (PDIFTB10)		8/16/32
H'FFFF 3A64 P	PDAC Modulation B Fall Output	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	8/16/32
Ti	Time Register 101 (PDIFTB101)	Register 102 (PDIFTB102)	Register 103 (PDIFTB103)	Register 104 (PDIFTB104)	
H'FFFF 3A68 P	PDAC Modulation B Fall Output	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	8/16/32
Ti	Fime Register 105 (PDIFTB105)	Register 106 (PDIFTB106)	Register 107 (PDIFTB107)	Register 108 (PDIFTB108)	
H'FFFF 3A6C P	PDAC Modulation B Fall Output	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	8/16/32
Ti	Time Register 109 (PDIFTB109)	Register 110 (PDIFTB110)	Register 111 (PDIFTB111)	Register 112 (PDIFTB112)	
H'FFFF 3A70 P	PDAC Modulation B Fall Output	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	8/16/32
Ti	Time Register 113 (PDIFTB113)	Register 114 (PDIFTB114)	Register 115 (PDIFTB115)	Register 116 (PDIFTB116)	
H'FFFF 3A74 P	PDAC Modulation B Fall Output	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	8/16/32
Ti	Fime Register 117 (PDIFTB117)	Register 118 (PDIFTB118)	Register 119 (PDIFTB119)	Register 120 (PDIFTB120)	
H'FFFF 3A78 P	PDAC Modulation B Fall Output	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	8/16/32
	Fime Register 121 (PDIFTB121)	Register 122 (PDIFTB122)	Register 123 (PDIFTB123)	Register 124 (PDIFTB124)	
	PDAC Modulation B Fall Output Fime Register 125 (PDIFTB125)	PDAC Modulation B Fall Output Time Register 126 (PDIFTB126)	PDAC Modulation B Fall Output Time Register 127 (PDIFTB127)	PDAC Modulation B Fall Output Time Register 128 (PDIFTB128)	8/16/32
	-		· · · · · · · · · · · · · · · · · · ·		0/40/00
	PDAC Modulation B Fall Output Fime Register 129 (PDIFTB129)	PDAC Modulation B Fall Output Time Register 130 (PDIFTB130)	PDAC Modulation B Fall Output Time Register 131 (PDIFTB131)	PDAC Modulation B Fall Output Time Register 132 (PDIFTB132)	8/16/32
	PDAC Modulation B Fall Output	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	8/16/32
	Fime Register 133 (PDIFTB133)	Register 134 (PDIFTB134)	Register 135 (PDIFTB135)	Register 136 (PDIFTB136)	- 5/ TO/OE
	PDAC Modulation B Fall Output	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	8/16/32
	Time Register 137 (PDIFTB137)	Register 138 (PDIFTB138)	Register 139 (PDIFTB139)	Register 140 (PDIFTB140)	
	PDAC Modulation B Fall Output	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	8/16/32
	Fime Register 141 (PDIFTB141)	Register 142 (PDIFTB142)	Register 143 (PDIFTB143)	Register 144 (PDIFTB144)	
H'FFFF 3A90 P	PDAC Modulation B Fall Output	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	8/16/32
	Fime Register 145 (PDIFTB145)	Register 146 (PDIFTB146)	Register 147 (PDIFTB147)	Register 148 (PDIFTB148)	
H'FFFF 3A94 P	PDAC Modulation B Fall Output	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	PDAC Modulation B Fall Output Time	8/16/32
Ti	Time Register 149 (PDIFTB149)	Register 150 (PDIFTB150)	Register 151 (PDIFTB151)	Register 152 (PDIFTB152)	



	+0 Address	+1 Address	+2 Address	+3 Address			
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit 8		Access Size		
H'FFFF 3A98	PDAC Modulation B Fall Output Time Register 153 (PDIFTB153)	PDAC Modulation B Fall Output Time Register 154 (PDIFTB154)	PDAC Modulation B Fall Output Time Register 155 (PDIFTB155)	PDAC Modulation B Fall Output Time Register 156 (PDIFTB156)	8/16/32		
H'FFFF 3A9C	PDAC Modulation B Fall Output Time Register 157 (PDIFTB157)	PDAC Modulation B Fall Output Time Register 158 (PDIFTB158)	PDAC Modulation B Fall Output Time Register 159 (PDIFTB159)	PDAC Modulation B Fall Output Time Register 160 (PDIFTB160)	8/16/32		
H'FFFF 3AA0	PDAC Modulation B Fall Output Time Register 161 (PDIFTB161)	PDAC Modulation B Fall Output Time Register 162 (PDIFTB162)	PDAC Modulation B Fall Output Time Register 163 (PDIFTB163)	PDAC Modulation B Fall Output Time Register 164 (PDIFTB164)	8/16/32		
H'FFFF 3AA4	PDAC Modulation B Fall Output Time Register 165 (PDIFTB165)	PDAC Modulation B Fall Output Time Register 166 (PDIFTB166)	PDAC Modulation B Fall Output Time Register 167 (PDIFTB167)	PDAC Modulation B Fall Output Time Register 168 (PDIFTB168)	8/16/32		
H'FFFF 3AA8	PDAC Modulation B Fall Output Time Register 169 (PDIFTB169)	PDAC Modulation B Fall Output Time Register 170 (PDIFTB170)	PDAC Modulation B Fall Output Time Register 171 (PDIFTB171)	PDAC Modulation B Fall Output Time Register 172 (PDIFTB172)	8/16/32		
H'FFFF 3AAC	PDAC Modulation B Fall Output Time Register 173 (PDIFTB173)	PDAC Modulation B Fall Output Time Register 174 (PDIFTB174)	PDAC Modulation B Fall Output Time Register 175 (PDIFTB175)	PDAC Modulation B Fall Output Time Register 176 (PDIFTB176)	8/16/32		
H'FFFF 3AB0	PDAC Modulation B Fall Output Time Register 177 (PDIFTB177)	PDAC Modulation B Fall Output Time Register 178 (PDIFTB178)	PDAC Modulation B Fall Output Time Register 179 (PDIFTB179)	PDAC Modulation B Fall Output Time PDAC Modulation B Fall Output Time			
H'FFFF 3AB4	PDAC Modulation B Fall Output Time Register 181 (PDIFTB181)	PDAC Modulation B Fall Output Time Register 182 (PDIFTB182)	PDAC Modulation B Fall Output Time Register 183 (PDIFTB183) PDAC Modulation B Fall Output Time Register 184 (PDIFTB184)		8/16/32		
H'FFFF 3AB8	PDAC Modulation B Fall Output Time Register 185 (PDIFTB185)	PDAC Modulation B Fall Output Time Register 186 (PDIFTB186)	PDAC Modulation B Fall Output Time Register 187 (PDIFTB187) Register 188 (PDIFTB188)		8/16/32		
H'FFFF 3ABC	PDAC Modulation B Fall Output Time Register 189 (PDIFTB189)	PDAC Modulation B Fall Output Time Register 190 (PDIFTB190)	PDAC Modulation B Fall Output Time Register 191 (PDIFTB191)	PDAC Modulation B Fall Output Time Register 192 (PDIFTB192)	8/16/32		
H'FFFF 3AC0	PDAC Modulation B Fall Output Time Register 193 (PDIFTB193)	PDAC Modulation B Fall Output Time Register 194 (PDIFTB194)	PDAC Modulation B Fall Output Time PDAC Modulation B Fall Output Register 195 (PDIFTB195) Register 196 (PDIFTB196		8/16/32		
H'FFFF 3AC4	PDAC Modulation B Fall Output Time Register 197 (PDIFTB197)	PDAC Modulation B Fall Output Time Register 198 (PDIFTB198)	PDAC Modulation B Fall Output Time Register 199 (PDIFTB199)	PDAC Modulation B Fall Output Time Register 200 (PDIFTB200)	8/16/32		
:	(Reserved)						
H'FFFF 3B00 to	PDAC Modulation C Rise Output Time Register 1 to 600						
H'FFFF 3D57	(PDIRTC1 to PDIRTC600)						
:		(Rese	erved)		-		
H'FFFF 3D80 to		PDAC Modulation C Fall Ou	utput Time Register 1 to 600		8/16/32		
H'FFFF 3FD7		(PDIRTC1 to	PDIRTC600)				
:		(Rese	erved)		-		
H'FFFF 4000	A/D0 Control Register (AD0CSR)	(Reserved)	A/D0Conversion Status Register (AD0REF)	(Reserved)	8, -, 8, -		
H'FFFF 4004		ger Enable Register)TRE)	A/D0 Interrupt Trigger Cor (AD0	nversion End Flag Register ITRF)	8/16		
H'FFFF 4008		Source Select Register		vare Trigger Register STRG)	8/16		
H'FFFF 400C	. 55	on End Interrupt Enable Register	(Reserved)	(Reserved)	8/16, -, -		
:		(Rese	erved)		-		
H'FFFF 401C	A/D0-Converted Value Addition Mode Select Register (AD0ADS)	(Reserved)	A/D0-Converted Value Addition Count Select Register (AD0ADC)	(Reserved)	8, -, 8, -		
H'FFFF 4020		Select Register	(Reserved)	(Reserved)	8/16, -, -		
:		(Rese	erved)		-		
H'FFFF 4030		ktended Register	(Reserved)	(Reserved)	8/16, -, -		
:		(Rese	erved)		-		
H'FFFF 403C	(Reserved)	(Reserved)		egister DIAG0 DRD)	-, -, 16		
H'FFFF 4040		Register 0 DDR0)		Register 1 DR1)	16		



	+0 Address	+1 Address		+2 Address	+3 Address		
Address		Bit 23	Bit 16		Bit 7	Bit 0	Access Size
H'FFFF 4044		Register 2			a Register 3		16
		DDR2)			DDR3)		
H'FFFF 4048	A/D0 Data	Register 4		A/D0 Data	Register 5		16
	(AD	DDR4)		(ADO	DDR5)		
H'FFFF 404C		Register 6		A/D0 Data Register 7		16	
LUFEFE 4050	,	DDR6)		•	DDR7)		10
H'FFFF 4050	A/D0 Data Register 8 (AD0DR8)			a Register 9 DDR9)		16	
H'FFFF 4054	A/D0 Data Register 10			·	Register 11		16
	(AD0	DR10)		(AD0	DR11)		
H'FFFF 4058	A/D0 Data	Register 12		A/D0 Data	Register 13		16
	(AD0	DR12)		(AD0	DR13)		
H'FFFF 405C		Register 14			Register 15		16
	(ADU	DR14)	(Rese	·	DR15)		
H'FFFF 4400	A/D1 Control Posistor	(Paggrad)	(nese	,	(Paggrand)		8 - 8
H FFFF 4400	A/D1 Control Register (AD1CSR)	(Reserved)		A/D1Conversion Status Register (AD1REF)	(Reserved)		8, -, 8, -
:	,		(Rese	erved)			-
H'FFFF 4410	A/D1 Interrupt Trigger Enable	(Reserved)		A/D1 Interrupt Trigger Conversion	(Reserved)		8, -, 8, -
	Register (AD1TRE)			End Flag Register (AD1TRF)			
H'FFFF 4414	A/D1 Interrupt Trigger Source Select	(Reserved)		A/D1 Interrupt Software Trigger	(Reserved)		8, -, 8, -
	Register (AD1TRS)			Register (AD1STRG)	AD1STRG)		
H'FFFF 4418	A/D1 Interrupt Trigger Conversion	(Reserved)		(Reserved)	(Reserved)		8, -, -, -
	End Interrupt Enable Register (AD1TRD)						
H'FFFF 441C	A/D1-Converted Value Addition	(Reserved)		A/D1i-Converted Value Addition	(Reserved)		8, -, 8, -
	Mode Select Register (AD1ADS)	, ,		Count Select Register (AD1ADC)	, ,		
H'FFFF 4420	A/D1 Channel	Select Register		(Reserved)	(Reserved)		8/16, -, -
	(AD	ANS)					
:			(Rese	erved)	T		-
H'FFFF 4430		ktended Register CER)		(Reserved)	(Reserved)		8/16, -, -
	(AD	CER)	/Posc	on (od)			
H'FFFF 443C	(Reserved)	(Reserved)	(Rese		egister DIAG1		-, -, 16
	(i losei veu)	(Heselved)			DRD)		,-, 10
H'FFFF 4440	A/D1 Data	Register 0			a Register 1		16
	(AD	DR0)		(AD:	IDR1)		
H'FFFF 4444		Register 2			a Register 3		16
	·	DR2)			IDR3)		
H'FFFF 4448		Register 4			a Register 5		16
H'FFFF 444C		Register 6		·	•		16
		DR6)		A/D1 Data Register 7 (AD1DR7)			
:			(Rese	erved)			-
H'FFFF 5000	(Reserved)	(Reserved)		Port A Da	ta Register		-, -, 8/16
				(PA	ADR)		
H'FFFF 5004	(Reserved)	(Reserved)			O Register		-, -, 8/16
					IOR)		
:			(Rese				-
H'FFFF 5010		rol Register 4 CR4)			rol Register 3 CR3)		8/16/32
	(PA	O1 17 <i>)</i>		(PA	0110)		



	+0 Address	+1 Address		+2 Address	+3 Address	
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15	Bit 8	Bit 7 Bit 0	Access Size
H'FFFF 5014		rol Register 2 CR2)		Port A Contr		8/16/32
:		(Rese	erved)			-
H'FFFF 501C	(Reserved)	(Reserved)	Port A Port Register (PAPR)		-, -, 8/16	
H'FFFF 5020		Dummy Access Ar	ea (DUMM	IYHPB0)		8/16/32
:		(Rese	erved)			
H'FFFF 5098	(Reserved)	(Reserved)		Port A Driving Abili (PAE		-, -, 8/16
:		(Rese	erved)			-
H'FFFF 5100	(Reserved)	(Reserved)	Port B Data Register (PBDR)		-, -, 8/16	
H'FFFF 5104	(Reserved)	(Reserved)		Port B IO (PBI		-, -, 8/16
:		(Rese	erved)	ved)		
H'FFFF 5114		rol Register 2 CR2)	Port B Control Register 1 (PBCR1)		8/16/32	
:		(Rese	erved)			-
H'FFFF 511C	(Reserved)	(Reserved)	Port B Port Register (PBPR)		-, -, 8/16	
:		(Rese	erved)			
H'FFFF 5198	(Reserved)	(Reserved)	Port B Driving Ability Setting Register (PBDSR)		-, -, 8/16	
:		(Rese	erved)			
H'FFFF 5200	(Reserved)	(Reserved)	Port C Data Register (PCDR)		-, -, 8/16	
H'FFFF 5204	(Reserved)	(Reserved)	Port C IO Register (PCIOR)		-, -, 8/16	
:		(Rese	erved)			
H'FFFF 5210		rol Register 4 CR4)		Port C Contr (PCC	-	8/16/32
H'FFFF 5214		rol Register 2 CR2)		Port C Contr (PCC	-	8/16/32
:		(Rese	erved)			
H'FFFF 521C	(Reserved)	(Reserved)		Port C Poi		-, -, 8/16
:		(Rese	erved)			-
H'FFFF 5298	(Reserved)	(Reserved)		Port C Driving Abili (PCI		-, -, 8/16
:		(Rese	erved)			-
H'FFFF 5300		d Value Switching Register		(Reserved)	(Reserved)	8/16, -, -
:		(Rese	erved)			-
H'FFFF 5340	Port DRI Input Channel Switching Register (PDRIR)	(Reserved)		(Reserved)	(Reserved)	8, -, -, -
:		(Rese	erved)			-
H'FFFF 5400	(Reserved)	(Reserved)		Port D Dat (PD		-, -, 8/16
H'FFFF 5404	(Reserved)	(Reserved)		Port D IO (PDI		-, -, 8/16
:		(Rese	erved)			-



### Address ### Ad	Bit 0	Access Size 8/16/32 8/16/32 , -, 8/16 , -, 8/16 , -, 8/16 , -, 8/16	
HFFFF 5410		8/16/32 - -, -, 8/16 - -, -, 8/16 - -, -, 8/16	
HFFFF 5414		- -, -, 8/16 - -, -, 8/16 - -, -, 8/16	
H'FFFF 541C (Reserved) (Reserved) Port Dort Register (PDPR) : (Reserved) H'FFFF 5498 (Reserved) (Reserved) Port Doriving Ability Setting Register (PDDSR) : (Reserved) H'FFFF 5500 (Reserved) Port E Data Register (PEDR) H'FFFF 5504 (Reserved) Port E IO Register (PEDR) : (Reserved) H'FFFF 5510 Port E Control Register 4 Port E Control Register 3 (PECR3) H'FFFF 5514 Port E Control Register 2 Port E Control Register 1 (PECR1) : (Reserved)		- -, -, 8/16 - -, -, 8/16	
(PDPR) (Reserved) (Reserved) Port D Driving Ability Setting Register (PDDSR) (Reserved) Port D Driving Ability Setting Register (PDDSR) (Reserved) Port E Data Register (PDDSR) (Reserved) Port E Data Register (PEDR) (PECR3) (PECR4) (PECR3) (PECR4) (PECR4) (PECR5) (- -, -, 8/16 - -, -, 8/16	
H'FFFF 5498 (Reserved) Port D Driving Ability Setting Register (PDDSR) : (Reserved) H'FFFF 5500 (Reserved) Port E Data Register (PEDR) H'FFFF 5504 (Reserved) Port E IO Register (PEIOR) : (Reserved) Port E Control Register 4 (PECR3) H'FFFF 5510 Port E Control Register 4 (PECR3) Port E Control Register 1 (PECR1) H'FFFF 5514 Port E Control Register 2 (PECR2) Port E Control Register 1 (PECR1)		- -, -, 8/16	
(Reserved) (Reserved) Port E Data Register (PEDR)		- -, -, 8/16	
H'FFFF 5500 (Reserved) Port E Data Register (PEDR) H'FFFF 5504 (Reserved) Port E IO Register (PEIOR) : (Reserved) H'FFFF 5510 Port E Control Register 4 (PECR3) (PECR4) (PECR3) H'FFFF 5514 Port E Control Register 2 (PECR2) (Reserved)			
H'FFFF 5504 (Reserved) (Reserved) Port E IO Register (PEIOR) : (Reserved) (PEIOR) H'FFFF 5510 Port E Control Register 4 (PECR4) Port E Control Register 3 (PECR3) H'FFFF 5514 Port E Control Register 2 (PECR2) Port E Control Register 1 (PECR1) : (Reserved)			
(PEIOR) (Reserved) H'FFFF 5510 Port E Control Register 4 (PECR4) Port E Control Register 3 (PECR3) H'FFFF 5514 Port E Control Register 2 Port E Control Register 1 (PECR1) (PECR1) (Reserved)		-, -, 8/16 -	
H'FFFF 5510 Port E Control Register 4 (PECR4) Port E Control Register 3 (PECR3) H'FFFF 5514 Port E Control Register 2 (PECR2) Port E Control Register 1 (PECR1) : (Reserved)		-	
(PECR4) (PECR3) H'FFFF 5514 Port E Control Register 2 (PECR2) Port E Control Register 1 (PECR1) : (Reserved)			
(PECR2) (PECR1) : (Reserved)		8/16/32	
		8/16/32	
(D) (D)	rved)		
H'FFFF 551C (Reserved) Port E Port Register (PEPR)		-, -, 8/16	
: (Reserved)	rved)		
H'FFFF 5598 (Reserved) (Reserved) Port E Driving Ability Setting Register (PEDSR)			
: (Reserved)		-	
H'FFFF 5600 (Reserved) (Reserved) Port F Data Register (PFDR)		-, -, 8/16	
H'FFFF 5604 (Reserved) (Reserved) Port F IO Register (PFIOR)	-		
: (Reserved)		-	
H'FFFF 5614 Port F Control Register 2 Port F Control Register 1 (PFCR2) (PFCR1)		8/16/32	
: (Reserved)		-	
H'FFFF 561C (Reserved) (Reserved) Port F Port Register (PFPR)		-, -, 8/16	
: (Reserved)		-	
H'FFFF 5698 (Reserved) (Reserved) Port F Driving Ability Setting Register (PFDSR)		-, -, 8/16	
: (Reserved)		-	
H'FFFF 5700 Port DEF Input Threshold Value Switching Register (Reserved) (Reserved) (PDLVR)	(Reserved) (Reserved)		
: (Reserved)		-	
H'FFFF 5800 (Reserved) (Reserved) Port G Data Register (PGDR)		-, -, 8/16	
H'FFFF 5804 (Reserved) (Reserved) Port G IO Register (PGIOR)		-, -, 8/16	
: (Reserved)		-	
H'FFFF 5814 Port G Control Register 2 Port G Control Register 1 (PGCR2) (PGCR1)		8/16/32	



	+0 Address	+1 Address		+2 Address	+3 Address	
Address	Bit 31 Bit 24		Bit 15	Bit 8	Bit 7 Bit 0	Access Size
:			erved)			
H'FFFF 581C	(Reserved)	(Reserved)		Port G Po	rt Register	-, -, 8/16
	(1.1555.1754)	(1888.1884)			PR)	, , 5, 10
:		(Rese	erved)			-
H'FFFF 5898	(Reserved)	(Reserved)		Port G Driving Abil	ity Setting Register	-, -, 8/16
					OSR)	
:		(Rese	erved)			-
H'FFFF 5900	(Reserved)	(Reserved)		Port H Da	ta Register	-, -, 8/16
				(PH	DR)	
H'FFFF 5904	(Reserved)	(Reserved)		Port H IC) Register	-, -, 8/16
				(PH	IOR)	
:		(Rese	erved)			-
H'FFFF 5910		rol Register 4			rol Register 3	8/16/32
		CR4)		•	CR3)	
H'FFFF 5914		rol Register 2 CR2)		Port H Contr	ol Register 1 CR1)	8/16/32
	(F11		erved)	(F1)		
H'FFFF 591C	(Reserved)	(Reserved)	l siveu)	Port H Po	rt Register	-, -, 8/16
111111 3910	(Heselved)	(Heserveu)			IPR)	-, -, 0/10
:		(Rese	erved)	·		
H'FFFF 5998	(Reserved)	(Reserved)		Port H Driving Abil	ity Setting Register	-, -, 8/16
					OSR)	
:		(Rese	erved)			-
H'FFFF 5A00	(Reserved)	(Reserved)		Port J Dat	a Register	-, -, 8/16
			(PJDR)			
H'FFFF 5A04	(Reserved)	(Reserved)			Register	-, -, 8/16
		-		(PJI	OR)	
:	2.12		erved)	2.12.		-
H'FFFF 5A10		rol Register 4 CR4)			ol Register 3 CR3)	8/16/32
H'FFFF 5A14	-	rol Register 2		Port J Contr	<u> </u>	8/16/32
TITTI SAI		CR2)			CR1)	0/10/32
:		(Rese	erved)			
H'FFFF 5A1C	(Reserved)	(Reserved)		Port J Po	rt Register	-, -, 8/16
				(PJ	PR)	
:		(Rese	erved)			-
H'FFFF 5A98	(Reserved)	(Reserved)		Port J Driving Abili	ity Setting Register	-, -, 8/16
				(PJI	OSR)	
:		(Rese	erved)			
H'FFFF 5B00		I Value Switching Register		(Reserved)	(Reserved)	8/16, -, -
	(PG	LVR)				
<u>:</u>			erved)			-
H'FFFF 5C00	(Reserved)	(Reserved)			ta Register DR)	-, -, 8/16
H'FFFF 5C04	(Recoved)	(Reconced)				8/16
117777 3004	(Reserved)	(Reserved)		Port K IC (PK	Register	-, -, 8/16
:		(Res	erved)	(-
H'FFFF 5C10	Port K Cont	rol Register 4		Port K Contr	rol Register 3	8/16/32
		CR4)			CR3)	
H'FFFF 5C14	Port K Cont	rol Register 2		Port K Contr	rol Register 1	8/16/32
	(PK	CR2)		(PK	CR1)	



	+0 Address	+1 Address		+2 Address	+3 Address	
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15		Bit 7 Bit (Access Size
:		(Rese				
H'FFFF 5C1C	(Reserved)	(Reserved)			rt Register PR)	-, -, 8/16
:		(Rese	erved)			-
H'FFFF 5C98	(Reserved)	(Reserved)			ity Setting Register DSR)	-, -, 8/16
:		(Rese	erved)			-
H'FFFF 5D00	(Reserved)	(Reserved)			a Register DR)	-, -, 8/16
H'FFFF 5D04	(Reserved)	(Reserved)			Register OR)	-, -, 8/16
:		(Rese	erved)			-
H'FFFF 5D10	(Reserved)	(Reserved)			ol Register 3 CR3)	-, -, 8/16
H'FFFF 5D14		rol Register 2 CR2)			ol Register 1	8/16/32
:		(Rese	erved)			-
H'FFFF 5D1C	(Reserved)	(Reserved)			rt Register PR)	-, -, 8/16
:		(Rese	erved)			-
H'FFFF 5D98	(Reserved)	(Reserved)			ity Setting Register	-, -, 8/16
:		(Rese	erved)			-
H'FFFF 5E00		Value Switching Register LVR)		(Reserved)	(Reserved)	8/16, -, -
:		(Rese	erved)			-
H'FFFF 5E10		rol Register 4 CR4)			rol Register 3 CR3)	8/16/32
H'FFFF 5E14		rol Register 2 CR2)		Port M Conti (PM	rol Register 1 CR1)	8/16/32
:		(Rese	erved)			-
H'FFFF 5E1C	(Reserved)	(Reserved)			rt Register IPR)	-, -, 8/16
:		(Rese	erved)			-
H'FFFF 5F14		rol Register 2 CR2)		Port N Contr (PN	ol Register 1 CR1)	8/16/32
:		(Rese	erved)			-
H'FFFF 5F1C	(Reserved)	(Reserved)			rt Register PR)	-, -, 8/16
:		(Rese	erved)			
H'FFFF 6000		CAN0 Mailbo (C0M		r 0		8/16/32
H'FFFF 6004		CANO Mailbox Register 0 (C0MB0)			8/16/32	
H'FFFF 6008		CANO Mailbo	ox Register MB0)	70		8/16/32
H'FFFF 600C		CAN0 Mailbo	ох Register ИВ0)	r 0		8/16/32
H'FFFF 6010		CANO Mailbo (CON	ox Register	r1		8/16/32



	+0 Address	+1 Address	+2 Address	+3 Address			
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit 8	Bit 7 Bit 0	Access Size		
H'FFFF 6014			ox Register 1		8/16/32		
H'FFFF 6018			ox Register 1		8/16/32		
H'FFFF 601C		CAN0 Mailb	ox Register 1		8/16/32		
H'FFFF 6020		(C0MB1) CAN0 Mailbox Register 2					
H'FFFF 6024		CAN0 Mailb	MB2) ox Register 2		8/16/32		
H'FFFF 6028		CAN0 Mailb	MB2) ox Register 2		8/16/32		
H'FFFF 602C		CAN0 Mailb	MB2) ox Register 2		8/16/32		
H'FFFF 6030		CAN0 Mailb	MB2) ox Register 3		8/16/32		
H'FFFF 6034		CAN0 Mailb	MB3) ox Register 3		8/16/32		
H'FFFF 6038		CAN0 Mailb	MB3) ox Register 3		8/16/32		
H'FFFF 603C		CAN0 Mailb	MB3) ox Register 3		8/16/32		
H'FFFF 6040		CAN0 Mailb	MB3) ox Register 4		8/16/32		
H'FFFF 6044		CAN0 Mailb	MB4) ox Register 4 MB4)		8/16/32		
H'FFFF 6048		CAN0 Mailb	ox Register 4		8/16/32		
H'FFFF 604C		CAN0 Mailb	MB4) ox Register 4		8/16/32		
H'FFFF 6050		CAN0 Mailb	MB4) ox Register 5 MB5)		8/16/32		
H'FFFF 6054		CAN0 Mailb	ox Register 5 MB5)		8/16/32		
H'FFFF 6058		CAN0 Mailb	ox Register 5 MB5)		8/16/32		
H'FFFF 605C		CAN0 Mailb	ox Register 5 MB5)		8/16/32		
H'FFFF 6060		CAN0 Mailb	ox Register 6 MB6)		8/16/32		
H'FFFF 6064		CAN0 Mailb	ox Register 6 MB6)		8/16/32		
H'FFFF 6068		CAN0 Mailb	ox Register 6		8/16/32		
H'FFFF 606C		(COMB6) CANO Mailbox Register 6 (COMBC)					
H'FFFF 6070		(COMB6) CANO Mailbox Register 7 (COMB7)					
H'FFFF 6074		(COMB7) CANO Mailbox Register 7 (COMB7)					
H'FFFF 6078		CAN0 Mailb	ox Register 7 MB7)		8/16/32		



	+0 Address	+1 Address	+2 Address		+3 Address	
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15	Bit 8 Bit 7	Bit 0	Access Size
H'FFFF 607C		CAN0 Mailbo	ox Register 7	l .		8/16/32
		(CON	MB7)			
H'FFFF 6080		CAN0 Mailbo				8/16/32
		(COM				8/16/32
H'FFFF 6084		CAN0 Mailbox Register 8 (C0MB8)				
H'FFFF 6088						
		(COM				8/16/32
H'FFFF 608C		CAN0 Mailbo	ox Register 8			8/16/32
		(CON	MB8)			
H'FFFF 6090		CAN0 Mailbo	ox Register 9			8/16/32
		(COM				
H'FFFF 6094		CAN0 Mailbo (C0N				8/16/32
H'FFFF 6098		CAN0 Mailbo				8/16/32
		(COM				0/10/02
H'FFFF 609C		CAN0 Mailbo	ox Register 9		-	8/16/32
		(CON	/IB9)			
H'FFFF 60A0		CAN0 Mailbox	x Register 10			8/16/32
		(C0M				
H'FFFF 60A4		CANO Mailbox				8/16/32
H'FFFF 60A8		(C0M CAN0 Mailbo				8/16/32
TITTI GOAG		(COM				0/10/32
H'FFFF 60AC		CAN0 Mailbox	x Register 10			8/16/32
		(C0M	B10)			
H'FFFF 60B0		CAN0 Mailbox	x Register 11			8/16/32
		(C0M				
H'FFFF 60B4		CAN0 Mailbox (C0M				8/16/32
H'FFFF 60B8		CANO Mailbox				8/16/32
0000		(COM				0/10/02
H'FFFF 60BC		CAN0 Mailbox	x Register 11			8/16/32
		(C0M	B11)			
H'FFFF 60C0		CAN0 Mailbox				8/16/32
		(C0M				
H'FFFF 60C4		CAN0 Mailbo: (C0M				8/16/32
H'FFFF 60C8		CAN0 Mailbo				8/16/32
		(C0M	-			5, 15, 52
H'FFFF 60CC		CAN0 Mailbox	x Register 12			8/16/32
		(C0M	B12)			
H'FFFF 60D0		CAN0 Mailbox	-			8/16/32
		(COM				040/00
H'FFFF 60D4		CAN0 Mailbox (C0M				8/16/32
H'FFFF 60D8		CAN0 Mailbo				8/16/32
		(C0M				
H'FFFF 60DC		CAN0 Mailbox	x Register 13			8/16/32
		(C0M	B13)			
H'FFFF 60E0		CANO Mailbox				8/16/32
		(C0M	B14)			<u> </u>



	+0 Address	+1 Address	+2 Address	+3 Addre	ss		
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15	Bit 8 Bit 7	Bit 0	Access Size	
H'FFFF 60E4			x Register 14			8/16/32	
H'FFFF 60E8			x Register 14			8/16/32	
		(C0MB14)					
H'FFFF 60EC		CAN0 Mailbo	x Register 14			8/16/32	
		(C0N	IB14)				
H'FFFF 60F0			x Register 15 IB15)			8/16/32	
H'FFFF 60F4		CAN0 Mailbo	x Register 15			8/16/32	
		(C0M	IB15)				
H'FFFF 60F8		CAN0 Mailbo	x Register 15			8/16/32	
		(C0N	IB15)				
H'FFFF 60FC		CAN0 Mailbo (C0N	x Register 15			8/16/32	
H'FFFF 6100			x Register 16			8/16/32	
117777 0100			IB16)			0/10/32	
H'FFFF 6104		CAN0 Mailbo	x Register 16			8/16/32	
		(CON	IB16)				
H'FFFF 6108			x Register 16			8/16/32	
		(COM					
H'FFFF 610C			x Register 16			8/16/32	
H'FFFF 6110		(CON	x Register 17			8/16/32	
11777 0110		(CON				6/10/32	
H'FFFF 6114			x Register 17			8/16/32	
		(C0N					
H'FFFF 6118		CAN0 Mailbo	x Register 17			8/16/32	
		(C0N	IB17)				
H'FFFF 611C			x Register 17 IB17)			8/16/32	
H'FFFF 6120		CAN0 Mailbo	x Register 18			8/16/32	
		(CON	IB18)				
H'FFFF 6124			x Register 18			8/16/32	
			IB18)				
H'FFFF 6128		CAN0 Mailbo (C0M	x Register 18 IB18)			8/16/32	
H'FFFF 612C		CAN0 Mailbo	x Register 18			8/16/32	
		(CON	IB18)				
H'FFFF 6130		CAN0 Mailbo	x Register 19			8/16/32	
		(CON	IB19)				
H'FFFF 6134		CANO Mailbo				8/16/32	
LUEEEE CAOO		(COM				0/40/00	
H'FFFF 6138		CANU Malibo	x Register 19 IB19)			8/16/32	
H'FFFF 613C			x Register 19			8/16/32	
		(C0N					
H'FFFF 6140			x Register 20			8/16/32	
	(COMB20)						
H'FFFF 6144		CAN0 Mailbo (C0N	x Register 20			8/16/32	
H'FFFF 6148			x Register 20			8/16/32	
11777 0148		CANU Malibo				0/10/32	



	+0 Address	+1 Address	+2 Address	+3 Address		
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit	8 Bit 7 Bit 0	Access Size	
H'FFFF 614C		CAN0 Mailbo	x Register 20		8/16/32	
		(C0M	B20)			
H'FFFF 6150		CAN0 Mailbox			8/16/32	
	_	(C0M				
H'FFFF 6154		CANO Mailbox			8/16/32	
H'FFFF 6158	_	(COMB21) CAN0 Mailbox Register 21 8				
H FFFF 6156		CANU Malibox Register 21 (COMB21)				
H'FFFF 615C		CAN0 Mailbo			8/16/32	
		(C0M	B21)			
H'FFFF 6160		CAN0 Mailbox	x Register 22		8/16/32	
		(C0M	B22)			
H'FFFF 6164		CAN0 Mailbox			8/16/32	
		(C0M				
H'FFFF 6168		CAN0 Mailbox (C0M			8/16/32	
H'FFFF 616C		CANO Mailbox			8/16/32	
111111 0100		(COM			0/10/32	
H'FFFF 6170		CAN0 Mailbox	x Register 23		8/16/32	
		(C0M	B23)			
H'FFFF 6174		CAN0 Mailbox	x Register 23		8/16/32	
		(COM	B23)			
H'FFFF 6178		CANO Mailbox			8/16/32	
		(COM			040/00	
H'FFFF 617C		CAN0 Mailbox (C0M			8/16/32	
H'FFFF 6180		CAN0 Mailbo			8/16/32	
		(C0M				
H'FFFF 6184		CAN0 Mailbox	x Register 24		8/16/32	
		(C0M	B24)			
H'FFFF 6188		CAN0 Mailbox			8/16/32	
		(C0M				
H'FFFF 618C		CAN0 Mailbox (C0M			8/16/32	
H'FFFF 6190		CANO Mailbox			8/16/32	
		(COM			0/10/02	
H'FFFF 6194		CAN0 Mailbox	x Register 25		8/16/32	
		(C0M	B25)			
H'FFFF 6198		CAN0 Mailbox	x Register 25		8/16/32	
		(C0M				
H'FFFF 619C		CAN0 Mailbo: (C0M			8/16/32	
H'FFFF 61A0	+	CANO Mailbo			8/16/32	
IIIII OIAU		CANO Malibo	*		0,10,02	
H'FFFF 61A4		CAN0 Mailbox			8/16/32	
		(C0M	B26)			
H'FFFF 61A8		CAN0 Mailbox	x Register 26		8/16/32	
		(C0M			ļ	
H'FFFF 61AC		CANO Mailbo			8/16/32	
		(COM			040/55	
H'FFFF 61B0		CAN0 Mailbox (C0M			8/16/32	
	<u> </u>	(COIVI	·,			



	+0 Address	+1 Address	+2 Address	+3 Address			
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15	Bit 8 Bit 7	Bit 0	Access Size	
H'FFFF 61B4		CAN0 Mailbo (C0N	x Register 27			8/16/32	
H'FFFF 61B8		CAN0 Mailbo	x Register 27			8/16/32	
		(C0MB27)					
H'FFFF 61BC		CAN0 Mailbo	x Register 27			8/16/32	
		(C0N	IB27)				
H'FFFF 61C0			x Register 28 IB28)			8/16/32	
H'FFFF 61C4		CAN0 Mailbo	x Register 28			8/16/32	
		(C0N	IB28)				
H'FFFF 61C8		CAN0 Mailbo	x Register 28			8/16/32	
		(C0N	IB28)				
H'FFFF 61CC			x Register 28			8/16/32	
		(CON				_	
H'FFFF 61D0		CAN0 Mailbo (C0N	x Register 29 IB29)			8/16/32	
H'FFFF 61D4		CAN0 Mailbo				8/16/32	
111111111111111111111111111111111111111		(COM				0/10/02	
H'FFFF 61D8		CAN0 Mailbo	x Register 29			8/16/32	
		(C0M	IB29)				
H'FFFF 61DC		CAN0 Mailbo	x Register 29			8/16/32	
		(C0N	IB29)				
H'FFFF 61E0			x Register 30			8/16/32	
		(C0M					
H'FFFF 61E4			x Register 30			8/16/32	
LUFFEE CAFO		(COM				8/16/32	
H'FFFF 61E8			x Register 30 IB30)			8/16/32	
H'FFFF 61EC			x Register 30			8/16/32	
			IB30)				
H'FFFF 61F0		CAN0 Mailbo	x Register 31			8/16/32	
		(C0N	IB31)				
H'FFFF 61F4		CAN0 Mailbo	x Register 31			8/16/32	
		(CON	IB31)				
H'FFFF 61F8		CAN0 Mailbo				8/16/32	
		(COM					
H'FFFF 61FC		CAN0 Mailbo (C0N				8/16/32	
H'FFFF 6200			x Register 32			8/16/32	
		(COM				0,10,02	
H'FFFF 6204		CAN0 Mailbo	x Register 32			8/16/32	
		(C0M	IB32)				
H'FFFF 6208		CAN0 Mailbo	x Register 32			8/16/32	
		(COM	IB32)			<u> </u>	
H'FFFF 620C			x Register 32			8/16/32	
	(COMB32)						
H'FFFF 6210			x Register 33			8/16/32	
H'FFFF 6214	(COMB33) CANO Mailbox Register 33 8/16/						
	CAN0 Mailbox Register 33 (C0MB33)						
H'FFFF 6218			x Register 33			8/16/32	
-		(COM					



	+0 Address	+1 Address	+2 Address	+3 Address			
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit 8	Bit 7 Bit 0	Access Size		
H'FFFF 621C		CAN0 Mailbo	x Register 33	<u> </u>	8/16/32		
		(C0M					
H'FFFF 6220		CAN0 Mailbo	x Register 34		8/16/32		
		(COMB34)					
H'FFFF 6224		CAN0 Mailbox Register 34					
		(C0M	1B34)				
H'FFFF 6228			x Register 34		8/16/32		
		(COM					
H'FFFF 622C			x Register 34 IB34)		8/16/32		
H'FFFF 6230			x Register 35		8/16/32		
0200		(COM			0,10,02		
H'FFFF 6234		CAN0 Mailbo	x Register 35		8/16/32		
		(C0M	1B35)				
H'FFFF 6238		CAN0 Mailbo	x Register 35		8/16/32		
		(C0M	1B35)				
H'FFFF 623C			x Register 35		8/16/32		
		(C0M					
H'FFFF 6240			x Register 36		8/16/32		
LUEEEE COAA		(COM			0/40/00		
H'FFFF 6244		CANO Malibo	x Register 36 1B36)		8/16/32		
H'FFFF 6248			x Register 36		8/16/32		
		(C0M					
H'FFFF 624C		CAN0 Mailbo	x Register 36		8/16/32		
		(C0M	1B36)				
H'FFFF 6250		CAN0 Mailbo	x Register 37		8/16/32		
		(C0M	1B37)				
H'FFFF 6254			x Register 37		8/16/32		
LUCEE COSO			IB37)		0/40/00		
H'FFFF 6258		CANU Malibo	x Register 37 (B37)		8/16/32		
H'FFFF 625C			x Register 37		8/16/32		
			1B37)				
H'FFFF 6260		CAN0 Mailbo	x Register 38		8/16/32		
		(C0M	1B38)				
H'FFFF 6264			x Register 38		8/16/32		
			1B38)				
H'FFFF 6268			x Register 38		8/16/32		
LUEFFE 0000		(COM			0/4.0/00		
H'FFFF 626C		CAN0 Mailbo (C0M	x Register 38 IB38)		8/16/32		
H'FFFF 6270			x Register 39		8/16/32		
32.3		(COM					
H'FFFF 6274		CAN0 Mailbo	x Register 39		8/16/32		
		(COM	1B39)				
H'FFFF 6278		CAN0 Mailbo	x Register 39		8/16/32		
		(C0M	1B39)				
H'FFFF 627C		CAN0 Mailbo			8/16/32		
			1B39)				
H'FFFF 6280			x Register 40		8/16/32		
	<u> </u>	(C0M	1040)				



	+0 Address	+1 Address	+2 Address	+3 Address			
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit	Bit 7 Bit 0	Access Size		
H'FFFF 6284			x Register 40 IB40)		8/16/32		
H'FFFF 6288		CAN0 Mailbo	x Register 40		8/16/32		
		(C0MB40)					
H'FFFF 628C		CAN0 Mailbox Register 40					
		(CON	IB40)				
H'FFFF 6290		CAN0 Mailbo (C0M	x Register 41 IB41)		8/16/32		
H'FFFF 6294		CAN0 Mailbo	x Register 41		8/16/32		
		(C0N	IB41)				
H'FFFF 6298		CAN0 Mailbo	x Register 41		8/16/32		
		(C0N	IB41)				
H'FFFF 629C		CAN0 Mailbo	x Register 41 IB41)		8/16/32		
HITTE COAD			•		0/16/20		
H'FFFF 62A0		CANO Malibo (COM	x Register 42 IB42)		8/16/32		
H'FFFF 62A4		CAN0 Mailbo	x Register 42		8/16/32		
		(C0M	IB42)				
H'FFFF 62A8		CAN0 Mailbo	x Register 42		8/16/32		
		(CON	IB42)				
H'FFFF 62AC			x Register 42		8/16/32		
		(COM					
H'FFFF 62B0		CAN0 Mailbo (C0M	x Register 43		8/16/32		
H'FFFF 62B4					8/16/32		
TTTTT GEB-		CAN0 Mailbox Register 43 (C0MB43)					
H'FFFF 62B8		CAN0 Mailbo	x Register 43		8/16/32		
		(C0N	IB43)				
H'FFFF 62BC			x Register 43 IB43)		8/16/32		
H'FFFF 62C0			x Register 44		8/16/32		
		(C0N					
H'FFFF 62C4		CAN0 Mailbo	x Register 44		8/16/32		
		(C0N	IB44)				
H'FFFF 62C8			x Register 44		8/16/32		
H'FFFF 62CC		(COM	x Register 44		8/16/32		
N FFFF 6200		CANO Malibo			0/10/32		
H'FFFF 62D0			x Register 45		8/16/32		
		(C0N					
H'FFFF 62D4		CAN0 Mailbo	x Register 45		8/16/32		
		(C0N	IB45)				
H'FFFF 62D8			x Register 45		8/16/32		
		(COM					
H'FFFF 62DC		CAN0 Mailbo (C0N	x Register 45		8/16/32		
H'FFFF 62E0			x Register 46		8/16/32		
					3/10/02		
H'FFFF 62E4	(C0MB46) CANO Mailbox Register 46 8/						
	(C0MB46)						
H'FFFF 62E8		CAN0 Mailbo	x Register 46		8/16/32		
		(C0N	IB46)				



	+0 Address	+1 Address	+2 Address	+3 Address	1	
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit 8	Bit 7 Bit 0	Access Size	
H'FFFF 62EC		CAN0 Mailbo	x Register 46	•	8/16/32	
		(C0M	B46)			
H'FFFF 62F0		CAN0 Mailbox			8/16/32	
	_	(C0MB47)				
H'FFFF 62F4		CANO Mailbox			8/16/32	
H'FFFF 62F8	_	(C0MB47) CAN0 Mailbox Register 47 8				
H FFFF 62F8		CAN0 Mailbox Register 47 (C0MB47)				
H'FFFF 62FC		CAN0 Mailbo			8/16/32	
		(C0M				
H'FFFF 6300		CAN0 Mailbox	x Register 48		8/16/32	
		(C0M	B48)			
H'FFFF 6304		CAN0 Mailbox			8/16/32	
		(C0M				
H'FFFF 6308		CAN0 Mailbo: (C0M			8/16/32	
H'FFFF 630C	+	CANO Mailbo			8/16/32	
H FFFF 630C		CANO Malibo	-		0/10/32	
H'FFFF 6310		CAN0 Mailbo			8/16/32	
		(C0M	-			
H'FFFF 6314		CAN0 Mailbox	x Register 49		8/16/32	
		(C0M	B49)			
H'FFFF 6318		CAN0 Mailbox			8/16/32	
		(C0M				
H'FFFF 631C		CANO Mailbox			8/16/32	
H'FFFF 6320		(C0M CAN0 Mailbox			8/16/32	
H FFFF 6320		CANO Malibo			0/10/32	
H'FFFF 6324		CAN0 Mailbo			8/16/32	
		(C0M				
H'FFFF 6328		CAN0 Mailbox	x Register 50		8/16/32	
		(C0M	B50)			
H'FFFF 632C		CAN0 Mailbox			8/16/32	
		(C0M				
H'FFFF 6330		CAN0 Mailbox (C0M			8/16/32	
H'FFFF 6334		CANO Mailbo			8/16/32	
111111 0004		(COM			0/10/02	
H'FFFF 6338		CAN0 Mailbox	x Register 51		8/16/32	
		(C0M	B51)			
H'FFFF 633C		CAN0 Mailbox			8/16/32	
		(C0M				
H'FFFF 6340		CANO Mailbox	·		8/16/32	
H'FFFF 6344	+	(C0M CAN0 Mailbox			8/16/32	
		CANO Malibo			0,10,02	
H'FFFF 6348		CAN0 Mailbox			8/16/32	
		(C0M				
H'FFFF 634C		CAN0 Mailbox	x Register 52		8/16/32	
		(C0M	B52)			
H'FFFF 6350		CAN0 Mailbox			8/16/32	
	<u> </u>	(C0M	B53)			



	+0 Address	+1 Address	+2 Address	+3 Address			
Address		Bit 23 Bit 16		Bit 7 Bit 0	Access Size		
H'FFFF 6354	J. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	CANO Mailbo] 3.1.7	8/16/32		
		(COM			0/10/02		
H'FFFF 6358		CAN0 Mailbo	x Register 53		8/16/32		
	(C0MB53)						
H'FFFF 635C		CAN0 Mailbox Register 53 8					
		(C0M	IB53)				
H'FFFF 6360		CAN0 Mailbo	x Register 54		8/16/32		
		(C0M					
H'FFFF 6364		CANO Mailbo	-		8/16/32		
LUEFEE COCO		(COM			0/40/00		
H'FFFF 6368		CAN0 Mailbo			8/16/32		
H'FFFF 636C		CAN0 Mailbo			8/16/32		
		(COM			0,10,02		
H'FFFF 6370		CAN0 Mailbo	x Register 55		8/16/32		
		(C0M	IB55)		<u> </u>		
H'FFFF 6374		CAN0 Mailbo	x Register 55		8/16/32		
		(C0M	IB55)				
H'FFFF 6378		CAN0 Mailbo			8/16/32		
		(C0M					
H'FFFF 637C		CAN0 Mailbo: (C0M			8/16/32		
H'FFFF 6380		CANO Mailbo			8/16/32		
111111 0500		(COM			0/10/32		
H'FFFF 6384		CAN0 Mailbo	x Register 56		8/16/32		
		(C0M					
H'FFFF 6388		CAN0 Mailbo	x Register 56		8/16/32		
		(C0M	IB56)				
H'FFFF 638C		CAN0 Mailbo			8/16/32		
		(COM					
H'FFFF 6390		CAN0 Mailbo: (C0M			8/16/32		
H'FFFF 6394		CAN0 Mailbo			8/16/32		
		(C0M					
H'FFFF 6398		CAN0 Mailbo	x Register 57		8/16/32		
		(C0M	IB57)				
H'FFFF 639C		CAN0 Mailbo	x Register 57		8/16/32		
		(C0M	IB57)				
H'FFFF 63A0		CANO Mailbo			8/16/32		
LUFFFF COAA		(COM			0/40/00		
H'FFFF 63A4		CAN0 Mailbo	-		8/16/32		
H'FFFF 63A8		CAN0 Mailbo			8/16/32		
		(C0M	-				
H'FFFF 63AC		CAN0 Mailbo	x Register 58		8/16/32		
		(C0M	IB58)				
H'FFFF 63B0		CAN0 Mailbo			8/16/32		
		(C0M			1		
H'FFFF 63B5		CANO Mailbo			8/16/32		
HIEEE GODO		(COM			9/16/99		
H'FFFF 63B8		CAN0 Mailbo			8/16/32		
	l	(00)	*				



	+0 Address	+1 Address	+2 Address	+3 Address		
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bi	1 8 Bit 7 Bit 0	Access Size	
H'FFFF 63BC		CAN0 Mailbo	x Register 59		8/16/32	
		(C0M	B59)			
H'FFFF 63C0		CAN0 Mailbo	x Register 60		8/16/32	
		(C0MB60)				
H'FFFF 63C4		CAN0 Mailbo			8/16/32	
		(C0M			8/16/32	
H'FFFF 63C8		CAN0 Mailbox Register 60 (C0MB60)				
H'FFFF 63CC		CANO Mailbo			8/16/32	
11111 0000		(COM			0/10/02	
H'FFFF 63D0		CAN0 Mailbo	x Register 61		8/16/32	
		(C0M	B61)			
H'FFFF 63D4		CAN0 Mailbo	x Register 61		8/16/32	
		(C0M	B61)			
H'FFFF 63D8		CAN0 Mailbo	-		8/16/32	
		(C0M				
H'FFFF 63DC		CAN0 Mailbo			8/16/32	
		(C0M				
H'FFFF 63E0		CAN0 Mailbo	-		8/16/32	
H'FFFF 63E4		CANO Mailbo			8/16/32	
HTFFF 63E4		(COM			6/10/32	
H'FFFF 63E8		CAN0 Mailbo			8/16/32	
		(C0M				
H'FFFF 63EC		CAN0 Mailbo	x Register 62		8/16/32	
		(C0M	B62)			
H'FFFF 63F0		CAN0 Mailbo	x Register 63		8/16/32	
		(C0M	B63)			
H'FFFF 63F4		CANO Mailbo			8/16/32	
		(COM			0/40/00	
H'FFFF 63F8		CAN0 Mailbo	-		8/16/32	
H'FFFF 63FC		CAN0 Mailbo			8/16/32	
		(COM				
H'FFFF 6400		CAN0 Mask	Register 2		8/16/32	
		(C0M	KR2)			
H'FFFF 6404		CAN0 Mask	Register 3		8/16/32	
		(C0M	KR3)			
H'FFFF 6408		CAN0 Mask	-		8/16/32	
		(C0M			<u> </u>	
H'FFFF 640C		CAN0 Mask (C0M			8/16/32	
H'FFFF 6410		CANO Mask			8/16/32	
11111111111111111111111111111111111111		CANU Mask			3/10/32	
H'FFFF 6414		CAN0 Mask	·		8/16/32	
		(C0M				
H'FFFF 6418		CAN0 Mask	Register 8		8/16/32	
		(C0M	KR8)			
H'FFFF 641C		CAN0 Mask	Register 9		8/16/32	
		(C0M	KR9)			
H'FFFF 6420		CAN0 FIFO Received I			8/16/32	
		(C0FIE	OCR0)			



	+0 Address	+1 Address	+2 Address	+3 Address		
Address	Bit 31 Bit 24			Bit 7 Bit 0	Access Size	
H'FFFF 6424		CAN0 FIFO Received			8/16/32	
		(C0FII	OCR1)			
H'FFFF 6428	CAN0 Mask Invalid Register 1 (C0MKIVLR1)					
H'FFFF 642C		CAN0 Mailbox Interrupt Enable Register 1				
		(C0M	IER1)			
H'FFFF 6430		CAN0 Masi (C0M	k Register 0 (KR0)		8/16/32	
H'FFFF 6434		CAN0 Masi (C0M	kR1)		8/16/32	
H'FFFF 6438		CAN0 Mask In	valid Register 0		8/16/32	
		(C0MK	IVLR0)			
H'FFFF 643C		CAN0 Mailbox Interru (C0M	•		8/16/32	
:		(Rese	erved)		-	
H'FFFF 6800	CAN0 Message Control Register 0 (C0MCTL0)	CAN0 Message Control Register 1 (C0MCTL1)	CAN0 Message Control Register 2 (C0MCTL2)	CAN0 Message Control Register 3 (C0MCTL3)	8/16/32	
H'FFFF 6804	CAN0 Message Control Register 4 (C0MCTL4)	CAN0 Message Control Register 5 (C0MCTL5)	CAN0 Message Control Register 6 (C0MCTL6)	CAN0 Message Control Register 7 (C0MCTL7)	8/16/32	
H'FFFF 6808	CAN0 Message Control Register 8 (C0MCTL8)	CAN0 Message Control Register 9 (C0MCTL9)	CAN0 Message Control Register 10 (C0MCTL10)	CAN0 Message Control Register 11 (C0MCTL11)	8/16/32	
H'FFFF 680C	CAN0 Message Control Register 12 (C0MCTL12)	CAN0 Message Control Register 13 (C0MCTL13)	CAN0 Message Control Register 14 (C0MCTL14)	CAN0 Message Control Register 15 (C0MCTL15)	8/16/32	
H'FFFF 6810	CAN0 Message Control Register 16 (C0MCTL16)	CAN0 Message Control Register 17 (C0MCTL17)	CAN0 Message Control Register 18 (C0MCTL18)	CAN0 Message Control Register 19 (C0MCTL19)	8/16/32	
H'FFFF 6814	CAN0 Message Control Register 20 (C0MCTL20)	CAN0 Message Control Register 21 (C0MCTL21)	CAN0 Message Control Register 22 (C0MCTL22)	CANO Message Control Register 23 (C0MCTL23)	8/16/32	
H'FFFF 6818	CAN0 Message Control Register 24 (C0MCTL24)	CAN0 Message Control Register 25 (C0MCTL25)	CAN0 Message Control Register 26 (C0MCTL26)	CAN0 Message Control Register 27 (C0MCTL27)	8/16/32	
H'FFFF 681C	CAN0 Message Control Register 28 (C0MCTL28)	CAN0 Message Control Register 29 (C0MCTL29)	CAN0 Message Control Register 30 (C0MCTL30)	CAN0 Message Control Register 31 (C0MCTL31)	8/16/32	
H'FFFF 6820	CAN0 Message Control Register 32 (C0MCTL32)	CAN0 Message Control Register 33 (C0MCTL33)	CAN0 Message Control Register 34 (C0MCTL34)	CAN0 Message Control Register 35 (C0MCTL35)	8/16/32	
H'FFFF 6824	CAN0 Message Control Register 36 (C0MCTL36)	CAN0 Message Control Register 37 (C0MCTL37)	CAN0 Message Control Register 38 (C0MCTL38)	CAN0 Message Control Register 39 (C0MCTL39)	8/16/32	
H'FFFF 6828	CAN0 Message Control Register 40 (C0MCTL40)	CAN0 Message Control Register 41 (C0MCTL41)	CAN0 Message Control Register 42 (C0MCTL42)	CAN0 Message Control Register 43 (C0MCTL43)	8/16/32	
H'FFFF 682C	CAN0 Message Control Register 44 (C0MCTL44)	CAN0 Message Control Register 45 (C0MCTL45)	CAN0 Message Control Register 46 (C0MCTL46)	CAN0 Message Control Register 47 (C0MCTL47)	8/16/32	
H'FFFF 6830	CAN0 Message Control Register 48 (C0MCTL48)	CANO Message Control Register 49 (COMCTL49)	CANO Message Control Register 50 (COMCTL50)	CANO Message Control Register 51 (COMCTL51)	8/16/32	
H'FFFF 6834	CAN0 Message Control Register 52 (C0MCTL52)	CANO Message Control Register 53 (COMCTL53)	CANO Message Control Register 54 (COMCTL54)	CANO Message Control Register 55 (COMCTL55)	8/16/32	
H'FFFF 6838	CAN0 Message Control Register 56 (C0MCTL56)	CANO Message Control Register 57 (COMCTL57)	CANO Message Control Register 58 (COMCTL58)	CANO Message Control Register 59 (COMCTL59)	8/16/32	
H'FFFF 683C	CAN0 Message Control Register 60 (C0MCTL60)	CANO Message Control Register 61 (COMCTL61)	CANO Message Control Register 62 (COMCTL62)	CANO Message Control Register 63 (COMCTL63)	8/16/32	
H'FFFF 6840	CAN0 Con	trol Register		us Register	8/16/32	
H'FFFF 6844		CAN0 Bit Configuration Register (C0BCR)		CAN0 Clock Select Register (C0CLKR)	8/16/32	



	+0 Address	+1 Address	+2 Address	+3 Address	
Address					Access Size
		Bit 23 Bit 16			
H'FFFF 6848	CAN0 Receive FIFO Control Register (C0RFCR)	CAN0 Receive FIFO Pointer Control Register (C0RFPCR)	CAN0 Transmit FIFO Control Register (C0TFCR)	CAN0 Transmit FIFO Pointer Control Register (C0TFPCR)	8/16/32
H'FFFF 684C	CAN0 Error Interrupt Enable Register (C0EIER)	CAN0 Error Interrupt Factor Judge Register (C0EIFR)	CAN0 Receive Error Count Register (C0RECR)	CAN0 Transmit Error Count Register (C0TECR)	8/16/32
H'FFFF 6850	CAN0 Error Code Store Register (C0ECSR)	CAN0 Channel Search Support Register (C0CSSR)	CAN0 Mailbox Search Status Register (C0MSSR)	CAN0 Mailbox Search Mode Register (C0MSMR)	8/16/32
H'FFFF 6854		Stamp Register		liter Support Register	8/16/32
HFFF 0034		TSR)		FSR)	6/10/32
H'FFFF 6858	CAN0 Test Control Register (C0TCR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -
:		(Rese	erved)		-
H'FFFF 6860	CAN0 Interrupt Enable Register (C0IER)	CAN0 Interrupt Status Register (C0ISR)	(Reserved)	CAN0 Mailbox Search Mask Register (C0MBSMR)	8/16, 8/16, -, 8
:		(Rese	erved)		-
H'FFFF 7000		CAN1 Mailbo (C1M	ox Register 0 MB0)		8/16/32
H'FFFF 7004		CAN1 Mailbo	ox Register 0 MB0)		8/16/32
H'FFFF 7008		CAN1 Mailbo	ox Register 0 MB0)		8/16/32
H'FFFF 700C		CAN1 Mailbo	ox Register 0		8/16/32
H'FFFF 7010	(C1MB0) CAN1 Mailbox Register 1				
H'FFFF 7014	(C1MB1) CAN1 Mailbox Register 1				
	(C1MB1)				
H'FFFF 7018	CAN1 Mailbox Register 1 (C1MB1)				
H'FFFF 701C		CAN1 Mailbo	ox Register 1		8/16/32
H'FFFF 7020		CAN1 Mailbo	ox Register 2		8/16/32
H'FFFF 7024			MB2) ox Register 2		8/16/32
	(C1MB2)				
H'FFFF 7028	CAN1 Mailbox Register 2 (C1MB2)				
H'FFFF 702C	CAN1 Mailbox Register 2 (C1MB2)				
H'FFFF 7030	CAN1 Mailbox Register 3				
H'FFFF 7034	(C1MB3) CAN1 Mailbox Register 3				
H'FFFF 7038	(C1MB3) CAN1 Mailbox Register 3				
	(C1MB3)				
H'FFFF 703C	CAN1 Mailbox Register 3 (C1MB3)				
H'FFFF 7040	CAN1 Mailbox Register 4 (C1MB4)				
H'FFFF 7044		CAN1 Mailbo	ox Register 4 MB4)		8/16/32
H'FFFF 7048		CAN1 Mailbo	ox Register 4		8/16/32
	(C1MB4)				



	+0 Address	+1 Address	+2 Address	+3 Address		
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit 8	Bit 7 Bit 0	Access Size	
H'FFFF 704C			ox Register 4		8/16/32	
H'FFFF 7050			ox Register 5		8/16/32	
			MB5)			
H'FFFF 7054			ox Register 5 MB5)		8/16/32	
H'FFFF 7058			ox Register 5 MB5)		8/16/32	
H'FFFF 705C			ox Register 5		8/16/32	
		(C1I	MB5)			
H'FFFF 7060			ox Register 6 MB6)		8/16/32	
H'FFFF 7064			ox Register 6		8/16/32	
7004			MB6)		0/10/32	
H'FFFF 7068		CAN1 Mailb	ox Register 6		8/16/32	
			МВ6)			
H'FFFF 706C			ox Register 6 MB6)		8/16/32	
H'FFFF 7070			ox Register 7		8/16/32	
			MB7)			
H'FFFF 7074			ox Register 7 MB7)		8/16/32	
H'FFFF 7078		CAN1 Mailb	ox Register 7		8/16/32	
		(C1I	MB7)			
H'FFFF 707C		CAN1 Mailbox Register 7 (C1MB7)				
H'FFFF 7080			ox Register 8		8/16/32	
		(C1MB8)				
H'FFFF 7084			ox Register 8 MB8)		8/16/32	
H'FFFF 7088			ox Register 8		8/16/32	
H'FFFF 708C			MB8) ox Register 8		8/16/32	
			MB8)			
H'FFFF 7090			ox Register 9 MB9)		8/16/32	
H'FFFF 7094			ox Register 9		8/16/32	
			MB9)			
H'FFFF 7098			ox Register 9		8/16/32	
			MB9)			
H'FFFF 709C			ox Register 9 MB9)		8/16/32	
H'FFFF 70A0			x Register 10		8/16/32	
		(C1N	1B10)			
H'FFFF 70A4			x Register 10 IB10)		8/16/32	
H'FFFF 70A8		CAN1 Mailbo	x Register 10		8/16/32	
	(C1MB10)					
H'FFFF 70AC			x Register 10 IB10)		8/16/32	
H'FFFF 70B0		CAN1 Mailbo	x Register 11		8/16/32	
		(C1M	IB11)			



	+0 Address	+1 Address	+2 Address	+3 Address	,	
Address		Bit 23 Bit 16		Bit 7 Bit 0	Access Size	
H'FFFF 70B4		CAN1 Mailbox	x Register 11		8/16/32	
		(C1MB11)				
H'FFFF 70B8		CAN1 Mailbox			8/16/32	
		(C1M				
H'FFFF 70BC		CAN1 Mailbox			8/16/32	
H'FFFF 70C0		(C1M CAN1 Mailbox			8/16/32	
117777000		(C1M			6/10/32	
H'FFFF 70C4		CAN1 Mailbox	x Register 12		8/16/32	
		(C1M	B12)			
H'FFFF 70C8		CAN1 Mailbox			8/16/32	
		(C1M				
H'FFFF 70CC		CAN1 Mailbox (C1M			8/16/32	
H'FFFF 70D0		CAN1 Mailbox			8/16/32	
		(C1M			0,1002	
H'FFFF 70D4		CAN1 Mailbox	x Register 13		8/16/32	
		(C1M	B13)			
H'FFFF 70D8		CAN1 Mailbox	·		8/16/32	
		(C1M				
H'FFFF 70DC		CAN1 Mailbox (C1M			8/16/32	
H'FFFF 70E0		CAN1 Mailbox			8/16/32	
		(C1M			0,1002	
H'FFFF 70E4		CAN1 Mailbox	x Register 14		8/16/32	
		(C1M	B14)			
H'FFFF 70E8		CAN1 Mailbox			8/16/32	
H'FFFF 70EC		(C1M			0/40/00	
HTFFF 70EC		CAN1 Mailbox (C1M			8/16/32	
H'FFFF 70F0		CAN1 Mailbox			8/16/32	
		(C1M	B15)			
H'FFFF 70F4		CAN1 Mailbox	x Register 15		8/16/32	
		(C1M			ļ	
H'FFFF 70F8		CAN1 Mailbox (C1M			8/16/32	
H'FFFF 70FC		CAN1 Mailbox			8/16/32	
		(C1M			0,10,02	
H'FFFF 7100		CAN1 Mailbox	x Register 16		8/16/32	
		(C1M	B16)			
H'FFFF 7104		CAN1 Mailbox			8/16/32	
LUCECE 7400		(C1M			0/40/00	
H'FFFF 7108		CAN1 Mailbox (C1M			8/16/32	
H'FFFF 710C		CAN1 Mailbox			8/16/32	
		(C1M			<u> </u>	
H'FFFF 7110		CAN1 Mailbox			8/16/32	
		(C1M			1	
H'FFFF 7114		CAN1 Mailbox			8/16/32	
H'FFFF 7118	 	(C1M CAN1 Mailbox			8/16/32	
1116		CAN1 Mailbo			0/10/32	
			•		<u> </u>	



	+0 Address	+1 Address	+2 Address	+3 Addres	ss	
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15	Bit 8 Bit 7	Bit 0	Access Size
H'FFFF 711C		CAN1 Mailbo (C1M				8/16/32
H'FFFF 7120		CAN1 Mailbo	x Register 18			8/16/32
		(C1N	IB18)			
H'FFFF 7124			x Register 18			8/16/32
			IB18)			
H'FFFF 7128			x Register 18 IB18)			8/16/32
H'FFFF 712C		CAN1 Mailbo	x Register 18			8/16/32
		(C1N	IB18)			
H'FFFF 7130			x Register 19			8/16/32
LUEEEE 7404			IB19)			040/00
H'FFFF 7134		CAN1 Mailbo (C1N	x Hegister 19 IB19)			8/16/32
H'FFFF 7138			x Register 19			8/16/32
			IB19)			
H'FFFF 713C		CAN1 Mailbo	x Register 19			8/16/32
		(C1M	IB19)			
H'FFFF 7140			x Register 20			8/16/32
LUEEEE 74.44		(C1M				0/40/00
H'FFFF 7144		CAN1 Malibo	x Register 20 IB20)			8/16/32
H'FFFF 7148			x Register 20			8/16/32
		(C1M				
H'FFFF 714C		CAN1 Mailbox Register 20				
		(C1M				
H'FFFF 7150		CAN1 Mailbox Register 21 (C1MB21)				
H'FFFF 7154		CAN1 Mailbo				8/16/32
111111 7134			IB21)			0/10/32
H'FFFF 7158		CAN1 Mailbo	x Register 21			8/16/32
		(C1M	IB21)			
H'FFFF 715C		CAN1 Mailbo				8/16/32
			IB21)			
H'FFFF 7160		CAN1 Mailbo	x Register 22 IB22)			8/16/32
H'FFFF 7164		•	x Register 22			8/16/32
		(C1M	IB22)			
H'FFFF 7168		CAN1 Mailbo	x Register 22			8/16/32
		(C1N				
H'FFFF 716C		CAN1 Mailbo (C1N	x Register 22			8/16/32
H'FFFF 7170			x Register 23			8/16/32
		(C1M				5.10,02
H'FFFF 7174		CAN1 Mailbo	x Register 23			8/16/32
		(C1N	IB23)			
H'FFFF 7178			x Register 23			8/16/32
		(C1M				040/00
H'FFFF 717C		CAN1 Mailbo (C1N	x Register 23 IB23)			8/16/32
H'FFFF 7180			x Register 24			8/16/32
		(C1M				



H'FFFF 7184 CAN1 Mailbox Register 24 (C1MB24) H'FFFF 7188 CAN1 Mailbox Register 24 (C1MB24) H'FFFF 718C CAN1 Mailbox Register 24 (C1MB24) H'FFFF 719C CAN1 Mailbox Register 25 (C1MB25)	
C1MB24 R16FF 718S	Access Size
AFFFF 7188 CAN1 Malibox Register 24 (C1ME24) 2165 AFFFF 718C CAN1 Malibox Register 24 (C1ME24) 2165 AFFFF 718C CAN1 Malibox Register 25 (C1ME25) 2165 AFFFF 719C CAN1 Malibox Register 25 (C1ME26) 2165 AFFFF 719A CAN1 Malibox Register 25 (C1ME26) 2165 AFFFF 719B CAN1 Malibox Register 25 (C1ME26) 2165 AFFFF 719C CAN1 Malibox Register 25 (C1ME26) 2165 AFFFF 719C CAN1 Malibox Register 25 (C1ME26) 2165 AFFFF 719C CAN1 Malibox Register 26 (C1ME26) 2165 AFFFF 71AA CAN1 Malibox Register 26 (C1ME26) 2165 AFFFF 71AA CAN1 Malibox Register 26 (C1ME26) 2165 AFFFF 71AC CAN1 Malibox Register 26 (C1ME26) 2165 AFFFF 71AC CAN1 Malibox Register 26 (C1ME26) 2165 AFFFF 71BC CAN1 Malibox Register 27 (C1ME26) 2165 AFFFF 71BC CAN1 Malibox Register 27 (C1ME27) 2165 AFFFF 71BC CAN1 Malibox Register 28 (C1ME28) 2165 AFFFFF 71BC CAN1 Malibox Register 28 (C1ME28) 2165 AFFFFF 71BC CAN1 Malibox Register 28 (C1ME28) 2165 AFFFFF 71BC CAN1 Malibox Register 28 (C1ME28) 2165 AFFFFFF 71BC CAN1 Malibox Register 28 (C1ME28) 2165 AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	16/32
CIMB24 CIMB24 E160 E	
HFFFF 718C CAN1 Mailbox Register 24 (C1M824) B165 (C1M825) B165 (C1M826) B165 (C1M827) B165 (C1M828) B165 (C1M82	16/32
HFFFF 7190 CAN1 Mailbox Register 25 (C1M825) 8/16/1 HFFFF 7194 CAN1 Mailbox Register 25 (C1M825) 8/16/1 HFFFF 7198 CAN1 Mailbox Register 25 (C1M825) 8/16/1 HFFFF 7198 CAN1 Mailbox Register 25 (C1M825) 8/16/1 HFFFF 7190 CAN1 Mailbox Register 25 (C1M826) 8/16/1 HFFFF 7190 CAN1 Mailbox Register 26 (C1M826) 8/16/1 HFFFF 71A0 CAN1 Mailbox Register 26 (C1M826) 8/16/1 HFFFF 71A1 CAN1 Mailbox Register 26 (C1M826) 8/16/1 HFFFF 71A2 CAN1 Mailbox Register 26 (C1M826) 8/16/1 HFFFF 71B4 CAN1 Mailbox Register 26 (C1M826) 8/16/1 HFFFF 71B5 CAN1 Mailbox Register 27 (C1M827) 8/16/1 HFFFF 71B4 CAN1 Mailbox Register 27 (C1M827) 8/16/1 HFFFF 71B6 CAN1 Mailbox Register 27 (C1M827) 8/16/1 HFFFF 71B7 CAN1 Mailbox Register 27 (C1M827) 8/16/1 HFFFF 71B8 CAN1 Mailbox Register 27 (C1M827) 8/16/1 HFFFF 71B0 CAN1 Mailbox Register 27 (C1M827) 8/16/1 HFFFF 71B0 CAN1 Mailbox Register 27 (C1M827) 8/16/1 HFFFF 71B0 CAN1 Mailbox Register 28 (C1M827) 8/16/1	40/00
HFFFF 7190 CAN1 Mailbox Register 25 (C1M825) 8/16/16/17/19/19 Register 75 (C1M825) 8/16/16/17/19/19/19/19/19/19/19/19/19/19/19/19/19/	16/32
##FFFF 7194 CAN1 Malibox Register 25 (C1MB25) 8/16/ ##FFFF 7198 CAN1 Malibox Register 25 (C1MB25) 8/16/ ##FFFF 719C CAN1 Malibox Register 25 (C1MB25) 8/16/ ##FFFF 71A0 CAN1 Malibox Register 26 (C1MB26) 8/16/ ##FFFF 71A4 CAN1 Malibox Register 26 (C1MB26) 8/16/ ##FFFF 71A4 CAN1 Malibox Register 26 (C1MB26) 8/16/ ##FFFF 71A5 CAN1 Malibox Register 26 (C1MB26) 8/16/ ##FFFF 71A6 CAN1 Malibox Register 26 (C1MB26) 8/16/ ##FFFF 71AC CAN1 Malibox Register 26 (C1MB26) 8/16/ ##FFFF 71B0 CAN1 Malibox Register 27 (C1MB27) 8/16/ ##FFFF 71B4 CAN1 Malibox Register 27 (C1MB27) 8/16/ ##FFFF 71B6 CAN1 Malibox Register 27 (C1MB27) 8/16/ ##FFFF 71B6 CAN1 Malibox Register 27 (C1MB27) 8/16/ ##FFFF 71BC CAN1 Malibox Register 28 (C1MB28) 8/16/ ##FFFF 71C4 CAN1 Malibox Register 28 (C1MB28) 8/16/ ##FFFF 71C5 CAN1 Malibox Register 28 (C1MB28) 8/16/ ##FFFF 71C6 CAN1 Malibox Register 28 (C1MB28) 8/16/ ##FFFF 71C8 CAN1 M	16/32
C1MB25 CAN1 Mailbox Register 25	
#FFFF 7198 CAN1 Malibox Register 25 (C1MB25) 8/16/ #FFFF 719C CAN1 Malibox Register 25 (C1MB25) 8/16/ #FFFF 71A0 CAN1 Malibox Register 26 (C1MB26) 8/16/ #FFFF 71A4 CAN1 Malibox Register 26 (C1MB26) 8/16/ #FFFF 71A4 CAN1 Malibox Register 26 (C1MB26) 8/16/ #FFFF 71A5 CAN1 Malibox Register 26 (C1MB26) 8/16/ #FFFF 71AC CAN1 Malibox Register 26 (C1MB26) 8/16/ #FFFF 71B0 CAN1 Malibox Register 27 (C1MB27) 8/16/ #FFFF 71B4 CAN1 Malibox Register 27 (C1MB27) 8/16/ #FFFF 71B6 CAN1 Malibox Register 27 (C1MB27) 8/16/ #FFFF 71BC CAN1 Malibox Register 28 (C1MB28) 8/16/ #FFFF 71C4 CAN1 Malibox Register 28 (C1MB28) 8/16/ #FFFF 71C4 CAN1 Malibox Register 28 (C1MB28) 8/16/ #FFFF 71C5 CAN1 Malibox Register 28 (C1MB28) 8/16/ #FFFF 71C6 CAN1 Malibox Register 28 (C1MB28) 8/16/ #FFFF	16/32
CIMB25 CAN1 Mailbox Register 25	
HFFFF 719C	16/32
CC1MB25 CAN1 Mailbox Register 26	16/32
(C1MB26) HFFFF 71A4 CAN1 Mailbox Register 26 (C1MB26) 8/16/2 HFFFF 71A8 CAN1 Mailbox Register 26 (C1MB26) 8/16/2 HFFFF 71AC CAN1 Mailbox Register 26 (C1MB26) 8/16/2 HFFFF 71B0 CAN1 Mailbox Register 27 (C1MB27) 8/16/2 HFFFF 71B4 CAN1 Mailbox Register 27 (C1MB27) 8/16/2 HFFFF 71B8 CAN1 Mailbox Register 27 (C1MB27) 8/16/2 HFFFF 71BC CAN1 Mailbox Register 27 (C1MB27) 8/16/2 HFFFF 71C0 CAN1 Mailbox Register 28 (C1MB28) 8/16/2 HFFFF 71C4 CAN1 Mailbox Register 28 (C1MB28) 8/16/2 HFFFF 71C8 CAN1 Mailbox Register 28 (C1MB28) 8/16/2	10/32
##FFFF 71A4 CAN1 Mailbox Register 26 (C1MB26) 8/16/2 (C1MB27) 8/16/2 (C1MB28)	16/32
CAN1 Mailbox Register 26	
##FFFF 71A8 CAN1 Mailbox Register 26 (C1MB26) ##FFFF 71AC CAN1 Mailbox Register 26 (C1MB26) ##FFFF 71BO CAN1 Mailbox Register 27 (C1MB27) ##FFFF 71B4 CAN1 Mailbox Register 27 (C1MB27) ##FFFF 71B8 CAN1 Mailbox Register 27 (C1MB27) ##FFFF 71BC CAN1 Mailbox Register 27 (C1MB27) ##FFFF 71BC CAN1 Mailbox Register 27 (C1MB27) ##FFFF 71C0 CAN1 Mailbox Register 28 (C1MB27) ##FFFF 71C4 CAN1 Mailbox Register 28 (C1MB28) ##FFFF 71C8 CAN1 Mailbox Register 28 (C1MB28) ##FFFF 71C8 CAN1 Mailbox Register 28 (C1MB28) ##FFFF 71C8 CAN1 Mailbox Register 28 (C1MB28)	16/32
CAN1 Mailbox Register 26	
H*FFFF 71AC CAN1 Mailbox Register 26 (C1MB26) H*FFFF 71B0 CAN1 Mailbox Register 27 (C1MB27) H*FFFF 71B4 CAN1 Mailbox Register 27 (C1MB27) H*FFFF 71B8 CAN1 Mailbox Register 27 (C1MB27) H*FFFF 71BC CAN1 Mailbox Register 27 (C1MB27) H*FFFF 71C0 CAN1 Mailbox Register 28 (C1MB28) H*FFFF 71C4 CAN1 Mailbox Register 28 (C1MB28) H*FFFF 71C8 CAN1 Mailbox Register 28 (C1MB28) H*FFFF 71C8	16/32
C1MB26 CAN1 Mailbox Register 27	16/32
(C1MB27) H'FFFF 71B4 CAN1 Mailbox Register 27 (C1MB27) 8/16/3 H'FFFF 71B8 CAN1 Mailbox Register 27 (C1MB27) 8/16/3 H'FFFF 71BC CAN1 Mailbox Register 27 (C1MB27) 8/16/3 H'FFFF 71C0 CAN1 Mailbox Register 28 (C1MB28) 8/16/3 H'FFFF 71C4 CAN1 Mailbox Register 28 (C1MB28) 8/16/3 H'FFFF 71C8 CAN1 Mailbox Register 28 8/16/3	10/02
H'FFFF 71B4 CAN1 Mailbox Register 27 (C1MB27) H'FFFF 71B8 CAN1 Mailbox Register 27 (C1MB27) H'FFFF 71BC CAN1 Mailbox Register 27 (C1MB27) CAN1 Mailbox Register 27 (C1MB27) H'FFFF 71C0 CAN1 Mailbox Register 28 (C1MB28) H'FFFF 71C4 CAN1 Mailbox Register 28 (C1MB28) H'FFFF 71C8 CAN1 Mailbox Register 28 (C1MB28) H'FFFF 71C8 CAN1 Mailbox Register 28 (C1MB28)	16/32
(C1MB27) H'FFFF 71B8 CAN1 Mailbox Register 27 (C1MB27) 8/16/3 H'FFFF 71BC CAN1 Mailbox Register 27 (C1MB27) 8/16/3 H'FFFF 71C0 CAN1 Mailbox Register 28 (C1MB28) 8/16/3 H'FFFF 71C4 CAN1 Mailbox Register 28 (C1MB28) 8/16/3 H'FFFF 71C8 CAN1 Mailbox Register 28 (C1MB28) 8/16/3	
H'FFFF 71B8 CAN1 Mailbox Register 27 (C1MB27) H'FFFF 71BC CAN1 Mailbox Register 27 (C1MB27) H'FFFF 71C0 CAN1 Mailbox Register 28 (C1MB28) H'FFFF 71C4 CAN1 Mailbox Register 28 (C1MB28) H'FFFF 71C4 CAN1 Mailbox Register 28 (C1MB28) H'FFFF 71C8 CAN1 Mailbox Register 28 (C1MB28) H'FFFF 71C8 CAN1 Mailbox Register 28 (C1MB28)	16/32
(C1MB27) H'FFFF 71BC CAN1 Mailbox Register 27 (C1MB27) 8/16/3 H'FFFF 71C0 CAN1 Mailbox Register 28 (C1MB28) 8/16/3 H'FFFF 71C4 CAN1 Mailbox Register 28 (C1MB28) 8/16/3 H'FFFF 71C8 CAN1 Mailbox Register 28 8/16/3	
H'FFFF 71BC CAN1 Mailbox Register 27 (C1MB27) 8/16/2 H'FFFF 71C0 CAN1 Mailbox Register 28 (C1MB28) 8/16/2 H'FFFF 71C4 CAN1 Mailbox Register 28 (C1MB28) 8/16/2 H'FFFF 71C8 CAN1 Mailbox Register 28 8/16/2	16/32
(C1MB27) H'FFFF 71C0 CAN1 Mailbox Register 28 (C1MB28) 8/16/2 H'FFFF 71C4 CAN1 Mailbox Register 28 (C1MB28) 8/16/2 H'FFFF 71C8 CAN1 Mailbox Register 28 8/16/2	16/32
(C1MB28) (C1MB28) H'FFFF 71C4 CAN1 Mailbox Register 28 (C1MB28) 8/16/3 H'FFFF 71C8 CAN1 Mailbox Register 28 8/16/3	
H'FFFF 71C4 CAN1 Mailbox Register 28 (C1MB28) H'FFFF 71C8 CAN1 Mailbox Register 28 8/16/3	16/32
(C1MB28) H'FFFF 71C8 CAN1 Mailbox Register 28 8/16/2	
H'FFFF 71C8 CAN1 Mailbox Register 28 8/16/2	16/32
	16/32
	10/32
H'FFFF 71CC CAN1 Mailbox Register 28 8/16/2	16/32
(C1MB28)	
H'FFFF 71D0 CAN1 Mailbox Register 29 8/16/3	16/32
(C1MB29)	10/00
H'FFFF 71D4 CAN1 Mailbox Register 29 (C1MB29)	16/32
H'FFFF 71D8 CAN1 Mailbox Register 29 8/16/2	16/32
(C1MB29)	
	16/32
(C1MB29)	
H'FFFF 71E0 CAN1 Mailbox Register 30 (C1MB30) 8/16/3	16/32
	16/32
CANT Mailioux negister 50 (C1MB30)	. 5/52
	16/32
(C1MB30)	



	+0 Address	+1 Address	+2 Address	+3 Address		
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit	8 Bit 7 Bit 0	Access Size	
H'FFFF 71EC			x Register 30		8/16/32	
H'FFFF 71F0			x Register 31		8/16/32	
		(C1M	1B31)			
H'FFFF 71F4		CAN1 Mailbo	x Register 31		8/16/32	
		(C1M	1B31)			
H'FFFF 71F8			x Register 31 IB31)		8/16/32	
H'FFFF 71FC			x Register 31		8/16/32	
		(C1M	1B31)			
H'FFFF 7200		CAN1 Mailbo	x Register 32		8/16/32	
		(C1M	1B32)			
H'FFFF 7204			x Register 32		8/16/32	
			1B32)			
H'FFFF 7208		CAN1 Mailbo (C1N	x Register 32 (B32)		8/16/32	
H'FFFF 720C			x Register 32		8/16/32	
			1B32)			
H'FFFF 7210		CAN1 Mailbo	x Register 33		8/16/32	
		(C1N	1B33)			
H'FFFF 7214		CAN1 Mailbo	x Register 33		8/16/32	
		(C1N	1B33)			
H'FFFF 7218			x Register 33		8/16/32	
			1B33)		8/16/32	
H'FFFF 721C		CAN1 Mailbox Register 33 (C1MB33)				
H'FFFF 7220					8/16/32	
		CAN1 Mailbox Register 34 (C1MB34)				
H'FFFF 7224		CAN1 Mailbo	x Register 34		8/16/32	
		(C1N	1B34)			
H'FFFF 7228		CAN1 Mailbo	x Register 34		8/16/32	
		(C1M	1B34)			
H'FFFF 722C			x Register 34		8/16/32	
			1B34)			
H'FFFF 7230			x Register 35 (B35)		8/16/32	
H'FFFF 7234			x Register 35		8/16/32	
		(C1N				
H'FFFF 7238		CAN1 Mailbo	x Register 35		8/16/32	
		(C1M	1B35)			
H'FFFF 723C			x Register 35		8/16/32	
		(C1M				
H'FFFF 7240			x Register 36		8/16/32	
H'FFFF 7244		(C1M	x Register 36		8/16/32	
111CFFF /244		CANT Mailbo			0/10/32	
H'FFFF 7248			x Register 36		8/16/32	
		(C1M				
H'FFFF 724C		CAN1 Mailbo	x Register 36		8/16/32	
		(C1M	1B36)			
H'FFFF 7250			x Register 37		8/16/32	
		(C1N	1B37)			



	+0 Address	+1 Address	+2 Address	+3 Address	
Address		Bit 23 Bit 16		Bit 7 Bit 0	Access Size
H'FFFF 7254		CAN1 Mailbo	x Register 37		8/16/32
		(C1M	B37)		
H'FFFF 7258		CAN1 Mailbox	x Register 37		8/16/32
		(C1M	B37)		
H'FFFF 725C		CAN1 Mailbox			8/16/32
LUEFFF 7000		(C1M			040/00
H'FFFF 7260		CAN1 Mailbox (C1M			8/16/32
H'FFFF 7264		CAN1 Mailbo			8/16/32
		(C1M			
H'FFFF 7268		CAN1 Mailbox	x Register 38		8/16/32
		(C1M	B38)		
H'FFFF 726C		CAN1 Mailbox			8/16/32
		(C1M			04000
H'FFFF 7270		CAN1 Mailbox (C1M			8/16/32
H'FFFF 7274		CAN1 Mailbo			8/16/32
		(C1M			
H'FFFF 7278		CAN1 Mailbox	x Register 39		8/16/32
		(C1M	B39)		
H'FFFF 727C		CAN1 Mailbox	-		8/16/32
		(C1M			
H'FFFF 7280		CAN1 Mailbox (C1M			8/16/32
H'FFFF 7284		CAN1 Mailbo			8/16/32
		(C1M			
H'FFFF 7288		CAN1 Mailbox	x Register 40		8/16/32
		(C1M	B40)		
H'FFFF 728C		CAN1 Mailbox			8/16/32
H'FFFF 7290	_	(C1M CAN1 Mailbo			8/16/32
117777290		(C1M			6/10/32
H'FFFF 7294		CAN1 Mailbox	x Register 41		8/16/32
		(C1M	B41)		
H'FFFF 7298		CAN1 Mailbox			8/16/32
		(C1M			
H'FFFF 729C		CAN1 Mailbo: (C1M	·		8/16/32
H'FFFF 72A0		CAN1 Mailbo			8/16/32
		(C1M	-		0,10,02
H'FFFF 72A4		CAN1 Mailbox	x Register 42		8/16/32
		(C1M	B42)		
H'FFFF 72A8		CAN1 Mailbox	-		8/16/32
LUEEEE 70.40		(C1M	-		0/40/00
H'FFFF 72AC		CAN1 Mailbox (C1M			8/16/32
H'FFFF 72B0		CAN1 Mailbo			8/16/32
		(C1M			
H'FFFF 72B4		CAN1 Mailbox	x Register 43		8/16/32
		(C1M	B43)		
H'FFFF 72B8		CAN1 Mailbox			8/16/32
		(C1M	B43)		<u> </u>



	+0 Address	+1 Address	+2 Address	+3 Address		
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 B	t 8 Bit 7 Bit	Access Size	
H'FFFF 72BC		CAN1 Mailbo (C1N	x Register 43		8/16/32	
H'FFFF 72C0		CAN1 Mailbo	x Register 44		8/16/32	
		(C1M	IB44)			
H'FFFF 72C4			x Register 44		8/16/32	
			IB44)			
H'FFFF 72C8		CAN1 Mailbo (C1M	x Register 44 IB44)		8/16/32	
H'FFFF 72CC		CAN1 Mailbo	x Register 44		8/16/32	
		(C1N	IB44)			
H'FFFF 72D0			x Register 45		8/16/32	
			IB45)			
H'FFFF 72D4		CAN1 Mailbo (C1M	x Register 45		8/16/32	
H'FFFF 72D8			x Register 45		8/16/32	
7250			IB45)		0/10/02	
H'FFFF 72DC			x Register 45		8/16/32	
		(C1M	IB45)			
H'FFFF 72E0		CAN1 Mailbo	x Register 46		8/16/32	
		(C1M	IB46)			
H'FFFF 72E4		CAN1 Mailbo	x Register 46		8/16/32	
		(C1N				
H'FFFF 72E8			x Register 46		8/16/32	
LUFFEE 70F0			IB46)		8/16/32	
H'FFFF 72EC	CAN1 Mailbox Register 46 (C1MB46)					
H'FFFF 72F0					8/16/32	
		CAN1 Mailbox Register 47 (C1MB47)				
H'FFFF 72F4		CAN1 Mailbo	x Register 47		8/16/32	
		(C1M	IB47)			
H'FFFF 72F8			x Register 47		8/16/32	
		(C1M	· ·			
H'FFFF 72FC			x Register 47		8/16/32	
LUEEEE 7000			IB47)		0/40/00	
H'FFFF 7300		CAN1 Mailbo	x Register 48 IB48)		8/16/32	
H'FFFF 7304			x Register 48		8/16/32	
		(C1N				
H'FFFF 7308		CAN1 Mailbo	x Register 48		8/16/32	
		(C1N	IB48)			
H'FFFF 730C			x Register 48		8/16/32	
		(C1M				
H'FFFF 7310			x Register 49		8/16/32	
UICCEC 7044		(C1M	•		0/46/00	
H'FFFF 7314		CAN1 Mailbo	x Register 49 IB49)		8/16/32	
H'FFFF 7318			x Register 49		8/16/32	
		(C1M				
H'FFFF 731C		CAN1 Mailbo	x Register 49		8/16/32	
		(C1N	IB49)			
H'FFFF 7320		CAN1 Mailbo	x Register 50		8/16/32	
		(C1M	IB50)			



	+0 Address	+1 Address	+2 Address	+3 Address	,
Address		Bit 23 Bit 16		Bit 7 Bit 0	Access Size
H'FFFF 7324		CAN1 Mailbo	x Register 50	<u> </u>	8/16/32
		(C1M	B50)		
H'FFFF 7328		CAN1 Mailbox			8/16/32
		(C1M			
H'FFFF 732C		CAN1 Mailbox			8/16/32
H'FFFF 7330		(C1M CAN1 Mailbo			8/16/32
11777 7330		(C1M			6/10/32
H'FFFF 7334		CAN1 Mailbox	x Register 51		8/16/32
		(C1M	B51)		
H'FFFF 7338		CAN1 Mailbox			8/16/32
		(C1M			
H'FFFF 733C		CAN1 Mailbox (C1M			8/16/32
H'FFFF 7340		CAN1 Mailbox			8/16/32
7040		(C1M			0/10/02
H'FFFF 7344		CAN1 Mailbox	x Register 52		8/16/32
		(C1M	B52)		
H'FFFF 7348		CAN1 Mailbox	-		8/16/32
		(C1M			
H'FFFF 734C		CAN1 Mailbox (C1M			8/16/32
H'FFFF 7350		CAN1 Mailbox			8/16/32
7000		(C1M			0/10/02
H'FFFF 7354		CAN1 Mailbox	x Register 53		8/16/32
		(C1M	B53)		
H'FFFF 7358		CAN1 Mailbox			8/16/32
		(C1M			
H'FFFF 735C		CAN1 Mailbox (C1M			8/16/32
H'FFFF 7360		CAN1 Mailbo			8/16/32
		(C1M			
H'FFFF 7364		CAN1 Mailbox	x Register 54		8/16/32
		(C1M	B54)		
H'FFFF 7368		CAN1 Mailbox			8/16/32
H'FFFF 736C		(C1M CAN1 Mailbo			8/16/32
H FFFF 730C		CANT Maildo.	-		0/10/32
H'FFFF 7370		CAN1 Mailbox	x Register 55		8/16/32
		(C1M	B55)		
H'FFFF 7374		CAN1 Mailbox			8/16/32
		(C1M			
H'FFFF 7378		CAN1 Mailbo: (C1M	-		8/16/32
H'FFFF 737C		CAN1 Mailbo			8/16/32
		(C1M			5.10.02
H'FFFF 7380		CAN1 Mailbox	x Register 56		8/16/32
		(C1M	B56)		
H'FFFF 7384		CAN1 Mailbox			8/16/32
	_	(C1M			
H'FFFF 7388		CAN1 Mailbox (C1M			8/16/32
	<u> </u>	(CIM			



	+0 Address	+1 Address	+2 Address	+3 Address		
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit	Bit 7 Bit 0	Access Size	
H'FFFF 738C		CAN1 Mailbo (C1N	x Register 56	•	8/16/32	
H'FFFF 7390		CAN1 Mailbo	x Register 57		8/16/32	
		(C1N	1B57)			
H'FFFF 7394		CAN1 Mailbo	x Register 57		8/16/32	
		(C1N	1B57)			
H'FFFF 7398		CAN1 Mailbo (C1M	x Register 57 1B57)		8/16/32	
H'FFFF 739C		CAN1 Mailbo	x Register 57		8/16/32	
		(C1M	IB57)			
H'FFFF 73A0			x Register 58		8/16/32	
			1B58)			
H'FFFF 73A4		CAN1 Mailbo (C1N	x Register 58		8/16/32	
H'FFFF 73A8			x Register 58		8/16/32	
		CANT Mailbo			3/10/02	
H'FFFF 73AC			x Register 58		8/16/32	
		(C1N				
H'FFFF 73B0		CAN1 Mailbo	x Register 59		8/16/32	
		(C1N	1B59)			
H'FFFF 73B5		CAN1 Mailbo	x Register 59		8/16/32	
		(C1N	1B59)			
H'FFFF 73B8			x Register 59		8/16/32	
		(C1M			8/16/32	
H'FFFF 73BC		CAN1 Mailbox Register 59 (C1MB59)				
H'FFFF 73C0					8/16/32	
7000		CAN1 Mailbox Register 60 (C1MB60)				
H'FFFF 73C4			x Register 60		8/16/32	
		(C1M	1B60)			
H'FFFF 73C8		CAN1 Mailbo	x Register 60		8/16/32	
		(C1M	1B60)			
H'FFFF 73CC			x Register 60		8/16/32	
			1B60)			
H'FFFF 73D0		CAN1 Mailbo	x Register 61 IB61)		8/16/32	
H'FFFF 73D4		CAN1 Mailbo	•		8/16/32	
7054		(C1M			0/10/02	
H'FFFF 73D8		CAN1 Mailbo	x Register 61		8/16/32	
		(C1M	1B61)			
H'FFFF 73DC		CAN1 Mailbo	x Register 61		8/16/32	
		(C1M	1B61)			
H'FFFF 73E0			x Register 62		8/16/32	
		(C1M				
H'FFFF 73E4		CAN1 Mailbo (C1N	x Register 62		8/16/32	
H'FFFF 73E8			x Register 62		8/16/32	
					3/10/02	
H'FFFF 73EC	(C1MB62) CAN1 Mailbox Register 62 8					
		(C1N				
H'FFFF 73F0		CAN1 Mailbo	x Register 63		8/16/32	
		(C1M	1B63)			



	+0 Address	+1 Address	+2 Address	+3 Address	
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit 8	Bit 7 Bit 0	Access Size
H'FFFF 73F4			x Register 63 IB63)		8/16/32
H'FFFF 73F8		CAN1 Mailbo	x Register 63		8/16/32
H'FFFF 73FC			MB63) x Register 63		8/16/32
		(C1M	1B63)		
H'FFFF 7400			k Register 2 IKR2)		8/16/32
H'FFFF 7404			k Register 3 IKR3)		8/16/32
H'FFFF 7408			k Register 4		8/16/32
H'FFFF 740C		·	k Register 5		8/16/32
			IKR5)		
H'FFFF 7410			k Register 6 IKR6)		8/16/32
H'FFFF 7414			k Register 7		8/16/32
H'FFFF 7418		•	k Register 8		8/16/32
		(C1M	IKR8)		
H'FFFF 741C		CAN1 Mask (C1M	k Register 9 IKR9)		8/16/32
H'FFFF 7420			ID Compare Register 0		8/16/32
H'FFFF 7424		CAN1 FIFO Received			8/16/32
H'FFFF 7428			valid Register 1		8/16/32
H'FFFF 742C		CAN1 Mailbox Interru			8/16/32
			IER1)		
H'FFFF 7430			k Register 0 IKR0)		8/16/32
H'FFFF 7434		CAN1 Mask (C1M	k Register 1		8/16/32
H'FFFF 7438		CAN1 Mask Inv	valid Register 0		8/16/32
H'FFFF 743C			upt Enable Register 0		8/16/32
			IERO)		
H'FFFF 7800	CAN1 Message Control Register 0	(Rese	CAN1 Message Control Register 2	CAN1 Message Control Register 3	8/16/32
7000	(C1MCTL0)	(C1MCTL1)	(C1MCTL2)	(C1MCTL3)	0/10/02
H'FFFF 7804	CAN1 Message Control Register 4 (C1MCTL4)	CAN1 Message Control Register 5 (C1MCTL5)	CAN1 Message Control Register 6 (C1MCTL6)	CAN1 Message Control Register 7 (C1MCTL7)	8/16/32
H'FFFF 7808	CAN1 Message Control Register 8 (C1MCTL8)	CAN1 Message Control Register 9 (C1MCTL9)	CAN1 Message Control Register 10 (C1MCTL10)	CAN1 Message Control Register 11 (C1MCTL11)	8/16/32
H'FFFF 780C	CAN1 Message Control Register 12 (C1MCTL12)	CAN1 Message Control Register 13 (C1MCTL13)	CAN1 Message Control Register 14 (C1MCTL14)	CAN1 Message Control Register 15 (C1MCTL15)	8/16/32
H'FFFF 7810	CAN1 Message Control Register 16 (C1MCTL16)	CAN1 Message Control Register 17 (C1MCTL17)	CAN1 Message Control Register 18 (C1MCTL18)	CAN1 Message Control Register 19 (C1MCTL19)	8/16/32
H'FFFF 7814	CAN1 Message Control Register 20 (C1MCTL20)	CAN1 Message Control Register 21 (C1MCTL21)	CAN1 Message Control Register 22 (C1MCTL22)	CAN1 Message Control Register 23 (C1MCTL23)	8/16/32



	+0 Address	+1 Address	+2 Address	+3 Address	
Address	Bit 31 Bit 24	Bit 23 Bit 16		Bit 7 Bit 0	Access Size
H'FFFF 7818	CAN1 Message Control Register 24 (C1MCTL24)	CAN1 Message Control Register 25 (C1MCTL25)	CAN1 Message Control Register 26 (C1MCTL26)	CAN1 Message Control Register 27 (C1MCTL27)	8/16/32
H'FFFF 781C	CAN1 Message Control Register 28 (C1MCTL28)	CAN1 Message Control Register 29 (C1MCTL29)	CAN1 Message Control Register 30 (C1MCTL30)	CAN1 Message Control Register 31 (C1MCTL31)	8/16/32
H'FFFF 7820	CAN1 Message Control Register 32 (C1MCTL32)	CAN1 Message Control Register 33 (C1MCTL33)	CAN1 Message Control Register 34 (C1MCTL34)	CAN1 Message Control Register 35 (C1MCTL35)	8/16/32
H'FFFF 7824	CAN1 Message Control Register 36 (C1MCTL36)	CAN1 Message Control Register 37 (C1MCTL37)	CAN1 Message Control Register 38 (C1MCTL38)	CAN1 Message Control Register 39 (C1MCTL39)	8/16/32
H'FFFF 7828	CAN1 Message Control Register 40 (C1MCTL40)	CAN1 Message Control Register 41 (C1MCTL41)	CAN1 Message Control Register 42 (C1MCTL42)	CAN1 Message Control Register 43 (C1MCTL43)	8/16/32
H'FFFF 782C	CAN1 Message Control Register 44 (C1MCTL44)	CAN1 Message Control Register 45 (C1MCTL45)	CAN1 Message Control Register 46 (C1MCTL46)	CAN1 Message Control Register 47 (C1MCTL47)	8/16/32
H'FFFF 7830	CAN1 Message Control Register 48 (C1MCTL48)	CAN1 Message Control Register 49 (C1MCTL49)	CAN1 Message Control Register 50 (C1MCTL50)	CAN1 Message Control Register 51 (C1MCTL51)	8/16/32
H'FFFF 7834	CAN1 Message Control Register 52 (C1MCTL52)	CAN1 Message Control Register 53 (C1MCTL53)	CAN1 Message Control Register 54 (C1MCTL54)	CAN1 Message Control Register 55 (C1MCTL55)	8/16/32
H'FFFF 7838	CAN1 Message Control Register 56 (C1MCTL56)	CAN1 Message Control Register 57 (C1MCTL57)	CAN1 Message Control Register 58 (C1MCTL58)	CAN1 Message Control Register 59 (C1MCTL59)	8/16/32
H'FFFF 783C	CAN1 Message Control Register 60 (C1MCTL60)	CAN1 Message Control Register 61 (C1MCTL61)	CAN1 Message Control Register 62 (C1MCTL62)	CAN1 Message Control Register 63 (C1MCTL63)	8/16/32
H'FFFF 7840	CAN1 Control Register CAN1 Status Register (C1CTLR) (C1STR)				8/16/32
H'FFFF 7844		CAN1 Bit Configuration Register (C1BCR)		CAN1 Clock Select Register (C1CLKR)	8/16/32
H'FFFF 7848	CAN1 Receive FIFO Control Register (C1RFCR)	CAN1 Receive FIFO Pointer Control Register (C1RFPCR)	CAN1 Transmit FIFO Control Register (C1TFCR)	CAN1 Transmit FIFO Pointer Control Register (C1TFPCR)	8/16/32
H'FFFF 784C	CAN1 Error Interrupt Enable Register (C1EIER)	CAN1Error Interrupt Factor Judge Register (C1EIFR)	CAN1 Receive Error Count Register (C1RECR)	CAN1 Transmit Error Count Register (C1TECR)	8/16/32
H'FFFF 7850	CAN1 Error Code Store Register (C1ECSR)	CAN1 Channel Search Support Register (C1CSSR)	CAN1 Mailbox Search Status Register (C1MSSR)	CAN1 Mailbox Search Mode Register (C1MSMR)	8/16/32
H'FFFF 7854	CAN1 Time S	Stamp Register	CAN1 Acceptance F	I / / / / / / / / / / / / / / / / / / /	8/16/32
H'FFFF 7858	CAN1 Test Control Register (C1TCR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -
:		(Rese	erved)		-
H'FFFF 7860	CAN1 Interrupt Enable Register (C1IER)	CAN1 Interrupt Status Register (C1ISR)	(Reserved)	CAN1 Mailbox Search Mask Register (C1MBSMR)	8/16, 8/16, -, 8
:		(Rese	erved)		-
H'FFFF 8000			ox Register 0 MB0)		8/16/32
H'FFFF 8004			ox Register 0		8/16/32
H'FFFF 8008	CAN2 Mailbox Register 0 (C2MB0)				
H'FFFF 800C	CAN2 Mailbox Register 0 (C2MB0)				
H'FFFF 8010			ox Register 1		8/16/32
H'FFFF 8014			ox Register 1		8/16/32
H'FFFF 8018			ox Register 1		8/16/32



	+0 Address	+1 Address	+2 Address	+3 Address		
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit 8	Bit 7 Bit 0	Access Size	
H'FFFF 801C		CAN2 Mailbo			8/16/32	
LUEFFE 0000		(C2N			040/00	
H'FFFF 8020		CAN2 Mailbo (C2N			8/16/32	
H'FFFF 8024		CAN2 Mailbo			8/16/32	
		(C2MB2)				
H'FFFF 8028		CAN2 Mailbo			8/16/32	
		(C2N				
H'FFFF 802C		CAN2 Mailbo (C2N			8/16/32	
H'FFFF 8030		CAN2 Mailbo			8/16/32	
		(C2N				
H'FFFF 8034		CAN2 Mailbo	x Register 3		8/16/32	
		(C2N				
H'FFFF 8038		CAN2 Mailbo (C2N			8/16/32	
H'FFFF 803C		CAN2 Mailbo			8/16/32	
		(C2N				
H'FFFF 8040		CAN2 Mailbo	x Register 4		8/16/32	
		(C2N				
H'FFFF 8044		CAN2 Mailbo (C2N			8/16/32	
H'FFFF 8048		CAN2 Mailbo			8/16/32	
		(C2N				
H'FFFF 804C	CAN2 Mailbox Register 4 8					
		(C2N			8/16/32	
H'FFFF 8050		CAN2 Mailbox Register 5 (C2MB5)				
H'FFFF 8054		CAN2 Mailbo			8/16/32	
		(C2N				
H'FFFF 8058		CAN2 Mailbo			8/16/32	
		(C2N				
H'FFFF 805C		CAN2 Mailbo (C2N	-		8/16/32	
H'FFFF 8060		CAN2 Mailbo			8/16/32	
		(C2N				
H'FFFF 8064		CAN2 Mailbo			8/16/32	
LUFEFF 0000		(C2N			0/40/00	
H'FFFF 8068		CAN2 Mailbo (C2N			8/16/32	
H'FFFF 806C		CAN2 Mailbo			8/16/32	
		(C2MB6)				
H'FFFF 8070		CAN2 Mailbo			8/16/32	
HIEFE 0074		(C2N			0/46/00	
H'FFFF 8074		CAN2 Mailbo (C2N			8/16/32	
H'FFFF 8078	CAN2 Mailbox Register 7 8					
	(C2MB7)					
H'FFFF 807C		CAN2 Mailbo			8/16/32	
HIEEE OOO		(C2N			9/16/00	
H'FFFF 8080		CAN2 Mailbo (C2N			8/16/32	
	L	(0=			<u> </u>	



	+0 Address	+1 Address	+2 Address	+3 Address				
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 B	t 8 Bit 7 E	Bit 0 Access Size			
H'FFFF 8084		CAN2 Mailbo (C2N			8/16/32			
H'FFFF 8088		CAN2 Mailbox Register 8 (C2MB8)						
H'FFFF 808C		CAN2 Mailbox Register 8						
111111 000C		(C2MB8)						
H'FFFF 8090		CAN2 Mailbo (C2N			8/16/32			
H'FFFF 8094		CAN2 Mailbo	ox Register 9		8/16/32			
H'FFFF 8098		(C2N			8/16/32			
H FFFF 8098		CAN2 Mailbo (C2N			8/16/32			
H'FFFF 809C		CAN2 Mailbo			8/16/32			
		(C2M	MB9)					
H'FFFF 80A0		CAN2 Mailbo (C2N			8/16/32			
H'FFFF 80A4		CAN2 Mailbo			8/16/32			
		(C2N	IB10)					
H'FFFF 80A8		CAN2 Mailbo (C2N			8/16/32			
H'FFFF 80AC		CAN2 Mailbo	x Register 10		8/16/32			
		(C2N	IB10)					
H'FFFF 80B0		CAN2 Mailbo			8/16/32			
		(C2N			8/16/32			
H'FFFF 80B4	CAN2 Mailbox Register 11 (C2MB11)							
H'FFFF 80B8		CAN2 Mailbox Register 11 8						
		(C2N	IB11)					
H'FFFF 80BC		CAN2 Mailbo (C2N	x Register 11 IB11)		8/16/32			
H'FFFF 80C0		CAN2 Mailbo (C2N	x Register 12		8/16/32			
H'FFFF 80C4		CAN2 Mailbo	x Register 12		8/16/32			
H'FFFF 80C8			IB12) x Register 12		8/16/32			
		(C2N			0,10,02			
H'FFFF 80CC		CAN2 Mailbo	x Register 12		8/16/32			
		(C2N						
H'FFFF 80D0		CAN2 Mailbo (C2N	x Register 13		8/16/32			
H'FFFF 80D4			x Register 13		8/16/32			
		(C2N						
H'FFFF 80D8			x Register 13		8/16/32			
H'FFFF 80DC		(C2N	· ·		8/16/32			
TITELE OODO	CAN2 Mailbox Register 13 (C2MB13)							
H'FFFF 80E0	CAN2 Mailbox Register 14							
HIEEE OOF 1	(C2MB14)							
H'FFFF 80E4		CAN2 Mailbox Register 14 (C2MB14)						
H'FFFF 80E8		CAN2 Mailbo	x Register 14		8/16/32			
		(C2N	IB14)					



	+0 Address	+1 Address	+2 Address	+3 Address			
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit 8	Bit 7 Bit 0	Access Size		
H'FFFF 80EC		CAN2 Mailbo	x Register 14		8/16/32		
		(C2M					
H'FFFF 80F0		CAN2 Mailbox Register 15					
		(C2M	IB15)				
H'FFFF 80F4		CAN2 Mailbox Register 15					
		(C2M	1B15)				
H'FFFF 80F8			x Register 15		8/16/32		
		(C2M	•				
H'FFFF 80FC		CAN2 Mailbo (C2M	x Register 15		8/16/32		
H'FFFF 8100			x Register 16		8/16/32		
			1B16)		0,10,02		
H'FFFF 8104		CAN2 Mailbo	x Register 16		8/16/32		
		(C2M	IB16)				
H'FFFF 8108		CAN2 Mailbo	x Register 16		8/16/32		
		(C2M	1B16)				
H'FFFF 810C			x Register 16		8/16/32		
		(C2M					
H'FFFF 8110			x Register 17		8/16/32		
LUCEEE 0444		(C2M			0/40/00		
H'FFFF 8114		CAN2 Mailbo	x Register 17		8/16/32		
H'FFFF 8118			x Register 17		8/16/32		
		(C2M			0/10/02		
H'FFFF 811C		CAN2 Mailbo	x Register 17		8/16/32		
		(C2M	IB17)				
H'FFFF 8120		CAN2 Mailbo	x Register 18		8/16/32		
		(C2M	1B18)				
H'FFFF 8124			x Register 18		8/16/32		
LUEEEE 0400		(C2M	•		0/40/00		
H'FFFF 8128		CAN2 Mailbo	x Register 18 IB18)		8/16/32		
H'FFFF 812C			x Register 18		8/16/32		
		(C2M					
H'FFFF 8130		CAN2 Mailbo	x Register 19		8/16/32		
		(C2M	1B19)				
H'FFFF 8134		CAN2 Mailbo			8/16/32		
		(C2M					
H'FFFF 8138			x Register 19		8/16/32		
LUFFEE 0400		(C2M			0/4.0/00		
H'FFFF 813C		CAN2 Mailbo (C2M	x Register 19 IB19)		8/16/32		
H'FFFF 8140			x Register 20		8/16/32		
		(C2M					
H'FFFF 8144		CAN2 Mailbo	x Register 20		8/16/32		
	(C2MB20)						
H'FFFF 8148	CAN2 Mailbox Register 20 8						
	(C2MB20)						
H'FFFF 814C	CAN2 Mailbox Register 20 8/						
		(C2M					
H'FFFF 8150		CAN2 Mailbo (C2M			8/16/32		
		(G2W	102.1				



Address								
	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit 8	Bit 7 Bit 0	Access Size			
H'FFFF 8154		CAN2 Mailbo (C2M	x Register 21		8/16/32			
H'FFFF 8158		CAN2 Mailbo			8/16/32			
		(C2MB21)						
H'FFFF 815C		CAN2 Mailbox Register 21						
		(C2MB21)						
H'FFFF 8160			x Register 22		8/16/32			
LUEEEE 0404		(C2M			040/00			
H'FFFF 8164		CAN2 Mailbo	x Register 22		8/16/32			
H'FFFF 8168			x Register 22		8/16/32			
		(C2M						
H'FFFF 816C		CAN2 Mailbo	x Register 22		8/16/32			
		(C2M	1B22)					
H'FFFF 8170		CAN2 Mailbo	x Register 23		8/16/32			
		(C2M	1B23)					
H'FFFF 8174			x Register 23		8/16/32			
		(C2M						
H'FFFF 8178			x Register 23		8/16/32			
LUEEEE 0470		(C2M			0/40/00			
H'FFFF 817C		CAN2 Mailbo	x Register 23		8/16/32			
H'FFFF 8180			x Register 24		8/16/32			
		(C2M			0,10,02			
H'FFFF 8184		CAN2 Mailbo	x Register 24		8/16/32			
		(C2MB24)						
H'FFFF 8188		CAN2 Mailbo	x Register 24		8/16/32			
		(C2M	1B24)					
H'FFFF 818C		CAN2 Mailbo (C2M	x Register 24		8/16/32			
H'FFFF 8190			x Register 25		8/16/32			
		(C2M						
H'FFFF 8194		CAN2 Mailbo	x Register 25		8/16/32			
		(C2M	1B25)					
H'FFFF 8198		CAN2 Mailbo	x Register 25		8/16/32			
		(C2M	1B25)					
H'FFFF 819C		CAN2 Mailbo	-		8/16/32			
		(C2M						
H'FFFF 81A0		CAN2 Mailbo (C2M	x Register 26 (B26)		8/16/32			
H'FFFF 81A4			x Register 26		8/16/32			
****		(C2M						
H'FFFF 81A8		CAN2 Mailbo	x Register 26		8/16/32			
		(C2M	1B26)					
H'FFFF 81AC	CAN2 Mailbox Register 26 8/							
	(C2MB26)							
H'FFFF 81B0	CAN2 Mailbox Register 27							
	(C2MB27)							
H'FFFF 81B4	CAN2 Mailbox Register 27 (C2MB27)							
H'FFFF 81B8			x Register 27		8/16/32			
111 111 0100		CAN2 Mailbo			0/10/32			



	+0 Address	+1 Address	+2 Address	+3 Address		
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit 8	Bit 7 Bit 0	Access Size	
H'FFFF 81BC		CAN2 Mailbo			8/16/32	
		(C2M	1B27)			
H'FFFF 81C0		CAN2 Mailbo	x Register 28		8/16/32	
		(C2M	1B28)			
H'FFFF 81C4			x Register 28		8/16/32	
		(C2M				
H'FFFF 81C8			x Register 28		8/16/32	
LUEFFF 0400		(C2M	x Register 28		0/40/00	
H'FFFF 81CC		CAN2 Mailbo	-		8/16/32	
H'FFFF 81D0			x Register 29		8/16/32	
		(C2M				
H'FFFF 81D4		CAN2 Mailbo	x Register 29		8/16/32	
		(C2M	1B29)			
H'FFFF 81D8		CAN2 Mailbo	x Register 29		8/16/32	
		(C2M	1B29)			
H'FFFF 81DC			x Register 29		8/16/32	
		(C2M				
H'FFFF 81E0		CAN2 Mailbo (C2M	x Register 30		8/16/32	
H'FFFF 81E4			x Register 30		8/16/32	
HIFFF OIL4		(C2M			0/10/32	
H'FFFF 81E8			x Register 30		8/16/32	
		(C2M				
H'FFFF 81EC		CAN2 Mailbo	x Register 30		8/16/32	
		(C2M	1B30)			
H'FFFF 81F0		CAN2 Mailbo	x Register 31		8/16/32	
		(C2M				
H'FFFF 81F4		CAN2 Mailbo			8/16/32	
H'FFFF 81F8			IB31)		8/16/32	
HFFFF 81F8		CAN2 Mailbo (C2M			8/16/32	
H'FFFF 81FC		CAN2 Mailbo			8/16/32	
			1B31)			
H'FFFF 8200		CAN2 Mailbo	x Register 32		8/16/32	
		(C2M	1B32)			
H'FFFF 8204			x Register 32		8/16/32	
		(C2M				
H'FFFF 8208			x Register 32		8/16/32	
LUEFFE 0000		(C2M			0/40/00	
H'FFFF 820C		CAN2 Mailbo (C2M	x Register 32		8/16/32	
H'FFFF 8210			x Register 33		8/16/32	
3210		(C2M			5,10,02	
H'FFFF 8214			x Register 33		8/16/32	
	(C2MB33)					
H'FFFF 8218	CAN2 Mailbox Register 33					
	(C2MB33)					
H'FFFF 821C	CAN2 Mailbox Register 33					
		(C2M				
H'FFFF 8220			x Register 34		8/16/32	
		(C2M	(דיטעו		<u> </u>	



	+0 Address	+1 Address	+2 Address	+3 Address				
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit	8 Bit 7 Bit 0	Access Size			
H'FFFF 8224			x Register 34 IB34)		8/16/32			
H'FFFF 8228			x Register 34		8/16/32			
		(C2MB34)						
H'FFFF 822C		CAN2 Mailbox Register 34						
		(C2MB34)						
H'FFFF 8230		CAN2 Mailbo (C2N	x Register 35 IB35)		8/16/32			
H'FFFF 8234			x Register 35		8/16/32			
		(C2N	IB35)					
H'FFFF 8238		CAN2 Mailbo	x Register 35		8/16/32			
		(C2N	IB35)					
H'FFFF 823C		CAN2 Mailbo (C2N	x Register 35		8/16/32			
H'FFFF 8240			x Register 36		8/16/32			
5240		(C2N			5.10,02			
H'FFFF 8244		CAN2 Mailbo	x Register 36		8/16/32			
		(C2N	IB36)					
H'FFFF 8248			x Register 36		8/16/32			
H'FFFF 824C		(C2N	x Register 36		8/16/32			
N FFFF 624C		CAN2 Malibo			0/10/32			
H'FFFF 8250		CAN2 Mailbo	x Register 37		8/16/32			
		(C2N	IB37)					
H'FFFF 8254		CAN2 Mailbox Register 37 8						
		(C2MB37)						
H'FFFF 8258		CAN2 Mailbox Register 37 (C2MB37)						
H'FFFF 825C			x Register 37		8/16/32			
		(C2N	IB37)					
H'FFFF 8260			x Register 38		8/16/32			
		(C2N						
H'FFFF 8264			x Register 38 IB38)		8/16/32			
H'FFFF 8268			x Register 38		8/16/32			
		(C2N	IB38)					
H'FFFF 826C			x Register 38		8/16/32			
		(C2N						
H'FFFF 8270		CAN2 Mailbo (C2N	x Register 39 IB39)		8/16/32			
H'FFFF 8274			x Register 39		8/16/32			
		(C2N						
H'FFFF 8278		CAN2 Mailbo	x Register 39		8/16/32			
		(C2N			8/16/32			
H'FFFF 827C								
H'FFFF 8280	(C2MB39) CAN2 Mailbox Register 40 8							
	(C2MB40)							
H'FFFF 8284	CAN2 Mailbox Register 40 8							
		(C2N	IB40)					
H'FFFF 8288			x Register 40		8/16/32			
		(C2N	IB40)					



	+0 Address	+1 Address	+2 Address	+3 Address			
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit	Bit 7 Bit 0	Access Size		
H'FFFF 828C		CAN2 Mailbo	x Register 40	1	8/16/32		
		(C2M	B40)				
H'FFFF 8290		CAN2 Mailbox			8/16/32		
		(C2MB41)					
H'FFFF 8294		CAN2 Mailbox			8/16/32		
H'FFFF 8298		(C2M			8/16/32		
H FFFF 8298		CAN2 Mailbox (C2M			8/16/32		
H'FFFF 829C		CAN2 Mailbo			8/16/32		
		(C2M					
H'FFFF 82A0		CAN2 Mailbox	x Register 42		8/16/32		
		(C2M	B42)				
H'FFFF 82A4		CAN2 Mailbox			8/16/32		
		(C2M					
H'FFFF 82A8		CAN2 Mailbo: (C2M	*		8/16/32		
H'FFFF 82AC		CAN2 Mailbo			8/16/32		
H FFFF 62AC		CAN2 Maildo.	-		0/10/32		
H'FFFF 82B0		CAN2 Mailbo			8/16/32		
		(C2M					
H'FFFF 82B4		CAN2 Mailbox	x Register 43		8/16/32		
		(C2M	B43)				
H'FFFF 82B8		CAN2 Mailbox			8/16/32		
		(C2M					
H'FFFF 82BC		CAN2 Mailbox (C2M			8/16/32		
H'FFFF 82C0		CAN2 Mailbo			8/16/32		
111111 0200		(C2M			0/10/32		
H'FFFF 82C4		CAN2 Mailbo			8/16/32		
		(C2M	B44)				
H'FFFF 82C8		CAN2 Mailbox	x Register 44		8/16/32		
		(C2M	B44)				
H'FFFF 82CC		CAN2 Mailbox			8/16/32		
		(C2M					
H'FFFF 82D0		CAN2 Mailbox (C2M			8/16/32		
H'FFFF 82D4		CAN2 Mailbo			8/16/32		
		(C2M			0,100		
H'FFFF 82D8		CAN2 Mailbox	x Register 45		8/16/32		
		(C2M	B45)				
H'FFFF 82DC		CAN2 Mailbox			8/16/32		
		(C2M			1		
H'FFFF 82E0		CAN2 Mailbox Register 46 (C2MB46)					
H'FFFF 82E4		•	-		8/16/32		
02L+	CAN2 Mailbox Register 46 (C2MB46)						
H'FFFF 82E8		CAN2 Mailbox			8/16/32		
	(C2MB46)						
H'FFFF 82EC	CAN2 Mailbox Register 46 8/						
		(C2M	B46)				
H'FFFF 82F0		CAN2 Mailbox			8/16/32		
		(C2M	B47)				



	+0 Address	+1 Address	+2 Address	+3 Address				
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15	Bit 8 Bit 7	Bit 0	Access Size		
H'FFFF 82F4		CAN2 Mailbo (C2N	x Register 47			8/16/32		
H'FFFF 82F8		CAN2 Mailbo	x Register 47			8/16/32		
		(C2MB47)						
H'FFFF 82FC		CAN2 Mailbox Register 47						
		(C2MB47)						
H'FFFF 8300			x Register 48 IB48)			8/16/32		
H'FFFF 8304		CAN2 Mailbo	x Register 48			8/16/32		
		(C2N	1B48)					
H'FFFF 8308		CAN2 Mailbo	x Register 48			8/16/32		
		(C2N	1 B48)					
H'FFFF 830C			x Register 48 IB48)			8/16/32		
LUCCEC 0040						0/40/00		
H'FFFF 8310			x Register 49 IB49)			8/16/32		
H'FFFF 8314		CAN2 Mailbo	x Register 49			8/16/32		
		(C2N	1B49)					
H'FFFF 8318			x Register 49			8/16/32		
		(C2N						
H'FFFF 831C			x Register 49			8/16/32		
LUFFEF 0000		(C2N				8/16/32		
H'FFFF 8320		CAN2 Malibo	x Register 50 IB50)			8/16/32		
H'FFFF 8324			x Register 50			8/16/32		
		(C2MB50)						
H'FFFF 8328		CAN2 Mailbox Register 50						
		(C2N	1B50)					
H'FFFF 832C			x Register 50 (B50)			8/16/32		
H'FFFF 8330		CAN2 Mailbo	x Register 51			8/16/32		
		(C2N	1B51)					
H'FFFF 8334		CAN2 Mailbo				8/16/32		
			IB51)					
H'FFFF 8338		CAN2 Mailbo (C2N	x Register 51 1B51)			8/16/32		
H'FFFF 833C		CAN2 Mailbo	x Register 51			8/16/32		
		(C2N	1B51)					
H'FFFF 8340		CAN2 Mailbo	x Register 52			8/16/32		
		(C2N	1B52)					
H'FFFF 8344			x Register 52			8/16/32		
		(C2N						
H'FFFF 8348	CAN2 Mailbox Register 52 (C2MB52)					8/16/32		
H'FFFF 834C			x Register 52			8/16/32		
	(C2MB52)							
H'FFFF 8350	CAN2 Mailbox Register 53							
	(C2MB53)							
H'FFFF 8354	CAN2 Mailbox Register 53 (C2MB53)							
UICCEC COSC						9/16/00		
H'FFFF 8358		CAN2 Mailbo (C2N	x Register 53			8/16/32		



	+0 Address	+1 Address	+2 Address	+3 Address		
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15	Bit 8 Bit 7	Bit 0	Access Size
H'FFFF 835C		CAN2 Mailbo	x Register 53	1		8/16/32
		(C2M	B53)			
H'FFFF 8360		CAN2 Mailbo				8/16/32
		(C2M				
H'FFFF 8364		CAN2 Mailbo				8/16/32
H'FFFF 8368		CAN2 Mailbo				8/16/32
0000		(C2M				0/10/02
H'FFFF 836C		CAN2 Mailbo	x Register 54			8/16/32
		(C2M	B54)			
H'FFFF 8370		CAN2 Mailbo	x Register 55			8/16/32
		(C2M				
H'FFFF 8374		CAN2 Mailbo				8/16/32
H'FFFF 8378		CAN2 Mailbo				8/16/32
		(C2M				0/10/02
H'FFFF 837C		CAN2 Mailbo	x Register 55			8/16/32
		(C2M	B55)			
H'FFFF 8380		CAN2 Mailbo	x Register 56			8/16/32
		(C2M				
H'FFFF 8384		CAN2 Mailbo				8/16/32
H'FFFF 8388		CAN2 Mailbo				8/16/32
		(C2M				0,10,02
H'FFFF 838C		CAN2 Mailbo	x Register 56			8/16/32
		(C2M	B56)			
H'FFFF 8390	-					8/16/32
LUFFEE 0004		(C2M				0/40/00
H'FFFF 8394		CAN2 Mailbo				8/16/32
H'FFFF 8398		CAN2 Mailbo				8/16/32
		(C2M	B57)			
H'FFFF 839C		CAN2 Mailbo				8/16/32
		(C2M				
H'FFFF 83A0		CAN2 Mailbo				8/16/32
H'FFFF 83A4		CAN2 Mailbo				8/16/32
		(C2M				
H'FFFF 83A8		CAN2 Mailbo	x Register 58			8/16/32
		(C2M	B58)			
H'FFFF 83AC		CAN2 Mailbo	-			8/16/32
H'FFFF 83B0		(C2M CAN2 Mailbo				8/16/32
		CAN2 Wallbo				3/10/02
H'FFFF 83B5		CAN2 Mailbo				8/16/32
	(C2MB59)					
H'FFFF 83B8	-					8/16/32
	(C2MB59)					
H'FFFF 83BC	CAN2 Mailbox Register 59 (C2MB59)					
H'FFFF 83C0		CAN2 Mailbo				8/16/32
1		(C2M				



	+0 Address	+1 Address	+2 Address	+3 Address				
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit 3	Bit 7 Bit 0	Access Size			
H'FFFF 83C4			x Register 60 IB60)		8/16/32			
H'FFFF 83C8			x Register 60		8/16/32			
111111 0000			1B60)		0,10,02			
H'FFFF 83CC		CAN2 Mailbo	x Register 60		8/16/32			
		(C2MB60)						
H'FFFF 83D0		CAN2 Mailbox Register 61						
		(C2N	1B61)					
H'FFFF 83D4		CAN2 Mailbo	x Register 61		8/16/32			
			1B61)					
H'FFFF 83D8			x Register 61		8/16/32			
			1B61)					
H'FFFF 83DC		CAN2 Mailbo	x Hegister 61 1B61)		8/16/32			
H'FFFF 83E0			x Register 62		8/16/32			
THE USE			1B62)		0,10/02			
H'FFFF 83E4			x Register 62		8/16/32			
			1B62)					
H'FFFF 83E8		CAN2 Mailbo	x Register 62		8/16/32			
		(C2N	1B62)					
H'FFFF 83EC		CAN2 Mailbo	x Register 62		8/16/32			
		(C2N	1B62)					
H'FFFF 83F0		CAN2 Mailbo	x Register 63		8/16/32			
		(C2N	1B63)					
H'FFFF 83F4			x Register 63		8/16/32			
		(C2MB63)						
H'FFFF 83F8		CAN2 Mailbox Register 63 (C2MB63)						
H'FFFF 83FC			x Register 63		8/16/32			
11777 6570			1B63)		0/10/32			
H'FFFF 8400		CAN2 Mask	k Register 2		8/16/32			
		(C2M	IKR2)					
H'FFFF 8404		CAN2 Mask	k Register 3		8/16/32			
		(C2M	IKR3)					
H'FFFF 8408		CAN2 Mask	k Register 4		8/16/32			
			IKR4)					
H'FFFF 840C			k Register 5		8/16/32			
		(C2M						
H'FFFF 8410		CAN2 Masi (C2M	k Register 6		8/16/32			
H'FFFF 8414			k Register 7		8/16/32			
1111111 0414		(C2M			0/10/02			
H'FFFF 8418			k Register 8		8/16/32			
		(C2M	-					
H'FFFF 841C		CAN2 Mask	k Register 9		8/16/32			
	(C2MKR9)							
H'FFFF 8420	CAN2 FIFO Received ID Compare Register 0 8/							
	(C2FIDCR0)							
H'FFFF 8424								
			DCR1)					
H'FFFF 8428			valid Register 1		8/16/32			
		(C2MK	aviii)		<u>İ</u>			



	+0 Address	+1 Address	+2 Address	+3 Address			
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit 8	Bit 7 Bit 0	Access Size		
H'FFFF 842C		CAN2 Mailbox Interru (C2M	upt Enable Register 1		8/16/32		
H'FFFF 8430		CAN2 Mask Register 0 (C2MKR0)					
H'FFFF 8434		CAN2 Mask Register 1 (C2MKR1)					
H'FFFF 8438		CAN2 Mask Inv			8/16/32		
H'FFFF 843C		CAN2 Mailbox Interro (C2M	upt Enable Register 0 IER0)		8/16/32		
:		(Rese	erved)		-		
H'FFFF 8800	CAN2 Message Control Register 0 (C2MCTL0)	CAN2 Message Control Register 1 (C2MCTL1)	CAN2 Message Control Register 2 (C2MCTL2)	CAN2 Message Control Register 3 (C2MCTL3)	8/16/32		
H'FFFF 8804	CAN2 Message Control Register 4 (C2MCTL4)	CAN2 Message Control Register 5 (C2MCTL5)	CAN2 Message Control Register 6 (C2MCTL6)	CAN2 Message Control Register 7 (C2MCTL7)	8/16/32		
H'FFFF 8808	CAN2 Message Control Register 8 (C2MCTL8)	CAN2 Message Control Register 9 (C2MCTL9)	CAN2 Message Control Register 10 (C2MCTL10)	CAN2 Message Control Register 11 (C2MCTL11)	8/16/32		
H'FFFF 880C	CAN2 Message Control Register 12 (C2MCTL12)	CAN2 Message Control Register 13 (C2MCTL13)	CAN2 Message Control Register 14 (C2MCTL14)	CAN2 Message Control Register 15 (C2MCTL15)	8/16/32		
H'FFFF 8810	CAN2 Message Control Register 16 (C2MCTL16)	CAN2 Message Control Register 17 (C2MCTL17)	CAN2 Message Control Register 18 (C2MCTL18)	CAN2 Message Control Register 19 (C2MCTL19)	8/16/32		
H'FFFF 8814	CAN2 Message Control Register 20 (C2MCTL20)	CAN2 Message Control Register 21 (C2MCTL21)	CAN2 Message Control Register 22 (C2MCTL22)	CAN2 Message Control Register 23 (C2MCTL23)	8/16/32		
H'FFFF 8818	CAN2 Message Control Register 24 (C2MCTL24)	CAN2 Message Control Register 25 (C2MCTL25)	CAN2 Message Control Register 26 (C2MCTL26)	CAN2 Message Control Register 27 (C2MCTL27)	8/16/32		
H'FFFF 881C	CAN2 Message Control Register 28 (C2MCTL28)	CAN2 Message Control Register 29 (C2MCTL29)	CAN2 Message Control Register 30 (C2MCTL30)	CAN2 Message Control Register 31 (C2MCTL31)	8/16/32		
H'FFFF 8820	CAN2 Message Control Register 32 (C2MCTL32)	CAN2 Message Control Register 33 (C2MCTL33)	CAN2 Message Control Register 34 (C2MCTL34)	CAN2 Message Control Register 35 (C2MCTL35)	8/16/32		
H'FFFF 8824	CAN2 Message Control Register 36 (C2MCTL36)	CAN2 Message Control Register 37 (C2MCTL37)	CAN2 Message Control Register 38 (C2MCTL38)	CAN2 Message Control Register 39 (C2MCTL39)	8/16/32		
H'FFFF 8828	CAN2 Message Control Register 40 (C2MCTL40)	CAN2 Message Control Register 41 (C2MCTL41)	CAN2 Message Control Register 42 (C2MCTL42)	CAN2 Message Control Register 43 (C2MCTL43)	8/16/32		
H'FFFF 882C	CAN2 Message Control Register 44 (C2MCTL44)	CAN2 Message Control Register 45 (C2MCTL45)	CAN2 Message Control Register 46 (C2MCTL46)	CAN2 Message Control Register 47 (C2MCTL47)	8/16/32		
H'FFFF 8830	CAN2 Message Control Register 48 (C2MCTL48)	CAN2 Message Control Register 49 (C2MCTL49)	CAN2 Message Control Register 50 (C2MCTL50)	CAN2 Message Control Register 51 (C2MCTL51)	8/16/32		
H'FFFF 8834	CAN2 Message Control Register 52 (C2MCTL52)	CAN2 Message Control Register 53 (C2MCTL53)	CAN2 Message Control Register 54 (C2MCTL54)	CAN2 Message Control Register 55 (C2MCTL55)	8/16/32		
H'FFFF 8838	CAN2 Message Control Register 56 (C2MCTL56)	CAN2 Message Control Register 57 (C2MCTL57)	CAN2 Message Control Register 58 (C2MCTL58)	CAN2 Message Control Register 59 (C2MCTL59)	8/16/32		
H'FFFF 883C	CAN2 Message Control Register 60 (C2MCTL60)	CAN2 Message Control Register 61 (C2MCTL61)	CAN2 Message Control Register 62 (C2MCTL62)	CAN2 Message Control Register 63 (C2MCTL63)	8/16/32		
H'FFFF 8840		trol Register		us Register STR)	8/16/32		
H'FFFF 8844		CAN2 Bit Configuration Register (C2BCR)		CAN2 Clock Select Register (C2CLKR)	8/16/32		
H'FFFF 8848	CAN2 Receive FIFO Control Register (C2RFCR)	CAN2 Receive FIFO Pointer Control Register (C2RFPCR)	CAN2 Transmit FIFO Control Register (C2TFCR)	CAN2 Transmit FIFO Pointer Control Register (C2TFPCR)	8/16/32		
H'FFFF 884C	CAN2 Error Interrupt Enable Register (C2EIER)	CAN2Error Interrupt Factor Judge Register (C2EIFR)	CAN2 Receive Error Count Register (C2RECR)	CAN2 Transmit Error Count Register (C2TECR)	8/16/32		



	+0 Address	+1 Address	+2 Address	+3 Address		
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit 8	Bit 7 Bit 0	Access Size	
H'FFFF 8850	CAN2 Error Code Store Register (C2ECSR)	CAN2 Channel Search Support Register (C2CSSR)	CAN2 Mailbox Search Status Register (C2MSSR)	CAN2 Mailbox Search Mode Register (C2MSMR)	8/16/32	
H'FFFF 8854		Stamp Register		ilter Support Register	8/16/32	
H'FFFF 8858	CAN2 Test Control Register (C2TCR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -	
:		(Rese	erved)		-	
H'FFFF 8860	CAN2 Interrupt Enable Register (C2IER)	CAN2 Interrupt Status Register (C2ISR)	(Reserved)	CAN2 Mailbox Search Mask Register (C2MBSMR)	8/16, 8/16, -, 8	
:		(Rese	erved)		-	
H'FFFF 9000			ox Register 0 MB0)		8/16/32	
H'FFFF 9004			ox Register 0 MB0)		8/16/32	
H'FFFF 9008			ox Register 0 MB0)		8/16/32	
H'FFFF 900C			ox Register 0 MB0)		8/16/32	
H'FFFF 9010		CAN3 Mailb	ox Register 1 MB1)		8/16/32	
H'FFFF 9014		CAN3 Mailb	ox Register 1		8/16/32	
H'FFFF 9018	CAN3 Mailbox Register 1 8. (C3MB1)					
H'FFFF 901C	CAN3 Mailbox Register 1 (C3MB1)					
H'FFFF 9020	CAN3 Mailbox Register 2					
H'FFFF 9024	(C3MB2) CAN3 Mailbox Register 2 (C3MB2)					
H'FFFF 9028		CAN3 Mailb	ox Register 2 MB2)		8/16/32	
H'FFFF 902C		CAN3 Mailb	ox Register 2 MB2)		8/16/32	
H'FFFF 9030		CAN3 Mailb	ox Register 3 MB3)		8/16/32	
H'FFFF 9034		CAN3 Mailb	ox Register 3 MB3)		8/16/32	
H'FFFF 9038		CAN3 Mailb	ox Register 3		8/16/32	
H'FFFF 903C		(C3MB3) CAN3 Mailbox Register 3				
H'FFFF 9040	(C3MB3) CAN3 Mailbox Register 4 (C3MB4)					
H'FFFF 9044	(C3MB4) CAN3 Mailbox Register 4 (C3MB4)					
H'FFFF 9048	(C3MB4) CAN3 Mailbox Register 4 (C3MB4)					
H'FFFF 904C	(C3MB4) CAN3 Mailbox Register 4 (C3MB4)					
H'FFFF 9050		CAN3 Mailb	ox Register 5 MB5)		8/16/32	



	+0 Address	+1 Address	+2 Address	+3 Address	
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit 8	Bit 7 Bit 0	Access Size
H'FFFF 9054		CAN3 Mailb	Ox Register 5 MB5)		8/16/32
H'FFFF 9058			ox Register 5		8/16/32
		(C3I	MB5)		
H'FFFF 905C		CAN3 Mailb	ox Register 5		8/16/32
			MB5)		
H'FFFF 9060			ox Register 6 MB6)		8/16/32
H'FFFF 9064		CAN3 Mailb	ox Register 6		8/16/32
		(C3I	MB6)		
H'FFFF 9068			ox Register 6		8/16/32
			MB6)		
H'FFFF 906C			ox Register 6 MB6)		8/16/32
H'FFFF 9070			ox Register 7		8/16/32
			MB7)		
H'FFFF 9074		CAN3 Mailb	ox Register 7		8/16/32
		(C3I	MB7)		
H'FFFF 9078			ox Register 7 MB7)		8/16/32
H'FFFF 907C			ox Register 7		8/16/32
3070			MB7)		0/10/32
H'FFFF 9080		CAN3 Mailb	ox Register 8		8/16/32
		(C3I	MB8)		
H'FFFF 9084			ox Register 8		8/16/32
			MB8)		
H'FFFF 9088			ox Register 8 MB8)		8/16/32
H'FFFF 908C			ox Register 8		8/16/32
			MB8)		
H'FFFF 9090		CAN3 Mailb	ox Register 9		8/16/32
		(C3I	MB9)		
H'FFFF 9094			ox Register 9		8/16/32
LUEFEE 0000			MB9)		0/40/00
H'FFFF 9098			ox Register 9 MB9)		8/16/32
H'FFFF 909C		CAN3 Mailb	ox Register 9		8/16/32
		(C3I	MB9)		
H'FFFF 90A0			ox Register 10		8/16/32
			MB10)		
H'FFFF 90A4			ox Register 10 //B10)		8/16/32
H'FFFF 90A8			ox Register 10		8/16/32
			ИВ10)		
H'FFFF 90AC		CAN3 Mailbo	ox Register 10		8/16/32
		(C3M	MB10)		
H'FFFF 90B0			ox Register 11 //B11)		8/16/32
H'FFFF 90B4			ox Register 11		8/16/32
			MB11)		5.10.02
H'FFFF 90B8		CAN3 Mailbo	ox Register 11		8/16/32
		(C3N	ИВ11)		



	+0 Address	+1 Address	+2 Address	+3 Address	
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit	8 Bit 7 Bit 0	Access Size
H'FFFF 90BC		CAN3 Mailbo (C3N	x Register 11		8/16/32
H'FFFF 90C0		CAN3 Mailbo	x Register 12		8/16/32
		(C3N	IB12)		
H'FFFF 90C4		CAN3 Mailbo	x Register 12		8/16/32
		(C3N	IB12)		
H'FFFF 90C8		CAN3 Mailbo (C3N	x Register 12 IB12)		8/16/32
H'FFFF 90CC		CAN3 Mailbo	x Register 12		8/16/32
		(C3M	IB12)		
H'FFFF 90D0		CAN3 Mailbo	x Register 13		8/16/32
		(C3N	IB13)		
H'FFFF 90D4		CAN3 Mailbo			8/16/32
		(C3N			
H'FFFF 90D8		CAN3 Mailbo (C3N	x Register 13 IB13)		8/16/32
H'FFFF 90DC		CAN3 Mailbo			8/16/32
		(C3N			
H'FFFF 90E0		CAN3 Mailbo	x Register 14		8/16/32
		(C3N	IB14)		
H'FFFF 90E4		CAN3 Mailbo	x Register 14		8/16/32
		(C3N	IB14)		
H'FFFF 90E8			x Register 14		8/16/32
		(C3M			
H'FFFF 90EC		CAN3 Mailbo (C3N	x Register 14		8/16/32
H'FFFF 90F0			x Register 15		8/16/32
111111 3010		(C3N			0/10/02
H'FFFF 90F4			x Register 15		8/16/32
		(C3M	IB15)		
H'FFFF 90F8		CAN3 Mailbo	x Register 15		8/16/32
		(C3N	IB15)		
H'FFFF 90FC			x Register 15		8/16/32
			IB15)		
H'FFFF 9100		CAN3 Mailbo (C3N			8/16/32
H'FFFF 9104		CAN3 Mailbo	-		8/16/32
111111 0104		(C3M			0/10/02
H'FFFF 9108		CAN3 Mailbo	x Register 16		8/16/32
		(C3M	IB16)		
H'FFFF 910C		CAN3 Mailbo	x Register 16		8/16/32
		(C3N	IB16)		
H'FFFF 9110			x Register 17		8/16/32
		(C3M			
H'FFFF 9114		CAN3 Mailbo (C3N	x Register 17		8/16/32
H'FFFF 9118		CAN3 Mailbo			8/16/32
		CANS Mailbo			3/10/32
H'FFFF 911C		CAN3 Mailbo			8/16/32
		(C3N			
H'FFFF 9120		CAN3 Mailbo	x Register 18		8/16/32
		(C3N	IB18)		



	+0 Address	+1 Address	+2 Address	+3 Address	
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15	it 8 Bit 7 Bit	0 Access Size
H'FFFF 9124		CAN3 Mailbo	x Register 18		8/16/32
		(C3M	B18)		
H'FFFF 9128		CAN3 Mailbox	-		8/16/32
	_	(C3M			_
H'FFFF 912C		CAN3 Mailbox			8/16/32
H'FFFF 9130	_	(C3M			8/16/32
H FFFF 9130		CAN3 Mailbox (C3M			0/10/32
H'FFFF 9134		CAN3 Mailbo			8/16/32
		(C3M	B19)		
H'FFFF 9138		CAN3 Mailbox	x Register 19		8/16/32
		(C3M	B19)		
H'FFFF 913C		CAN3 Mailbox			8/16/32
		(C3M			_
H'FFFF 9140		CAN3 Mailbo: (C3M	-		8/16/32
H'FFFF 9144		CAN3 Mailbo			8/16/32
3144		(C3M			0/10/02
H'FFFF 9148		CAN3 Mailbox	x Register 20		8/16/32
		(C3M	B20)		
H'FFFF 914C		CAN3 Mailbox	x Register 20		8/16/32
		(C3M	B20)		
H'FFFF 9150		CAN3 Mailbox			8/16/32
		(C3M			0/40/00
H'FFFF 9154		CAN3 Mailbox (C3M			8/16/32
H'FFFF 9158		CAN3 Mailbo			8/16/32
		(C3M			
H'FFFF 915C		CAN3 Mailbox	x Register 21		8/16/32
		(C3M	B21)		
H'FFFF 9160		CAN3 Mailbox			8/16/32
		(C3M			
H'FFFF 9164		CAN3 Mailbox (C3M			8/16/32
H'FFFF 9168		CAN3 Mailbox			8/16/32
111111 3100		(C3M			0/10/02
H'FFFF 916C		CAN3 Mailbox	x Register 22		8/16/32
		(C3M	B22)		
H'FFFF 9170		CAN3 Mailbox	x Register 23		8/16/32
		(C3M			
H'FFFF 9174		CAN3 Mailbox			8/16/32
H'FFFF 9178	-	(C3M CAN3 Mailbo			8/16/32
111666 91/0		CAN3 Malibo	-		0/10/32
H'FFFF 917C		CAN3 Mailbox			8/16/32
		(C3M	B23)		
H'FFFF 9180		CAN3 Mailbox	x Register 24		8/16/32
		(C3M	B24)		
H'FFFF 9184		CAN3 Mailbox			8/16/32
		(C3M			0/40/22
H'FFFF 9188		CAN3 Mailbox (C3M			8/16/32
	<u> </u>	(CSIVI	J,		



	+0 Address	+1 Address	+2 Address	+3 Address	
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit	8 Bit 7 Bit 0	Access Size
H'FFFF 918C			x Register 24		8/16/32
H'FFFF 9190			x Register 25		8/16/32
		(C3N	1B25)		
H'FFFF 9194		CAN3 Mailbo	x Register 25		8/16/32
		(C3N	1B25)		
H'FFFF 9198			x Register 25 (1825)		8/16/32
H'FFFF 919C		CAN3 Mailbo	x Register 25		8/16/32
		(C3N	1B25)		
H'FFFF 91A0		CAN3 Mailbo	x Register 26		8/16/32
		(C3N	1B26)		
H'FFFF 91A4			x Register 26		8/16/32
LUEEEE 0440		(C3M			040/00
H'FFFF 91A8			x Register 26 1B26)		8/16/32
H'FFFF 91AC		CAN3 Mailbo	x Register 26		8/16/32
		(C3M	1B26)		
H'FFFF 91B0			x Register 27		8/16/32
		(C3N	1B27)		
H'FFFF 91B4			x Register 27		8/16/32
			MB27)		
H'FFFF 91B8			x Register 27 (1827)		8/16/32
H'FFFF 91BC			x Register 27		8/16/32
			1B27)		0,10,02
H'FFFF 91C0		CAN3 Mailbo	x Register 28		8/16/32
		(C3N	1B28)		
H'FFFF 91C4			x Register 28 IB28)		8/16/32
H'FFFF 91C8			x Register 28		8/16/32
111111 3100			IB28)		0/10/02
H'FFFF 91CC		CAN3 Mailbo	x Register 28		8/16/32
		(C3N	1B28)		
H'FFFF 91D0			x Register 29		8/16/32
		(C3N			
H'FFFF 91D4			x Register 29 (B29)		8/16/32
H'FFFF 91D8			x Register 29		8/16/32
111111 3150		(C3N			0/10/02
H'FFFF 91DC			x Register 29		8/16/32
		(C3N			
H'FFFF 91E0		CAN3 Mailbo	x Register 30		8/16/32
		(C3N	1B30)		
H'FFFF 91E4			x Register 30		8/16/32
LUEFFE OVER		(C3N			040/00
H'FFFF 91E8		CAN3 Mailbo (C3M	x Register 30 (B30)		8/16/32
H'FFFF 91EC			x Register 30		8/16/32
		(C3N			
H'FFFF 91F0		CAN3 Mailbo	x Register 31		8/16/32
		(C3N	1B31)		



	+0 Address	+1 Address	+2 Address	+3 Addres	ss	
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15	Bit 8 Bit 7	Bit 0	Access Size
H'FFFF 91F4		CAN3 Mailbo	x Register 31	<u> </u>		8/16/32
		(C3M	B31)			
H'FFFF 91F8		CAN3 Mailbox	-			8/16/32
		(C3M				
H'FFFF 91FC		CAN3 Mailbox (C3M				8/16/32
H'FFFF 9200		CAN3 Mailbo				8/16/32
		(C3M				0,100
H'FFFF 9204		CAN3 Mailbox	x Register 32			8/16/32
		(C3M	B32)			
H'FFFF 9208		CAN3 Mailbox				8/16/32
		(C3M				
H'FFFF 920C		CAN3 Mailbox (C3M				8/16/32
H'FFFF 9210		CAN3 Mailbo				8/16/32
		(C3M				0,100
H'FFFF 9214		CAN3 Mailbo	x Register 33			8/16/32
		(C3M	B33)			
H'FFFF 9218		CAN3 Mailbox				8/16/32
		(C3M				
H'FFFF 921C		CAN3 Mailbox (C3M				8/16/32
H'FFFF 9220		CAN3 Mailbox				8/16/32
5225		(C3M				0,10,02
H'FFFF 9224		CAN3 Mailbox	x Register 34			8/16/32
		(C3M	B34)			
H'FFFF 9228		CAN3 Mailbox				8/16/32
		(C3M				
H'FFFF 922C		CAN3 Mailbox (C3M				8/16/32
H'FFFF 9230		CAN3 Mailbo				8/16/32
		(C3M				0,1002
H'FFFF 9234		CAN3 Mailbox	x Register 35			8/16/32
		(C3M	B35)			
H'FFFF 9238		CAN3 Mailbox	-			8/16/32
		(C3M				
H'FFFF 923C		CAN3 Mailbo: (C3M				8/16/32
H'FFFF 9240		CAN3 Mailbo				8/16/32
		(C3M				
H'FFFF 9244		CAN3 Mailbox	x Register 36			8/16/32
		(C3M				
H'FFFF 9248		CAN3 Mailbox	-			8/16/32
HIEFEE 0040		(C3M	•			0/16/00
H'FFFF 924C		CAN3 Mailbox (C3M				8/16/32
H'FFFF 9250	1	CAN3 Mailbo				8/16/32
		(C3M				
H'FFFF 9254		CAN3 Mailbox	x Register 37			8/16/32
		(C3M	B37)			
H'FFFF 9258		CAN3 Mailbox				8/16/32
		(C3M	B3/)			<u> </u>



	+0 Address	+1 Address	+2 Address	+3 Addres	s		
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15	Bit 8 Bit 7	Bit 0	Access Size	
H'FFFF 925C		CAN3 Mailbo (C3N	x Register 37			8/16/32	
H'FFFF 9260		CAN3 Mailbo	x Register 38			8/16/32	
		(C3N	IB38)				
H'FFFF 9264		CAN3 Mailbo	x Register 38			8/16/32	
		(C3N	IB38)				
H'FFFF 9268		CAN3 Mailbox Register 38 (C3MB38)					
H'FFFF 926C		CAN3 Mailbox Register 38 8/1					
		(C3N	IB38)				
H'FFFF 9270		CAN3 Mailbo	x Register 39			8/16/32	
		(C3N	IB39)				
H'FFFF 9274		CAN3 Mailbo (C3N				8/16/32	
H'FFFF 9278			x Register 39			8/16/32	
111111 9270		(C3N				0/10/32	
H'FFFF 927C		CAN3 Mailbo	x Register 39			8/16/32	
		(C3N	IB39)				
H'FFFF 9280			x Register 40			8/16/32	
		(C3N	•				
H'FFFF 9284			x Register 40			8/16/32	
H'FFFF 9288		(C3N				8/16/32	
H FFFF 9200		CANS Mailbo	x Register 40 IB40)			0/10/32	
H'FFFF 928C			x Register 40			8/16/32	
		(C3N	IB40)				
H'FFFF 9290		CAN3 Mailbo	x Register 41			8/16/32	
		(C3N	IB41)				
H'FFFF 9294		CAN3 Mailbo (C3N	x Register 41 IB41)			8/16/32	
H'FFFF 9298		CAN3 Mailbo	x Register 41			8/16/32	
		(C3N	IB41)				
H'FFFF 929C		CAN3 Mailbo				8/16/32	
			IB41)				
H'FFFF 92A0		CANS Mailbo	x Register 42 IB42)			8/16/32	
H'FFFF 92A4			x Register 42			8/16/32	
		(C3N	IB42)				
H'FFFF 92A8		CAN3 Mailbo	x Register 42			8/16/32	
		(C3N	IB42)				
H'FFFF 92AC			x Register 42			8/16/32	
LIFEEE OORO		(C3N				0/16/20	
H'FFFF 92B0		CANS Mailbo (CSM	x Register 43 IB43)			8/16/32	
H'FFFF 92B4			x Register 43			8/16/32	
		(C3N	IB43)				
H'FFFF 92B8			x Register 43			8/16/32	
		(C3N					
H'FFFF 92BC			x Register 43			8/16/32	
H'FFFF 92C0		(C3N				8/16/32	
HIPPER 9200		CANS Mailbo (CSM	x Register 44 IB44)			0/10/32	



	+0 Address	+1 Address	+2 Address	+3 Address	T	
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bi	8 Bit 7 Bit 0	Access Size	
H'FFFF 92C4		CAN3 Mailbo	x Register 44		8/16/32	
		(C3M	B44)			
H'FFFF 92C8		CAN3 Mailbo	-		8/16/32	
		(C3M				
H'FFFF 92CC		CAN3 Mailbo			8/16/32	
H'FFFF 92D0		(C3M CAN3 Mailbo			8/16/32	
111111 9200		(C3M			6/10/32	
H'FFFF 92D4		CAN3 Mailbo	x Register 45		8/16/32	
		(C3M	B45)			
H'FFFF 92D8		CAN3 Mailbo	x Register 45		8/16/32	
		(C3M	B45)			
H'FFFF 92DC		CAN3 Mailbo			8/16/32	
H'FFFF 92E0		(C3M CAN3 Mailbo			8/16/32	
320		(C3M			0/10/32	
H'FFFF 92E4		CAN3 Mailbo			8/16/32	
		(C3M	B46)			
H'FFFF 92E8		CAN3 Mailbo	x Register 46		8/16/32	
		(C3M	B46)			
H'FFFF 92EC		CAN3 Mailbo			8/16/32	
H'FFFF 92F0		(C3M CAN3 Mailbo			8/16/32	
111111 9210		(C3M			6/10/32	
H'FFFF 92F4		CAN3 Mailbo	x Register 47		8/16/32	
		(C3M	B47)			
H'FFFF 92F8		CAN3 Mailbox Register 47				
		(C3M				
H'FFFF 92FC		CAN3 Mailbo			8/16/32	
H'FFFF 9300		CAN3 Mailbo			8/16/32	
		(C3M	-			
H'FFFF 9304		CAN3 Mailbo	x Register 48		8/16/32	
		(C3M	B48)			
H'FFFF 9308		CAN3 Mailbo (C3M			8/16/32	
H'FFFF 930C		CAN3 Mailbo			8/16/32	
3000		(C3M			0,10,02	
H'FFFF 9310		CAN3 Mailbo	x Register 49		8/16/32	
		(C3M	B49)			
H'FFFF 9314		CAN3 Mailbo			8/16/32	
		(C3M				
H'FFFF 9318		CAN3 Mailbo (C3M			8/16/32	
H'FFFF 931C		CAN3 Mailbo			8/16/32	
		(C3M				
H'FFFF 9320		CAN3 Mailbo	x Register 50		8/16/32	
		(C3M	B50)			
H'FFFF 9324		CAN3 Mailbo			8/16/32	
HIEEEE 0000		(C3M			0/16/00	
H'FFFF 9328		CAN3 Mailbo			8/16/32	
		(00	· · · · · · · · · · · · · · · · · · ·			



	+0 Address	+1 Address	+2 Address	+3 Address	
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit	Bit 7 Bit 0	Access Size
H'FFFF 932C			x Register 50 IB50)		8/16/32
H'FFFF 9330		CAN3 Mailbo			8/16/32
		(C3N	IB51)		
H'FFFF 9334		CAN3 Mailbo	x Register 51		8/16/32
		(C3N	IB51)		
H'FFFF 9338		CAN3 Mailbo	x Register 51 IB51)		8/16/32
H'FFFF 933C		CAN3 Mailbo	•		8/16/32
			IB51)		0,10,02
H'FFFF 9340		CAN3 Mailbo	x Register 52		8/16/32
		(C3N	IB52)		
H'FFFF 9344		CAN3 Mailbo	x Register 52		8/16/32
		(C3N	IB52)		
H'FFFF 9348		CAN3 Mailbo	x Register 52		8/16/32
		(C3N	IB52)		
H'FFFF 934C		CAN3 Mailbo	x Register 52		8/16/32
		(C3N	IB52)		
H'FFFF 9350			x Register 53		8/16/32
		(C3N	IB53)		
H'FFFF 9354			x Register 53		8/16/32
		(C3N			
H'FFFF 9358			x Register 53		8/16/32
		(C3N			
H'FFFF 935C			x Register 53		8/16/32
LUFFEE 0000		(C3N			0/4.0/00
H'FFFF 9360		CANS Mailbo	x Register 54		8/16/32
H'FFFF 9364			x Register 54		8/16/32
111111 3004			IB54)		0/10/02
H'FFFF 9368			x Register 54		8/16/32
		(C3N			
H'FFFF 936C		CAN3 Mailbo	x Register 54		8/16/32
		(C3M	IB54)		
H'FFFF 9370		CAN3 Mailbo	x Register 55		8/16/32
		(C3N	IB55)		
H'FFFF 9374			x Register 55		8/16/32
		(C3N	IB55)		
H'FFFF 9378			x Register 55		8/16/32
		(C3N			
H'FFFF 937C			x Register 55		8/16/32
LUEEEE 0000		(C3M			0/4.0/00
H'FFFF 9380		CAN3 Mailbo (C3N	x Register 56		8/16/32
H'FFFF 9384			x Register 56		8/16/32
		(C3N			3,10/02
H'FFFF 9388			x Register 56		8/16/32
		(C3N			
H'FFFF 938C			x Register 56		8/16/32
		(C3N			
H'FFFF 9390		CAN3 Mailbo	x Register 57		8/16/32
		(C3M	IB57)		



		+0 Address	+1 Address	+2 Address	+3 Address		
(CAMBEST) (CAM	Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15	Bit 8 Bit 7	Bit 0	Access Size
HTTFT 9080	H'FFFF 9394		CAN3 Mailbo	x Register 57			8/16/32
			(C3M	B57)			
1977FF 500C	H'FFFF 9398						8/16/32
	LUEFFE 0000						040/00
ITTET 9340	H'FFFF 939C						8/16/32
	H'FFFF 93A0						8/16/32
INFEFF 96AB CANS Mallock Regions 58 619022				-			0,10,02
IFFFF 90AB	H'FFFF 93A4		CAN3 Mailbo	x Register 58			8/16/32
HFFF 93AC			(C3M	B58)			
HFFFF 90AC	H'FFFF 93A8						8/16/32
CAMP Malbox Register 50							
	H'FFFF 93AC						8/16/32
HFFF 9386 CANS Malbox Register 59 216-52	H'FFFF 93B0						8/16/32
				-			
FFFF 938	H'FFFF 93B5		CAN3 Mailbo	x Register 59			8/16/32
CSMB59 81692 11			(C3M	B59)			
#FFFF 93BC CANS Malibox Register 69 (C3M59) 81692 #FFFF 93C0 CANS Malibox Register 60 (C3M690) 81692 #FFFF 93C4 CANS Malibox Register 60 (C3M690) 81692 #FFFF 93C8 CANS Malibox Register 60 (C3M690) 81692 #FFFF 93C8 CANS Malibox Register 60 (C3M690) 81692 #FFFF 93C0 CANS Malibox Register 60 (C3M690) 81692 #FFFF 93C0 CANS Malibox Register 60 (C3M690) 81692 #FFFF 93D0 CANS Malibox Register 61 (C3M691) 81692 #FFFF 93D4 CANS Malibox Register 61 (C3M691) 81692 #FFFF 93D4 CANS Malibox Register 61 (C3M691) 81692 #FFFF 93D8 CANS Malibox Register 61 (C3M691) 81692 #FFFF 93D0 CANS Malibox Register 61 (C3M691) 81692 #FFFF 93D0 CANS Malibox Register 61 (C3M691) 81692 #FFFF 93D0 CANS Malibox Register 62 (C3M692) 81692 #FFFF 93E4 CANS Malibox Register 62 (C3M692) #FFFF 93E5 CANS Malibox Register 62 (C3M692) #FFFF 93E6 CANS Malibox Register 62 (C3M692) #FFFF 93E7 CANS Malibox Register 62 (C3M692) #FFFF 93E8 CANS Malibox Register 62 (C3M692) #FFFF 93E9 CANS Malibox Register 62 (C3M692) #FFFF 93E9 CANS Malibox Register 62 (C3M692) #FFFF 93E9 CANS Malibox Register 63 (C3M693) #FFFF 93E9 CANS Malibox Register 63 (C3M695) #FFFF 93E9 CANS Malibox Registe	H'FFFF 93B8						8/16/32
(C3MB50) CANS Malibox Register 60 (C3MB60) HFFFF 93C4 CANS Malibox Register 60 (C3MB60) HFFFF 93C8 CANS Malibox Register 60 (C3MB60) HFFFF 93C8 CANS Malibox Register 60 (C3MB60) HFFFF 93C0 CANS Malibox Register 60 (C3MB60) HFFFF 93C0 CANS Malibox Register 61 (C3MB60) HFFFF 93C0 CANS Malibox Register 61 (C3MB60) HFFFF 93D0 CANS Malibox Register 61 (C3MB61) HFFFF 93D8 CANS Malibox Register 61 (C3MB61) HFFFF 93D8 CANS Malibox Register 61 (C3MB61) HFFFF 93D8 CANS Malibox Register 61 (C3MB61) HFFFF 93C0 CANS Malibox Register 62 (C3MB62) HFFFF 93C0 CANS Malibox Register 63 (C3MB62) HFFFF 93C0 CANS Malibox Register 63 (C3MB63)							
#FFFF 99C0 CANS Mailbox Register 60 (C3MB80) 8/16/32 #FFFF 99C8 CANS Mailbox Register 60 (C3MB80) 8/16/32 #FFFF 99C0 CANS Mailbox Register 60 (C3MB80) 8/16/32 #FFFF 99C0 CANS Mailbox Register 60 (C3MB80) 8/16/32 #FFFF 99C0 CANS Mailbox Register 61 (C3MB80) 8/16/32 #FFFF 99C0 CANS Mailbox Register 61 (C3MB81) 8/16/32 #FFFF 99C0 CANS Mailbox Register 62 (C3MB82) 8/16/32 #FFFF 99C0 CANS Mailbox Register 63 (C3MB83) 8/16/32	H'FFFF 93BC						8/16/32
(C3MB60) HFFFF 93C4 CANS Malibox Register 60 (C3MB60) HFFFF 93C8 CANS Malibox Register 60 (C3MB60) HFFFF 93CC CANS Malibox Register 60 (C3MB60) HFFFF 93CC CANS Malibox Register 60 (C3MB60) CANS Malibox Register 60 (C3MB60) HFFFF 93D0 CANS Malibox Register 61 (C3MB61) HFFFF 93D4 CANS Malibox Register 61 (C3MB61) HFFFF 93D6 CANS Malibox Register 62 (C3MB62) HFFFF 93E4 CANS Malibox Register 62 (C3MB62) HFFFF 93E8 CANS Malibox Register 62 (C3MB63) HFFFF 93E8 CANS Malibox Register 63 (C3MB63)	H'FFFF 93C0						8/16/32
C3MB60 B/16/32 B/16							
FFFF 93C8 CANS Mailbox Register 60 (C3MB60) R/16/32 FFFF 93C0 CANS Mailbox Register 60 (C3MB60) R/16/32 FFFF 93D0 CANS Mailbox Register 61 (C3MB61) R/16/32 FFFF 93D4 CANS Mailbox Register 61 (C3MB61) R/16/32 FFFF 93D8 CANS Mailbox Register 61 (C3MB61) R/16/32 FFFF 93D6 CANS Mailbox Register 61 (C3MB61) R/16/32 FFFF 93D6 CANS Mailbox Register 61 (C3MB61) R/16/32 FFFF 93D0 CANS Mailbox Register 61 (C3MB61) R/16/32 FFFF 93D0 CANS Mailbox Register 62 (C3MB62) R/16/32 FFFF 93E0 CANS Mailbox Register 62 (C3MB62) R/16/32 FFFF 93E4 CANS Mailbox Register 62 (C3MB62) R/16/32 FFFF 93E5 CANS Mailbox Register 62 (C3MB62) R/16/32 FFFF 93E0 CANS Mailbox Register 62 (C3MB62) R/16/32 FFFF 93E0 CANS Mailbox Register 62 (C3MB62) R/16/32 FFFF 93E0 CANS Mailbox Register 63 (C3MB62) R/16/32 FFFF 93E0 CANS Mailbox Register 63 (C3MB63) R/16/32 R/16/3	H'FFFF 93C4		CAN3 Mailbo	x Register 60			8/16/32
C3MB60 C3MB61 C3MB62 C			(C3M	B60)			
HFFFF 93CC CAN3 Mailbox Register 60 (C3MB60) 8/16/32 HFFFF 93D0 CAN3 Mailbox Register 61 (C3MB61) 8/16/32 HFFFF 93D4 CAN3 Mailbox Register 61 (C3MB61) 8/16/32 HFFFF 93D8 CAN3 Mailbox Register 61 (C3MB61) 8/16/32 HFFFF 93DC CAN3 Mailbox Register 61 (C3MB61) 8/16/32 HFFFF 93DC CAN3 Mailbox Register 61 (C3MB61) 8/16/32 HFFFF 93DC CAN3 Mailbox Register 62 (C3MB62) 8/16/32 HFFFF 93E4 CAN3 Mailbox Register 62 (C3MB62) 8/16/32 HFFFF 93E8 CAN3 Mailbox Register 62 (C3MB62) 8/16/32 HFFFF 93F8 CAN3 Mailbox Register 63 (C3MB63) 8/16/32	H'FFFF 93C8						8/16/32
CAMB60 CAMS Mailbox Register 61 (C3MB61) CAMS Mailbox Register 62 (C3MB62) CAMS Mailbox Register 63 (C3MB63) CAMS Mailbox Regist	H'EFFE 93CC						8/16/32
CAMB Mailbox Register 61 (C3MB61) CAM3 Mailbox Register 62 (C3MB61) CAM3 Mailbox Register 62 (C3MB62) CAM3 Mailbox Register 63 (C3MB63) CAM3 Mailbox Register 63 (C3							0/10/02
HFFFF 93D4 CAN3 Mailbox Register 61 (C3MB61) HFFFF 93D8 CAN3 Mailbox Register 61 (C3MB61) HFFFF 93DC CAN3 Mailbox Register 61 (C3MB61) HFFFF 93EQ CAN3 Mailbox Register 62 (C3MB62) HFFFF 93EQ CAN3 Mailbox Register 63 (C3MB63)	H'FFFF 93D0		CAN3 Mailbo	x Register 61			8/16/32
CAN3 Mailbox Register 61			(C3M	B61)			
#FFFF 93D8 CAN3 Mailbox Register 61 (C3MB61) 8/16/32 #FFFF 93DC CAN3 Mailbox Register 61 (C3MB61) 8/16/32 #FFFF 93E0 CAN3 Mailbox Register 62 (C3MB62) 8/16/32 #FFFF 93E4 CAN3 Mailbox Register 62 (C3MB62) 8/16/32 #FFFF 93E8 CAN3 Mailbox Register 62 (C3MB62) 8/16/32 #FFFF 93E0 CAN3 Mailbox Register 62 (C3MB62) 8/16/32 #FFFF 93E0 CAN3 Mailbox Register 62 (C3MB62) 8/16/32 #FFFF 93E0 CAN3 Mailbox Register 62 (C3MB62) 8/16/32 #FFFF 93F0 CAN3 Mailbox Register 63 (C3MB63) 8/16/32 #FFFF 93F4 CAN3 Mailbox Register 63 (C3MB63) 8/16/32	H'FFFF 93D4			-			8/16/32
CAN3 Mailbox Register 61							
HFFFF 93DC CAN3 Mailbox Register 61 (C3MB61) CAN3 Mailbox Register 62 (C3MB62) HFFFF 93E4 CAN3 Mailbox Register 62 (C3MB62) CAN3 Mailbox Register 62 (C3MB62) HFFFF 93E8 CAN3 Mailbox Register 62 (C3MB62) HFFFF 93EC CAN3 Mailbox Register 62 (C3MB62) HFFFF 93F0 CAN3 Mailbox Register 62 (C3MB63) HFFFF 93F4 CAN3 Mailbox Register 63 (C3MB63) HFFFF 93F8 CAN3 Mailbox Register 63 (C3MB63) HFFFF 93F8 CAN3 Mailbox Register 63 (C3MB63) B/16/32	H'FFFF 93D8						8/16/32
H*FFFF 93E0 CAN3 Mailbox Register 62 (C3MB62) H*FFFF 93E4 CAN3 Mailbox Register 62 (C3MB62) CAN3 Mailbox Register 62 (C3MB62) CAN3 Mailbox Register 62 (C3MB62) H*FFFF 93E0 CAN3 Mailbox Register 62 (C3MB62) H*FFFF 93F0 CAN3 Mailbox Register 62 (C3MB62) B*16/32 B*16/32 CAN3 Mailbox Register 63 (C3MB63) CAN3 Mailbox Register 63 (C3MB63) CAN3 Mailbox Register 63 (C3MB63) B*16/32 B*16/32	H'FFFF 93DC						8/16/32
(C3MB62) H*FFFF 93E4 CAN3 Mailbox Register 62 (C3MB62) 8/16/32 H*FFFF 93E8 CAN3 Mailbox Register 62 (C3MB62) 8/16/32 H*FFFF 93EC CAN3 Mailbox Register 62 (C3MB62) 8/16/32 H*FFFF 93F0 CAN3 Mailbox Register 63 (C3MB63) 8/16/32 H*FFFF 93F4 CAN3 Mailbox Register 63 (C3MB63) 8/16/32 H*FFFF 93F8 CAN3 Mailbox Register 63 8/16/32			(C3M	B61)			
HFFFF 93E4 CAN3 Mailbox Register 62 (C3MB62) HFFFF 93E8 CAN3 Mailbox Register 62 (C3MB62) HFFFF 93EC CAN3 Mailbox Register 62 (C3MB62) CAN3 Mailbox Register 62 (C3MB62) HFFFF 93F0 CAN3 Mailbox Register 63 (C3MB63) HFFFF 93F4 CAN3 Mailbox Register 63 (C3MB63) A)16/32 B)16/32 B)16/32 B)16/32 B)16/32 B)16/32 B)16/32 B)16/32	H'FFFF 93E0						8/16/32
C3MB62 B/16/32 B/16							
HFFFF 93E8 CAN3 Mailbox Register 62 (C3MB62) 8/16/32 HFFFF 93EC CAN3 Mailbox Register 62 (C3MB62) 8/16/32 HFFFF 93F0 CAN3 Mailbox Register 63 (C3MB63) 8/16/32 HFFFF 93F4 CAN3 Mailbox Register 63 (C3MB63) 8/16/32 HFFFF 93F8 CAN3 Mailbox Register 63 (C3MB63) 8/16/32	H'FFFF 93E4						8/16/32
(C3MB62) 8/16/32 H*FFFF 93EC CAN3 Mailbox Register 62 (C3MB62) 8/16/32 H*FFFF 93F0 CAN3 Mailbox Register 63 (C3MB63) 8/16/32 H*FFFF 93F4 CAN3 Mailbox Register 63 (C3MB63) 8/16/32 H*FFFF 93F8 CAN3 Mailbox Register 63 8/16/32	H'FFFF 93F8						8/16/32
(C3MB62) H'FFFF 93F0 CAN3 Mailbox Register 63 (C3MB63) 8/16/32 H'FFFF 93F4 CAN3 Mailbox Register 63 (C3MB63) 8/16/32 H'FFFF 93F8 CAN3 Mailbox Register 63 8/16/32	5525			-			5.10.02
H*FFFF 93F0 CAN3 Mailbox Register 63 (C3MB63) 8/16/32 H*FFFF 93F4 CAN3 Mailbox Register 63 (C3MB63) 8/16/32 H*FFFF 93F8 CAN3 Mailbox Register 63 8/16/32	H'FFFF 93EC		CAN3 Mailbo	x Register 62			8/16/32
(C3MB63) H'FFFF 93F4 CAN3 Mailbox Register 63 (C3MB63) 8/16/32 H'FFFF 93F8 CAN3 Mailbox Register 63 8/16/32			(C3M	B62)			
H'FFFF 93F4 CAN3 Mailbox Register 63 (C3MB63) 8/16/32 H'FFFF 93F8 CAN3 Mailbox Register 63 8/16/32	H'FFFF 93F0						8/16/32
(C3MB63) H'FFFF 93F8 CAN3 Mailbox Register 63 8/16/32	LUFEFF 005/						0/40/00
H'FFFF 93F8 CAN3 Mailbox Register 63 8/16/32	H FFFF 93F4						8/16/32
	H'FFFF 93F8						8/16/32
i !							



	+0 Address	+1 Address	+2 Address	+3 Address			
Address	Bit 31 Bit 24			Bit 7 Bit 0	Access Size		
H'FFFF 93FC			x Register 63 IB63)		8/16/32		
H'FFFF 9400		CAN3 Masi	k Register 2		8/16/32		
		-	IKR2)				
H'FFFF 9404		CAN3 Mask Register 3 (C3MKR3)					
H'FFFF 9408			k Register 4		8/16/32		
H'FFFF 940C		(C3MKR4) CAN3 Mask Register 5 8/16					
3400			IKR5)		8/16/32		
H'FFFF 9410			k Register 6 IKR6)		8/16/32		
H'FFFF 9414			k Register 7		8/16/32		
		(C3M					
H'FFFF 9418			k Register 8 IKR8)		8/16/32		
H'FFFF 941C			k Register 9		8/16/32		
			IKR9)				
H'FFFF 9420			ID Compare Register 0 DCR0)		8/16/32		
H'FFFF 9424		CAN3 FIFO Received			8/16/32		
			DCR1)		0/40/00		
H'FFFF 9428			valid Register 1 (IVLR1)		8/16/32		
H'FFFF 942C		CAN3 Mailbox Interru	upt Enable Register 1 IER1)		8/16/32		
H'FFFF 9430		•	k Register 0		8/16/32		
		(C3M	IKR0)				
H'FFFF 9434		CAN3 Mask (C3M	k Register 1 IKR1)		8/16/32		
H'FFFF 9438		CAN3 Mask Inv	valid Register 0		8/16/32		
		(C3MK	IVLR0)				
H'FFFF 943C			upt Enable Register 0 IER0)		8/16/32		
:		(Rese	erved)		-		
H'FFFF 9800	CAN3 Message Control Register 0 (C3MCTL0)	CAN3 Message Control Register 1 (C3MCTL1)	CAN3 Message Control Register 2 (C3MCTL2)	CAN3 Message Control Register 3 (C3MCTL3)	8/16/32		
H'FFFF 9804	CAN3 Message Control Register 4	CAN3 Message Control Register 5	CAN3 Message Control Register 6	CAN3 Message Control Register 7	8/16/32		
	(C3MCTL4)	(C3MCTL5)	(C3MCTL6)	(C3MCTL7)			
H'FFFF 9808	CAN3 Message Control Register 8 (C3MCTL8)	CAN3 Message Control Register 9 (C3MCTL9)	CAN3 Message Control Register 10 (C3MCTL10)	CAN3 Message Control Register 11 (C3MCTL11)	8/16/32		
H'FFFF 980C	CAN3 Message Control Register 12 (C3MCTL12)	CAN3 Message Control Register 13 (C3MCTL13)	CAN3 Message Control Register 14 (C3MCTL14)	CAN3 Message Control Register 15 (C3MCTL15)	8/16/32		
H'FFFF 9810	CAN3 Message Control Register 16 (C3MCTL16)	CAN3 Message Control Register 17 (C3MCTL17)	CAN3 Message Control Register 18 (C3MCTL18)	CAN3 Message Control Register 19 (C3MCTL19)	8/16/32		
H'FFFF 9814	CAN3 Message Control Register 20 (C3MCTL20)	CAN3 Message Control Register 21 (C3MCTL21)	CAN3 Message Control Register 22 (C3MCTL22)	CAN3 Message Control Register 23 (C3MCTL23)	8/16/32		
H'FFFF 9818	CAN3 Message Control Register 24 (C3MCTL24)	CAN3 Message Control Register 25 (C3MCTL25)	CAN3 Message Control Register 26 (C3MCTL26)	CAN3 Message Control Register 27 (C3MCTL27)	8/16/32		
H'FFFF 981C	CAN3 Message Control Register 28 (C3MCTL28)	CAN3 Message Control Register 29 (C3MCTL29)	CAN3 Message Control Register 30 (C3MCTL30)	CAN3 Message Control Register 31 (C3MCTL31)	8/16/32		



### Address ### Bits 1		+0 Address	+1 Address	+2 Address	+3 Address		
Page 1980 CAN'S Manage Cortion Regions 20 CAN'S Manage Cortion Regions 21 CAN'S Manage Cortion Regions 22 CAN'S Manage Cortion Regions 22 CAN'S Manage Cortion Regions 23 CAN'S Manage Cortion Regions 23 CAN'S Manage Cortion Regions 24 CAN'S Manage Cortion Regions 22 CAN'S Manage Cortion Regions 24 CAN'S Manage Cortion Regions 25 CAN'S Manage Cortion Regions 26 CAN'S Manage Cortion Regions 27 CAN'S Manage Cortion Regions 26 CAN'S Manage Cortion Regions 27 CAN'S Manage Cortion Regions 26 CAN'S Manage Cortion Regions 27 CAN'S Manage Cortion Regions 27 CAN'S Manage Cortion Regions 28 CAN'S Manage Cortion Regio	Address					Access Size	
CAME	LIEEEE 0830						
CREMITLES CRE	H FFFF 9020	,	•	•	-	6/10/32	
CAMOTIL40 CA	H'FFFF 9824	,	0 0	ů ů	•	8/16/32	
PEPER BROID CANS Manage Commit Register 44 CANS Manage Commit Register 45 CANS Manage Commit Register 46 CANS Manage Commit Register 47 CANS Manage Commit Register 48 CANS Manage Commit Register 40 CANS Manage Commi	H'FFFF 9828	CAN3 Message Control Register 40	CAN3 Message Control Register 41	CAN3 Message Control Register 42	CAN3 Message Control Register 43	8/16/32	
CSMCTL49 CAMS Massage Cortin Register 4 CAMS Massage Cortin Register 5 CAMS Massage Cortin Register 6 CAMS Massage Cortin Register 5 CAMS Massage Cortin Register 6 CAMS Massage Cortin		(C3MCTL40)	(C3MCTL41)	(C3MCTL42)	(C3MCTL43)		
CSMCTL49 CSMCTL49 CANDTL49 CAND	H'FFFF 982C			•		8/16/32	
CAMS	H'FFFF 9830	ů ů	•	ů ů	•	8/16/32	
CAMORTLS9 CA	H'FFFF 9834		•	•	•	8/16/32	
### BY	H'FFFF 9838	CAN3 Message Control Register 56	CAN3 Message Control Register 57	CAN3 Message Control Register 58	CAN3 Message Control Register 59	8/16/32	
CSMCTL80 CANS Control Register CANS Status Register CANS Control Register CANS CANS Status Register CANS CANS CANS CANS CANS Status Register CANS CANS CANS CANS CANS CANS CANS CANS		(C3MCTL56)	(C3MCTL57)	(C3MCTL58)	(C3MCTL59)		
FFFFF 9840 CANS Control Register (CSSCTLR) CANS SECONS SECONS SECONS SECONS SECONS SECONS SECONS SECONS SECONS CANADA SECONS SECONS SECONS SECONS SECONS SECONS SECONS CANADA SECONS	H'FFFF 983C	CAN3 Message Control Register 60	CAN3 Message Control Register 61	CAN3 Message Control Register 62	CAN3 Message Control Register 63	8/16/32	
MTFFF 8944		(C3MCTL60)	(C3MCTL61)	(C3MCTL62)	(C3MCTL63)		
HFFFF 9844 CANS Receive FIFO Centrol (CGBCR) CANS Receive FIFO Centrol (Register (CGBFCR) (CGBFCR) Register (CGBFCR) CANS Receive Error Count Register CGBFCR) CANS Transmit FIFO Centrol (Register (CGBFCR) CANS Transmit FIFO Centrol (Register (CGBFCR) Register (CGBFCR) CANS Receive Error Count Register CGBFCR) CANS Transmit Error Count Register CGBFCR) CANS Common Register CGBFCR) CANS Receive Error Count Register CGBFCR) CANS Common Register CGBFCR) CANS Receive Error Count Register CGBFCR) CANS Common Register CGBFCR) CANS Receive Error Count Register CGBFCR) CANS Common Register CGBFCR) CANS Receive Error Count Register CGBFCR) CROSS Receive E	H'FFFF 9840	CAN3 Con	trol Register	CAN3 Stat	us Register	8/16/32	
MEFFF 9848		(C3C	CTLR)	(C38	STR)		
Register (CSRFCR)	H'FFFF 9844		•		ű	8/16/32	
HFFFF 989C CANS Error Interrupt Enable Register (CSSIER) Register (CSSIER) Register (CSSIER) CANS Mallbox Search Mask Register (CSSIER) Register (CSSIER) CANS Mallbox Search Mask Register (CSSIER) Register (CSMSSIER)	H'FFFF 9848	CAN3 Receive FIFO Control	CAN3 Receive FIFO Pointer Control	CAN3 Transmit FIFO Control	CAN3 Transmit FIFO Pointer Control	8/16/32	
Register (C3EIER) Register (C3EIER) CAN3 Cenor (C3EICR) C		Register (C3RFCR)	Register (C3RFPCR)	Register (C3TFCR)	Register (C3TFPCR)		
Register (C3SCSR) Register (C3SCSR) Register (C3MSSR) (C3MSMR)	H'FFFF 984C		•	-	•	8/16/32	
HFFFF 9854 CAN3 Time Stamp Register (C3TSR) CAN3 Acceptance Filter Support Register (C3TGR) Referenced) Reserved) Referenced Reserved) Reserved) Reserved) Referenced Referenc	H'FFFF 9850	CAN3 Error Code Store Register	CAN3 Channel Search Support	CAN3 Mailbox Search Status	CAN3 Mailbox Search Mode Register	8/16/32	
HFFF 988 RFF 9		(C3ECSR)	Register (C3CSSR)	Register (C3MSSR)	(C3MSMR)		
HFFFF 9858 CAN3 Test Control Register (C3TCR) Reserved) Reserved) Reserved) Reserved) Reserved	H'FFFF 9854					8/16/32	
(C3TCR)		(C3)	TSR)	(C3A	FSR)		
HFFFF 9860 CAN3 Interrupt Enable Register (C3IER) CAN3 Interrupt Status Register (C3IER) CAN3 Mailbox Search Mask Register (C3MBSMR) CAN3 Mailbox Search Mask Register (C3MBSMR) CAN4 Mailbox Register 0 (C4MB0) CAN4 Mailbox Register 1 (C4MB1) CAN4 Mailbox Register 2 CAN4 Mailbox Register 3 CAN4 Mailbox Regis	H'FFFF 9858	-	(Reserved)	(Reserved)	(Reserved)	8, -, -, -	
COMESTIF :		(Rese	erved)		-		
HFFFF A000 CAN4 Mailbox Register 0 (C4MB0) 8/16/32 HFFFF A004 CAN4 Mailbox Register 0 (C4MB0) 8/16/32 HFFFF A008 CAN4 Mailbox Register 0 (C4MB0) 8/16/32 HFFFF A00C CAN4 Mailbox Register 0 (C4MB0) 8/16/32 HFFFF A010 CAN4 Mailbox Register 1 (C4MB1) 8/16/32 HFFFF A014 CAN4 Mailbox Register 1 (C4MB1) 8/16/32 HFFFF A018 CAN4 Mailbox Register 1 (C4MB1) 8/16/32 HFFFF A01C CAN4 Mailbox Register 1 (C4MB1) 8/16/32 HFFFF A01C CAN4 Mailbox Register 1 (C4MB1) 8/16/32 HFFFF A01C CAN4 Mailbox Register 1 (C4MB1) 8/16/32	H'FFFF 9860	· · · · · ·	•	(Reserved)	ŭ	8/16, 8/16, -, 8	
HFFFF A004 CAN4 Mailbox Register 0 (C4MB0) 8/16/32 HFFFF A008 CAN4 Mailbox Register 0 (C4MB0) 8/16/32 HFFFF A00C CAN4 Mailbox Register 0 (C4MB0) 8/16/32 HFFFF A010 CAN4 Mailbox Register 1 (C4MB1) 8/16/32 HFFFF A014 CAN4 Mailbox Register 1 (C4MB1) 8/16/32 HFFFF A018 CAN4 Mailbox Register 1 (C4MB1) 8/16/32 HFFFF A01C CAN4 Mailbox Register 1 (C4MB1) 8/16/32 HFFFF A01C CAN4 Mailbox Register 1 (C4MB1) 8/16/32	:		(Rese	erved)		-	
HFFFF A004 CAN4 Mailbox Register 0 (C4MB0) 8/16/32 HFFFF A008 CAN4 Mailbox Register 0 (C4MB0) 8/16/32 HFFFF A00C CAN4 Mailbox Register 0 (C4MB0) 8/16/32 HFFFF A010 CAN4 Mailbox Register 1 (C4MB1) 8/16/32 HFFFF A014 CAN4 Mailbox Register 1 (C4MB1) 8/16/32 HFFFF A018 CAN4 Mailbox Register 1 (C4MB1) 8/16/32 HFFFF A01C CAN4 Mailbox Register 1 (C4MB1) 8/16/32 HFFFF A020 CAN4 Mailbox Register 1 (C4MB1) 8/16/32	H'FFFF A000			-		8/16/32	
H'FFFF A008 CAN4 Mailbox Register 0 (C4MB0) 8/16/32 H'FFFF A00C CAN4 Mailbox Register 0 (C4MB0) 8/16/32 H'FFFF A010 CAN4 Mailbox Register 1 (C4MB1) 8/16/32 H'FFFF A014 CAN4 Mailbox Register 1 (C4MB1) 8/16/32 H'FFFF A018 CAN4 Mailbox Register 1 (C4MB1) 8/16/32 H'FFFF A01C CAN4 Mailbox Register 1 (C4MB1) 8/16/32 H'FFFF A020 CAN4 Mailbox Register 2 8/16/32	H'FFFF A004					8/16/32	
H'FFFF A00C CAN4 Mailbox Register 0 (C4MB0) 8/16/32 H'FFFF A010 CAN4 Mailbox Register 1 (C4MB1) 8/16/32 H'FFFF A014 CAN4 Mailbox Register 1 (C4MB1) 8/16/32 H'FFFF A018 CAN4 Mailbox Register 1 (C4MB1) 8/16/32 H'FFFF A01C CAN4 Mailbox Register 1 (C4MB1) 8/16/32 H'FFFF A020 CAN4 Mailbox Register 2 8/16/32				· ·			
H'FFFF A00C CAN4 Mailbox Register 0 (C4MB0) 8/16/32 H'FFFF A010 CAN4 Mailbox Register 1 (C4MB1) 8/16/32 H'FFFF A014 CAN4 Mailbox Register 1 (C4MB1) 8/16/32 H'FFFF A018 CAN4 Mailbox Register 1 (C4MB1) 8/16/32 H'FFFF A01C CAN4 Mailbox Register 1 (C4MB1) 8/16/32 H'FFFF A020 CAN4 Mailbox Register 2 8/16/32	H'FFFF A008		CAN4 Mailbo	ox Register 0		8/16/32	
H'FFFF A010 (C4MB0) 8/16/32 H'FFFF A014 CAN4 Mailbox Register 1 (C4MB1) 8/16/32 H'FFFF A014 CAN4 Mailbox Register 1 (C4MB1) 8/16/32 H'FFFF A018 CAN4 Mailbox Register 1 (C4MB1) 8/16/32 H'FFFF A01C CAN4 Mailbox Register 1 (C4MB1) 8/16/32 H'FFFF A020 8/16/32			(C4F	ИВ0)			
(C4MB1) (C4MB1) H'FFFF A014 CAN4 Mailbox Register 1 (C4MB1) 8/16/32 H'FFFF A018 CAN4 Mailbox Register 1 (C4MB1) 8/16/32 H'FFFF A01C CAN4 Mailbox Register 1 (C4MB1) 8/16/32 H'FFFF A020 CAN4 Mailbox Register 2 8/16/32	H'FFFF A00C			-		8/16/32	
H'FFFF A014 CAN4 Mailbox Register 1 (C4MB1) 8/16/32 H'FFFF A018 CAN4 Mailbox Register 1 (C4MB1) 8/16/32 H'FFFF A01C CAN4 Mailbox Register 1 (C4MB1) 8/16/32 H'FFFF A020 CAN4 Mailbox Register 2 8/16/32	H'FFFF A010			· ·		8/16/32	
H'FFFF A018 CAN4 Mailbox Register 1 (C4MB1) 8/16/32 H'FFFF A01C CAN4 Mailbox Register 1 (C4MB1) 8/16/32 H'FFFF A020 CAN4 Mailbox Register 2 8/16/32	H'FFFF A014						
H'FFFF A01C CAN4 Mailbox Register 1 (C4MB1) 8/16/32 H'FFFF A020 CAN4 Mailbox Register 2 8/16/32	H'FFFF A018			<u> </u>		8/16/32	
H'FFFF A020 CAN4 Mailbox Register 2 8/16/32			(C4P	MB1)			
· ·	H'FFFF A01C					8/16/32	
	H'FFFF A020		CAN4 Mailbo	ox Register 2		8/16/32	



Modewaye March		+0 Address	+1 Address	+2 Address	+3 Address	
IFTET AUGU	Address					Access Size
(CAMBD)		J. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.			3.0	
(FAMACI)	111111111111111111111111111111111111111					0/10/02
1977FF AGGC	H'FFFF A028		CAN4 Mailbr	ox Register 2		8/16/32
IFTEFF ADDID			(C4I	MB2)		
HFFFF ADD CANA Malbox Pages 3 01602	H'FFFF A02C		CAN4 Mailbo	ox Register 2		8/16/32
(CAMAS) HTFFT ADD4			(C4N	MB2)		
THIFFF A004	H'FFFF A030		CAN4 Mailbo	ox Register 3		8/16/32
WFFFF ADD CANA Malbox Register 3 11622						
HFFFF A038	H'FFFF A034			-		8/16/32
IFFFF ADDC						04000
HTFFF A03C	HTFFF A038					8/16/32
HTFFF AGNO	H'EEEE AOSC					8/16/32
HFFFF A044	11111 A030					0/10/32
HFFFF A044	H'FFFF A040		CAN4 Mailbr	ox Register 4		8/16/32
CAMBA HFFFF AD48 CAM Mallbox Register 4						
FFFF A08B	H'FFFF A044		CAN4 Mailbo	ox Register 4		8/16/32
CAMB4 HFFFF A00C			(C4N	MB4)		
HFFFF A04C CAN4 Mailbox Register 4 (CAMB4) HFFFF A050 CAN4 Mailbox Register 5 (CAMB5) HFFFF A054 CAN4 Mailbox Register 5 (CAMB5) HFFFF A058 CAN4 Mailbox Register 5 (CAMB5) HFFFF A058 CAN4 Mailbox Register 5 (CAMB5) HFFFF A050 ANA Mailbox Register 5 (CAMB5) HFFFF A06C CAN4 Mailbox Register 6 (CAMB6) HFFFF A06C CAN4 Mailbox Register 7 (CAMB7) HFFFF A07C CAN4 Mailbox Register 8 (CAMB8) HFFFF A07C CAN4 Mailbox Register 8 (CAMB8) HFFFF A08C CAN4 Mailbox Register 8 (CAMB8)	H'FFFF A048		CAN4 Mailbo	ox Register 4		8/16/32
CAMB4 HFFFF A050			(C4N	MB4)		
HFFFF A050 CAN4 Malibox Register 5 (CAMB5) HFFFF A054 CAN4 Malibox Register 5 (CAMB5) HFFFF A058 CAN4 Malibox Register 5 (CAMB5) HFFFF A058 CAN4 Malibox Register 5 (CAMB5) HFFFF A060 CAN4 Malibox Register 6 (CAMB6) HFFFF A060 CAN4 Malibox Register 7 (CAMB6) HFFFF A060 CAN4 Malibox Register 7 (CAMB7) HFFFF A070 CAN4 Malibox Register 8 (CAMB8) HFFFF A070 CAN4 Malibox Register 8 (CAMB8) HFFFF A070 CAN4 Malibox Register 8 (CAMB8)	H'FFFF A04C					8/16/32
CAMB5 CAM Mailbox Register 5 6/16/32						
#FFFF A054 CAN4 Mailbox Register 5 (CAMB5) #FFFF A058 CAN4 Mailbox Register 5 (CAMB5) #FFFF A05C CAN4 Mailbox Register 5 (CAMB5) #FFFF A06C CAN4 Mailbox Register 6 (CAMB6) #FFFF A060 CAN4 Mailbox Register 6 (CAMB6) #FFFF A060 CAN4 Mailbox Register 6 (CAMB6) #FFFF A060 AND	H'FFFF A050					8/16/32
CAMB5 CAMB5 S16/32	LIEEEE AOEA					0/16/22
#FFFF A058 C CAN4 Mailbox Register 5 (C4MB5) 8/16/32 #FFFF A05C CAN4 Mailbox Register 5 (C4MB5) 8/16/32 #FFFF A060 CAN4 Mailbox Register 6 (C4MB6) 8/16/32 #FFFF A064 CAN4 Mailbox Register 6 (C4MB6) 8/16/32 #FFFF A064 CAN4 Mailbox Register 6 (C4MB6) 8/16/32 #FFFF A068 CAN4 Mailbox Register 6 (C4MB6) 8/16/32 #FFFF A06C CAN4 Mailbox Register 6 (C4MB6) 8/16/32 #FFFF A070 CAN4 Mailbox Register 7 (C4MB7) #FFFF A070 CAN4 Mailbox Register 8 (C4MB7) #FFFF A080 CAN4 Mailbox Register 8 (C4MB8)	117777 A054					0/10/32
CAMB5 CAMB5 B/16/32	H'FFFF A058					8/16/32
CAMBS CANA Mailbox Register 6			(C4I	MB5)		
HFFFF A060 CAN4 Mailbox Register 6 (C4MB6) B/16/32 HFFFF A064 CAN4 Mailbox Register 6 (C4MB6) B/16/32 HFFFF A068 CAN4 Mailbox Register 6 (C4MB6) B/16/32 HFFFF A060 CAN4 Mailbox Register 6 (C4MB6) B/16/32 HFFFF A070 CAN4 Mailbox Register 7 (C4MB7) B/16/32 HFFFF A070 CAN4 Mailbox Register 8 (C4MB7) B/16/32 HFFFF A080 CAN4 Mailbox Register 8 (C4MB8) B/16/32 HFFFF A084 CAN4 Mailbox Register 8 (C4MB8) B/16/32 HFFFF A085 CAN4 Mailbox Register 8 (C4MB8) B/16/32 HFFFF A086 CAN4 Mailbox Register 8 (C4MB8) B/16/32 B/16/32 HFFFF A086 CAN4 Mailbox Register 8 (C4MB8) B/16/32	H'FFFF A05C		CAN4 Mailbo	ox Register 5		8/16/32
CAMBR			(C4N	MB5)		
HFFFF A064 CAN4 Mailbox Register 6 (C4MB6) E/16/32 HFFFF A068 CAN4 Mailbox Register 6 (C4MB6) E/16/32 HFFFF A06C CAN4 Mailbox Register 6 (C4MB6) E/16/32 HFFFF A070 CAN4 Mailbox Register 7 (C4MB7) E/16/32 HFFFF A074 CAN4 Mailbox Register 7 (C4MB7) E/16/32 HFFFF A078 CAN4 Mailbox Register 7 (C4MB7) E/16/32 HFFFF A070 CAN4 Mailbox Register 8 (C4MB8) E/16/32 HFFFF A080 CAN4 Mailbox Register 8 (C4MB8) E/16/32 HFFFF A084 CAN4 Mailbox Register 8 (C4MB8) E/16/32 HFFFF A088 CAN4 Mailbox Register 8 (C4MB8) E/16/32 E/16/32 HFFFF A088 CAN4 Mailbox Register 8 (C4MB8) E/16/32 E	H'FFFF A060		CAN4 Mailbo	ox Register 6		8/16/32
CAMB6 CAMB6 CAMB6 CAMA Mallbox Register 6			(C4N	MB6)		
HFFFF A068 CAN4 Mailbox Register 6 (C4MB6) HFFFF A06C CAN4 Mailbox Register 6 (C4MB6) HFFFF A070 CAN4 Mailbox Register 7 (C4MB7) HFFFF A074 CAN4 Mailbox Register 7 (C4MB7) HFFFF A078 CAN4 Mailbox Register 7 (C4MB7) HFFFF A070 CAN4 Mailbox Register 8 (C4MB8) HFFFF A080 CAN4 Mailbox Register 8 (C4MB8)	H'FFFF A064					8/16/32
CAMBB C						
#FFFF A06C CAN4 Mailbox Register 6 (C4MB6) #FFFF A070 CAN4 Mailbox Register 7 (C4MB7) #FFFF A074 CAN4 Mailbox Register 7 (C4MB7) #FFFF A078 CAN4 Mailbox Register 7 (C4MB7) #FFFF A070 CAN4 Mailbox Register 7 (C4MB7) #FFFF A070 CAN4 Mailbox Register 7 (C4MB7) #FFFF A070 CAN4 Mailbox Register 7 (C4MB7) #FFFF A080 CAN4 Mailbox Register 8 (C4MB8) #FFFF A084 CAN4 Mailbox Register 8 (C4MB8) #FFFF A085 CAN4 Mailbox Register 8 (C4MB8) #FFFF A086 CAN4 Mailbox Register 8 (C4MB8) #FFFF A088 CAN4 Mailbox Register 8 (C4MB8)	HTFFF A068					8/16/32
HFFFF A070 CAN4 Mailbox Register 7 (C4MB7) 8/16/32 (C4MB8)	H'FFFF A06C					8/16/32
H*FFFF A074 CAN4 Mailbox Register 7 (C4MB7) 8/16/32 H*FFFF A078 CAN4 Mailbox Register 7 (C4MB7) 8/16/32 H*FFFF A07C CAN4 Mailbox Register 7 (C4MB7) 8/16/32 H*FFFF A080 CAN4 Mailbox Register 8 (C4MB8) 8/16/32 H*FFFF A084 CAN4 Mailbox Register 8 (C4MB8) 8/16/32 H*FFFF A088 CAN4 Mailbox Register 8 (C4MB8) 8/16/32						
H*FFFF A074 CAN4 Mailbox Register 7 (C4MB7) H*FFFF A078 CAN4 Mailbox Register 7 (C4MB7) H*FFFF A07C CAN4 Mailbox Register 7 (C4MB7) H*FFFF A080 CAN4 Mailbox Register 8 (C4MB8) H*FFFF A084 CAN4 Mailbox Register 8 (C4MB8) H*FFFF A088 CAN4 Mailbox Register 8 (C4MB8) H*FFFF A088 AND	H'FFFF A070		CAN4 Mailbo	ox Register 7		8/16/32
CAN4 Mailbox Register 7			(C4f	MB7)		
HFFFF A078 CAN4 Mailbox Register 7 (C4MB7) HFFFF A07C CAN4 Mailbox Register 7 (C4MB7) HFFFF A080 CAN4 Mailbox Register 8 (C4MB8) HFFFF A084 CAN4 Mailbox Register 8 (C4MB8) HFFFF A088 CAN4 Mailbox Register 8 (C4MB8) HFFFF A088 ANA Mailbox Register 8 (C4MB8) HFFFF A088 CAN4 Mailbox Register 8 (C4MB8)	H'FFFF A074		CAN4 Mailbo	ox Register 7		8/16/32
(C4MB7) (C4MB7) H*FFFF A07C CAN4 Mailbox Register 7 (C4MB7) 8/16/32 H*FFFF A080 CAN4 Mailbox Register 8 (C4MB8) 8/16/32 H*FFFF A084 CAN4 Mailbox Register 8 (C4MB8) 8/16/32 H*FFFF A088 CAN4 Mailbox Register 8 8/16/32			(C4N	MB7)		
H°FFFF A07C CAN4 Mailbox Register 7 (C4MB7) 8/16/32 H°FFFF A080 CAN4 Mailbox Register 8 (C4MB8) 8/16/32 H°FFFF A084 CAN4 Mailbox Register 8 (C4MB8) 8/16/32 H°FFFF A088 CAN4 Mailbox Register 8 8/16/32	H'FFFF A078					8/16/32
H'FFFF A080 CAN4 Mailbox Register 8 (C4MB8) 8/16/32 H'FFFF A084 CAN4 Mailbox Register 8 (C4MB8) 8/16/32 H'FFFF A088 CAN4 Mailbox Register 8 (C4MB8) 8/16/32						
H'FFFF A080 CAN4 Mailbox Register 8 (C4MB8) 8/16/32 H'FFFF A084 CAN4 Mailbox Register 8 (C4MB8) 8/16/32 H'FFFF A088 CAN4 Mailbox Register 8 8/16/32	H'FFFF A07C					8/16/32
(C4MB8) H'FFFF A084 CAN4 Mailbox Register 8 (C4MB8) 8/16/32 H'FFFF A088 CAN4 Mailbox Register 8 8/16/32	HIEEEE AOOO					8/16/22
H'FFFF A084 CAN4 Mailbox Register 8 8/16/32 (C4MB8) H'FFFF A088 CAN4 Mailbox Register 8 8/16/32	HICEFE AUBU					0/10/32
(C4MB8) H'FFFF A088	H'FFFF A084					8/16/32
·						
(C4MB8)	H'FFFF A088		CAN4 Mailb	ox Register 8		8/16/32
			(C4P	MB8)		<u> </u>



	+0 Address	+1 Address	+2 Address	+3 Address			
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit 8	Bit 7 Bit 0	Access Size		
H'FFFF A08C		CAN4 Mailbe	I ox Register 8		8/16/32		
		(C4P	MB8)				
H'FFFF A090		CAN4 Mailbo	ox Register 9		8/16/32		
		(C4MB9)					
H'FFFF A094		CAN4 Mailbox Register 9 8/1					
			MB9)				
H'FFFF A098			ox Register 9		8/16/32		
			MB9)		04000		
H'FFFF A09C			ox Register 9 MB9)		8/16/32		
H'FFFF A0A0			ox Register 10		8/16/32		
			MB10)		0/10/02		
H'FFFF A0A4		CAN4 Mailbo	ox Register 10		8/16/32		
		(C4N	MB10)				
H'FFFF A0A8		CAN4 Mailbo	ox Register 10		8/16/32		
		(C4N	MB10)				
H'FFFF A0AC		CAN4 Mailbo	ox Register 10		8/16/32		
		(C4N	MB10)				
H'FFFF A0B0			x Register 11		8/16/32		
			MB11)				
H'FFFF A0B4			ox Register 11		8/16/32		
H'FFFF A0B8			MB11) ox Register 11		8/16/32		
H FFFF AUBO			MB11)		0/10/32		
H'FFFF A0BC			ox Register 11		8/16/32		
			MB11)				
H'FFFF A0C0		CAN4 Mailbo	ox Register 12		8/16/32		
		(C4N	MB12)				
H'FFFF A0C4		CAN4 Mailbo	ox Register 12		8/16/32		
			MB12)				
H'FFFF A0C8			ox Register 12		8/16/32		
LUEFEF ACCO			MB12)		0/40/00		
H'FFFF A0CC			ox Register 12 (B12)		8/16/32		
H'FFFF A0D0			ox Register 13		8/16/32		
			MB13)				
H'FFFF A0D4		CAN4 Mailbo	ox Register 13		8/16/32		
		(C4N	MB13)				
H'FFFF A0D8		CAN4 Mailbo	ox Register 13		8/16/32		
		(C4N	MB13)				
H'FFFF A0DC			ox Register 13		8/16/32		
LUEEEE ACES			MB13)		0/40/00		
H'FFFF A0E0			ox Register 14 MB14)		8/16/32		
H'FFFF A0E4			ox Register 14		8/16/32		
			MB14)				
H'FFFF A0E8			ox Register 14		8/16/32		
			MB14)				
H'FFFF A0EC		CAN4 Mailbo	ox Register 14		8/16/32		
		(C4N	MB14)				
H'FFFF A0F0			ox Register 15		8/16/32		
		(C4N	MB15)				



	+0 Address	+1 Address	+2 Address	+3 Address				
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15	it 8 Bit 7	Bit 0	Access Size		
H'FFFF A0F4			x Register 15	<u>.</u>		8/16/32		
H'FFFF A0F8		CAN4 Mailbo	x Register 15			8/16/32		
		(C4MB15)						
H'FFFF A0FC		CAN4 Mailbo	x Register 15			8/16/32		
		(C4N	1B15)					
H'FFFF A100			x Register 16 IB16)			8/16/32		
H'FFFF A104		CAN4 Mailbo	x Register 16			8/16/32		
		(C4N	1B16)					
H'FFFF A108		CAN4 Mailbo	x Register 16			8/16/32		
		(C4N	1B16)					
H'FFFF A10C			x Register 16			8/16/32		
LUEEEE A440		•	MB16)			0/4.0/00		
H'FFFF A110			x Register 17 IB17)			8/16/32		
H'FFFF A114		CAN4 Mailbo	x Register 17			8/16/32		
		(C4N	1B17)					
H'FFFF A118		CAN4 Mailbo	x Register 17			8/16/32		
		(C4N	IB17)					
H'FFFF A11C			x Register 17			8/16/32		
			IB17)					
H'FFFF A120			x Register 18 IB18)			8/16/32		
H'FFFF A124			x Register 18			8/16/32		
			1B18)			0,10,02		
H'FFFF A128		CAN4 Mailbo	x Register 18			8/16/32		
		(C4N	IB18)					
H'FFFF A12C			x Register 18			8/16/32		
H'FFFF A130			MB18)			8/16/32		
HEFFE A130			x Register 19 IB19)			8/16/32		
H'FFFF A134		CAN4 Mailbo	x Register 19			8/16/32		
		(C4N	1B19)					
H'FFFF A138		CAN4 Mailbo	x Register 19			8/16/32		
		(C4N	1B19)					
H'FFFF A13C			x Register 19			8/16/32		
LUEEEE A440		(C4N				040/00		
H'FFFF A140			x Register 20 IB20)			8/16/32		
H'FFFF A144			x Register 20			8/16/32		
			1B20)			5, 10, 52		
H'FFFF A148		CAN4 Mailbo	x Register 20			8/16/32		
		(C4N	1B20)					
H'FFFF A14C			x Register 20			8/16/32		
		(C4N				<u> </u>		
H'FFFF A150			x Register 21			8/16/32		
H'FFFF A154	(C4MB21) HFFFF A154 CAN4 Mailbox Register 21 8/1							
ILITETE A 194	(C4MB21)					8/16/32		
H'FFFF A158			x Register 21			8/16/32		
			1B21)					



	+0 Address	+1 Address	+2 Address	+3 Address			
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit 8	Bit 7 Bit 0	Access Size		
H'FFFF A15C		CAN4 Mailbo			8/16/32		
		(C4N					
H'FFFF A160		CAN4 Mailbo	x Register 22		8/16/32		
		(C4MB22)					
H'FFFF A164		CAN4 Mailbox Register 22 8/1					
		(C4N	B22)				
H'FFFF A168			x Register 22		8/16/32		
		(C4N					
H'FFFF A16C		CAN4 Malibo	x Register 22		8/16/32		
H'FFFF A170			x Register 23		8/16/32		
		(C4N			0,10,02		
H'FFFF A174		CAN4 Mailbo	x Register 23		8/16/32		
		(C4M	B23)				
H'FFFF A178		CAN4 Mailbo	x Register 23		8/16/32		
		(C4N	B23)				
H'FFFF A17C			x Register 23		8/16/32		
		(C4N					
H'FFFF A180			x Register 24		8/16/32		
LUCEE AAOA		(C4N			0/40/00		
H'FFFF A184		CAN4 Malibo	x Register 24		8/16/32		
H'FFFF A188			x Register 24		8/16/32		
		(C4N			0,10,02		
H'FFFF A18C		CAN4 Mailbo	x Register 24		8/16/32		
		(C4N	B24)				
H'FFFF A190		CAN4 Mailbox Register 25 8.					
		(C4N	B25)				
H'FFFF A194			x Register 25		8/16/32		
LUESES A100		(C4N	· ·		0/40/00		
H'FFFF A198		CAN4 Malibo	x Register 25 (B25)		8/16/32		
H'FFFF A19C			x Register 25		8/16/32		
			B25)				
H'FFFF A1A0		CAN4 Mailbo	x Register 26		8/16/32		
		(C4N	B26)				
H'FFFF A1A4			x Register 26		8/16/32		
		(C4N					
H'FFFF A1A8			x Register 26		8/16/32		
		(C4N					
H'FFFF A1AC		CAN4 Mailbo (C4N	x Register 26 (B26)		8/16/32		
H'FFFF A1B0			x Register 27		8/16/32		
		(C4N					
H'FFFF A1B4		CAN4 Mailbo	x Register 27		8/16/32		
		(C4N	B27)				
H'FFFF A1B8		CAN4 Mailbo	x Register 27		8/16/32		
		(C4N	B27)				
H'FFFF A1BC			x Register 27		8/16/32		
		(C4N					
H'FFFF A1C0			x Register 28		8/16/32		
		(C4N	امحما		L		



	+0 Address	+1 Address	+2 Address	+3 Address				
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bi	Bit 7 Bit 0	Access Size			
H'FFFF A1C4			x Register 28		8/16/32			
H'FFFF A1C8		CAN4 Mailbox Register 28						
		(C4MB28)						
H'FFFF A1CC		CAN4 Mailbo	x Register 28		8/16/32			
			1B28)					
H'FFFF A1D0			x Register 29 1B29)		8/16/32			
H'FFFF A1D4		CAN4 Mailbo	x Register 29		8/16/32			
		(C4N	1 B29)					
H'FFFF A1D8		CAN4 Mailbo	x Register 29		8/16/32			
			1B29)					
H'FFFF A1DC			x Register 29 (B29)		8/16/32			
H'FFFF A1E0			x Register 30		8/16/32			
0			1B30)					
H'FFFF A1E4		CAN4 Mailbo	x Register 30		8/16/32			
		(C4N	1B30)					
H'FFFF A1E8			x Register 30		8/16/32			
LUFFEE AAFO			IB30)		0/40/00			
H'FFFF A1EC			x Register 30 IB30)		8/16/32			
H'FFFF A1F0			x Register 31		8/16/32			
			1B31)					
H'FFFF A1F4		CAN4 Mailbo	x Register 31		8/16/32			
			1B31)					
H'FFFF A1F8			x Register 31 IB31)		8/16/32			
H'FFFF A1FC			x Register 31		8/16/32			
IIIIII AII O			IB31)		0/10/32			
H'FFFF A200		CAN4 Mailbo	x Register 32		8/16/32			
		(C4N	1B32)					
H'FFFF A204			x Register 32		8/16/32			
LUEFEE 4000			IB32)		04000			
H'FFFF A208			x Register 32 1B32)		8/16/32			
H'FFFF A20C		CAN4 Mailbo	x Register 32		8/16/32			
		(C4N	1B32)					
H'FFFF A210			x Register 33		8/16/32			
		(C4N						
H'FFFF A214		CAN4 Mailbo (C4N	x Register 33		8/16/32			
H'FFFF A218			x Register 33		8/16/32			
		(C4N	*					
H'FFFF A21C		CAN4 Mailbo	x Register 33		8/16/32			
		(C4N	1B33)					
H'FFFF A220			x Register 34		8/16/32			
H'FFFF A224	(C4MB34)							
HEFFE AZZ4	4 CAN4 Mailbox Register 34 (C4MB34)							
H'FFFF A228			x Register 34		8/16/32			
		(C4N						



	+0 Address	+1 Address	+2 Address	+3 Address			
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit 8	Bit 7 Bit 0	Access Size		
H'FFFF A22C		CAN4 Mailbo	x Register 34		8/16/32		
		(C4M					
H'FFFF A230		CAN4 Mailbo	x Register 35		8/16/32		
		(C4MB35)					
H'FFFF A234		CAN4 Mailbo	x Register 35		8/16/32		
		(C4M	1B35)				
H'FFFF A238			x Register 35		8/16/32		
		(C4M					
H'FFFF A23C			x Register 35 (B35)		8/16/32		
H'FFFF A240			x Register 36		8/16/32		
			1B36)		0,10,02		
H'FFFF A244		CAN4 Mailbo	x Register 36		8/16/32		
		(C4M	1B36)				
H'FFFF A248		CAN4 Mailbo	x Register 36		8/16/32		
		(C4M	1B36)				
H'FFFF A24C			x Register 36		8/16/32		
		(C4M					
H'FFFF A250			x Register 37		8/16/32		
LUCEEE AGEA		(C4M			0/40/00		
H'FFFF A254		CAN4 Mailbo (C4M			8/16/32		
H'FFFF A258			x Register 37		8/16/32		
		(C4M					
H'FFFF A25C		CAN4 Mailbo	x Register 37		8/16/32		
		(C4M	1B37)				
H'FFFF A260		CAN4 Mailbox Register 38					
		(C4M					
H'FFFF A264			x Register 38		8/16/32		
H'FFFF A268			MB38) ex Register 38		8/16/32		
HIFFI A200		(C4M			0/10/32		
H'FFFF A26C		CAN4 Mailbo	x Register 38		8/16/32		
		(C4N	1B38)				
H'FFFF A270		CAN4 Mailbo	x Register 39		8/16/32		
		(C4M	1B39)				
H'FFFF A274			x Register 39		8/16/32		
		(C4M					
H'FFFF A278		CAN4 Mailbo (C4M	x Register 39		8/16/32		
H'FFFF A27C			x Register 39		8/16/32		
111111 A270		(C4M			0/10/32		
H'FFFF A280			x Register 40		8/16/32		
		(C4M	MB40)				
H'FFFF A284		CAN4 Mailbo	x Register 40		8/16/32		
		(C4M	MB40)				
H'FFFF A288			x Register 40		8/16/32		
			1B40)				
H'FFFF A28C			x Register 40		8/16/32		
H'FFFF A290		(C4M			8/16/32		
HIFFER AZSU		CAN4 Mailbo (C4M	x Register 41 IB41)		0/10/32		
	1	(5	•		l		



	+0 Address	+1 Address	+2 Address	+3 Address			
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit 8	Bit 7 Bit 0	Access Size		
H'FFFF A294		CAN4 Mailbo			8/16/32		
		(C4N					
H'FFFF A298		CAN4 Mailbo	x Register 41		8/16/32		
		(C4MB41)					
H'FFFF A29C		CAN4 Mailbo	x Register 41		8/16/32		
		(C4N	IB41)				
H'FFFF A2A0			x Register 42		8/16/32		
		(C4N					
H'FFFF A2A4		CAN4 Malibo	x Register 42		8/16/32		
H'FFFF A2A8			x Register 42		8/16/32		
7.27.0		(C4N			0/10/02		
H'FFFF A2AC			x Register 42		8/16/32		
		(C4N					
H'FFFF A2B0		CAN4 Mailbo	x Register 43		8/16/32		
		(C4N	IB43)				
H'FFFF A2B4		CAN4 Mailbo	x Register 43		8/16/32		
		(C4N	IB43)				
H'FFFF A2B8			x Register 43		8/16/32		
		(C4N					
H'FFFF A2BC			x Register 43		8/16/32		
LUCEEE ACCO		(C4N			8/16/32		
H'FFFF A2C0		CAN4 Malibo	x Register 44 IB44)		8/16/32		
H'FFFF A2C4			x Register 44		8/16/32		
		(C4N					
H'FFFF A2C8		CAN4 Mailbo	x Register 44		8/16/32		
		(C4N	IB44)				
H'FFFF A2CC		CAN4 Mailbo	x Register 44		8/16/32		
		(C4N					
H'FFFF A2D0		CAN4 Mailbo (C4N	x Register 45		8/16/32		
H'FFFF A2D4					8/16/32		
H FFFF A2D4			x Register 45 IB45)		0/10/32		
H'FFFF A2D8			x Register 45		8/16/32		
		(C4N					
H'FFFF A2DC		CAN4 Mailbo	x Register 45		8/16/32		
		(C4N	IB45)				
H'FFFF A2E0		CAN4 Mailbo	x Register 46		8/16/32		
		(C4N	IB46)				
H'FFFF A2E4			x Register 46		8/16/32		
LIFEEE AGES		(C4N			0/46/00		
H'FFFF A2E8		CAN4 Mailbo (C4N	x Register 46 IB46)		8/16/32		
H'FFFF A2EC			x Register 46		8/16/32		
		(C4N					
H'FFFF A2F0		CAN4 Mailbo	x Register 47		8/16/32		
		(C4N	IB47)				
H'FFFF A2F4		CAN4 Mailbo	x Register 47		8/16/32		
		(C4N	IB47)				
H'FFFF A2F8			x Register 47		8/16/32		
L		(C4N	IB47)				



	+0 Address	+1 Address	+2 Address	+3 Address			
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit 8	Bit 7 Bit 0	Access Size		
H'FFFF A2FC		CAN4 Mailbo	x Register 47		8/16/32		
		(C4N	1B47)				
H'FFFF A300		CAN4 Mailbox Register 48					
		(C4N	1B48)				
H'FFFF A304		CAN4 Mailbo	x Register 48		8/16/32		
			1B48)				
H'FFFF A308			x Register 48		8/16/32		
LUESES ACCO			IB48)		0/40/00		
H'FFFF A30C			x Register 48 IB48)		8/16/32		
H'FFFF A310			x Register 49		8/16/32		
			1B49)		0,13,52		
H'FFFF A314		CAN4 Mailbo	x Register 49		8/16/32		
		(C4M	IB49)				
H'FFFF A318		CAN4 Mailbo	x Register 49		8/16/32		
		(C4N	1 B49)				
H'FFFF A31C			x Register 49		8/16/32		
			1B49)				
H'FFFF A320			x Register 50		8/16/32		
		(C4N			0/40/00		
H'FFFF A324			x Register 50 (1850)		8/16/32		
H'FFFF A328			x Register 50		8/16/32		
			IB50)		0,10,02		
H'FFFF A32C		CAN4 Mailbo	x Register 50		8/16/32		
		(C4N	1B50)				
H'FFFF A330		CAN4 Mailbox Register 51 8					
		(C4N	1B51)				
H'FFFF A334			x Register 51		8/16/32		
LUESES ACCO			1B51)		0/40/00		
H'FFFF A338			x Register 51 IB51)		8/16/32		
H'FFFF A33C			x Register 51		8/16/32		
			1B51)				
H'FFFF A340		CAN4 Mailbo	x Register 52		8/16/32		
		(C4N	1B52)				
H'FFFF A344			x Register 52		8/16/32		
		(C4N					
H'FFFF A348			x Register 52		8/16/32		
			MB52)				
H'FFFF A34C			x Register 52 (1852)		8/16/32		
H'FFFF A350			x Register 53		8/16/32		
			IB53)		5,10,02		
H'FFFF A354		CAN4 Mailbo	x Register 53		8/16/32		
		(C4N	IB53)				
H'FFFF A358		CAN4 Mailbo	x Register 53		8/16/32		
		(C4N	1B53)				
H'FFFF A35C			x Register 53		8/16/32		
			1B53)				
H'FFFF A360			x Register 54		8/16/32		
		(C4N	IB54)		j		



	+0 Address	+1 Address	+2 Address	+3 Address			
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit	8 Bit 7 Bit 0	Access Size		
H'FFFF A364		CAN4 Mailbo (C4N	x Register 54		8/16/32		
H'FFFF A368		CAN4 Mailbox Register 54					
		(C4N	IB54)				
H'FFFF A36C		CAN4 Mailbo	x Register 54		8/16/32		
		(C4N	IB54)				
H'FFFF A370		CAN4 Mailbo (C4N	x Register 55 IB55)		8/16/32		
H'FFFF A374		CAN4 Mailbo	x Register 55		8/16/32		
		(C4N	IB55)				
H'FFFF A378		CAN4 Mailbo	x Register 55		8/16/32		
		(C4N	IB55)				
H'FFFF A37C		CAN4 Mailbo (C4N	x Register 55 IB55)		8/16/32		
H'FFFF A380			x Register 56		8/16/32		
		(C4N					
H'FFFF A384		CAN4 Mailbo	x Register 56		8/16/32		
		(C4N	IB56)				
H'FFFF A388			x Register 56		8/16/32		
		(C4N					
H'FFFF A38C			x Register 56		8/16/32		
H'FFFF A390		(C4N			8/16/32		
H FFFF A390		CAN4 Mailbo	x Register 57 IB57)		6/10/32		
H'FFFF A394			x Register 57		8/16/32		
		(C4N					
H'FFFF A398		CAN4 Mailbo	x Register 57		8/16/32		
		(C4N	IB57)				
H'FFFF A39C		CAN4 Mailbo (C4N	x Register 57 IB57)		8/16/32		
H'FFFF A3A0		CAN4 Mailbo	x Register 58		8/16/32		
		(C4N	IB58)				
H'FFFF A3A4			x Register 58		8/16/32		
		(C4N					
H'FFFF A3A8		CAN4 Mailbo (C4N	x Register 58 IB58)		8/16/32		
H'FFFF A3AC			x Register 58		8/16/32		
		(C4N	IB58)				
H'FFFF A3B0		CAN4 Mailbo	x Register 59		8/16/32		
		(C4N	IB59)				
H'FFFF A3B5			x Register 59		8/16/32		
HILLE VODO		(C4N			0/46/20		
H'FFFF A3B8		CAN4 Mailbo	x Register 59 IB59)		8/16/32		
H'FFFF A3BC			x Register 59		8/16/32		
		(C4N					
H'FFFF A3C0			x Register 60		8/16/32		
	(C4MB60)						
H'FFFF A3C4			x Register 60		8/16/32		
		(C4N			040/5		
H'FFFF A3C8		CAN4 Mailbo (C4N	x Register 60		8/16/32		
	1	(C410					



	+0 Address	+1 Address	+2 Address	+3 Address	1		
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit 8	Bit 7 Bit 0	Access Size		
H'FFFF A3CC		CAN4 Mailbo	x Register 60	l.	8/16/32		
		(C4M	B60)				
H'FFFF A3D0		CAN4 Mailbo	x Register 61		8/16/32		
		(C4MB61)					
H'FFFF A3D4		CAN4 Mailbox Register 61					
		(C4M	•		-		
H'FFFF A3D8		CAN4 Mailbo			8/16/32		
H'FFFF A3DC		CAN4 Mailbo			8/16/32		
111111 ASDO		(C4M			0/10/02		
H'FFFF A3E0		CAN4 Mailbo	x Register 62		8/16/32		
		(C4M	B62)				
H'FFFF A3E4		CAN4 Mailbo	x Register 62		8/16/32		
		(C4M	B62)				
H'FFFF A3E8		CAN4 Mailbo			8/16/32		
		(C4M			ļ		
H'FFFF A3EC		CAN4 Mailbo	-		8/16/32		
		(C4M					
H'FFFF A3F0		CAN4 Mailbo			8/16/32		
H'FFFF A3F4		CAN4 Mailbo			8/16/32		
HIFFF ASF4		(C4M			6/10/32		
H'FFFF A3F8		CAN4 Mailbo			8/16/32		
		(C4M					
H'FFFF A3FC		CAN4 Mailbo	x Register 63		8/16/32		
		(C4M	B63)				
H'FFFF A400		CAN4 Mask	Register 2		8/16/32		
		(C4M					
H'FFFF A404		CAN4 Mask			8/16/32		
H'FFFF A408		(C4M			8/16/32		
H FFFF A406		CAN4 Mask (C4M			0/10/32		
H'FFFF A40C		CAN4 Mask			8/16/32		
		(C4M	-				
H'FFFF A410		CAN4 Mask	Register 6		8/16/32		
		(C4M	KR6)				
H'FFFF A414		CAN4 Mask	Register 7		8/16/32		
		(C4M					
H'FFFF A418		CAN4 Mask	-		8/16/32		
		(C4M					
H'FFFF A41C		CAN4 Mask (C4M			8/16/32		
H'FFFF A420		CAN4 FIFO Received I			8/16/32		
		(C4FIE			5.10,02		
H'FFFF A424		CAN4 FIFO Received I			8/16/32		
		(C4FIE	OCR1)				
H'FFFF A428		CAN4 Mask Inv	valid Register 1		8/16/32		
		(C4MK	IVLR1)				
H'FFFF A42C		CAN4 Mailbox Interru			8/16/32		
		(C4MI			1		
H'FFFF A430		CAN4 Mask			8/16/32		
		(C4M	NNU)				



	+0 Address	+1 Address	+2 Address	+3 Address	
Address	Bit 31 Bit 24			Bit 7 Bit 0	Access Size
H'FFFF A434		CAN4 Masi	k Register 1		8/16/32
		•	IKR1)		
H'FFFF A438			valid Register 0 (IVLR0)		8/16/32
H'FFFF A43C		CAN4 Mailbox Interru	upt Enable Register 0		8/16/32
		(C4M	•		
:		(Rese			-
H'FFFF A800	CAN4 Message Control Register 0 (C4MCTL0)	CAN4 Message Control Register 1 (C4MCTL1)	CAN4 Message Control Register 2 (C4MCTL2)	CAN4 Message Control Register 3 (C4MCTL3)	8/16/32
H'FFFF A804	CAN4 Message Control Register 4 (C4MCTL4)	CAN4 Message Control Register 5 (C4MCTL5)	CAN4 Message Control Register 6 (C4MCTL6)	CAN4 Message Control Register 7 (C4MCTL7)	8/16/32
H'FFFF A808	CAN4 Message Control Register 8 (C4MCTL8)	CAN4 Message Control Register 9 (C4MCTL9)	CAN4 Message Control Register 10 (C4MCTL10)	CAN4 Message Control Register 11 (C4MCTL11)	8/16/32
H'FFFF A80C	CAN4 Message Control Register 12 (C4MCTL12)	CAN4 Message Control Register 13 (C4MCTL13)	CAN4 Message Control Register 14 (C4MCTL14)	CAN4 Message Control Register 15 (C4MCTL15)	8/16/32
H'FFFF A810	CAN4 Message Control Register 16 (C4MCTL16)	CAN4 Message Control Register 17 (C4MCTL17)	CAN4 Message Control Register 18 (C4MCTL18)	CAN4 Message Control Register 19 (C4MCTL19)	8/16/32
H'FFFF A814	CAN4 Message Control Register 20 (C4MCTL20)	CAN4 Message Control Register 21 (C4MCTL21)	CAN4 Message Control Register 22 (C4MCTL22)	CAN4 Message Control Register 23 (C4MCTL23)	8/16/32
H'FFFF A818	CAN4 Message Control Register 24 (C4MCTL24)	CAN4 Message Control Register 25 (C4MCTL25)	CAN4 Message Control Register 26 (C4MCTL26)	CAN4 Message Control Register 27 (C4MCTL27)	8/16/32
H'FFFF A81C	CAN4 Message Control Register 28 (C4MCTL28)	CAN4 Message Control Register 29 (C4MCTL29)	CAN4 Message Control Register 30 (C4MCTL30)	CAN4 Message Control Register 31 (C4MCTL31)	8/16/32
H'FFFF A820	CAN4 Message Control Register 32 (C4MCTL32)	CAN4 Message Control Register 33 (C4MCTL33)	CAN4 Message Control Register 34 (C4MCTL34)	CAN4 Message Control Register 35 (C4MCTL35)	8/16/32
H'FFFF A824	CAN4 Message Control Register 36 (C4MCTL36)	CAN4 Message Control Register 37 (C4MCTL37)	CAN4 Message Control Register 38 (C4MCTL38)	CAN4 Message Control Register 39 (C4MCTL39)	8/16/32
H'FFFF A828	CAN4 Message Control Register 40 (C4MCTL40)	CAN4 Message Control Register 41 (C4MCTL41)	CAN4 Message Control Register 42 (C4MCTL42)	CAN4 Message Control Register 43 (C4MCTL43)	8/16/32
H'FFFF A82C	CAN4 Message Control Register 44 (C4MCTL44)	CAN4 Message Control Register 45 (C4MCTL45)	CAN4 Message Control Register 46 (C4MCTL46)	CAN4 Message Control Register 47 (C4MCTL47)	8/16/32
H'FFFF A830	CAN4 Message Control Register 48 (C4MCTL48)	CAN4 Message Control Register 49 (C4MCTL49)	CAN4 Message Control Register 50 (C4MCTL50)	CAN4 Message Control Register 51 (C4MCTL51)	8/16/32
H'FFFF A834	CAN4 Message Control Register 52 (C4MCTL52)	CAN4 Message Control Register 53 (C4MCTL53)	CAN4 Message Control Register 54 (C4MCTL54)	CAN4 Message Control Register 55 (C4MCTL55)	8/16/32
H'FFFF A838	CAN4 Message Control Register 56 (C4MCTL56)	CAN4 Message Control Register 57 (C4MCTL57)	CAN4 Message Control Register 58 (C4MCTL58)	CAN4 Message Control Register 59 (C4MCTL59)	8/16/32
H'FFFF A83C	CAN4 Message Control Register 60 (C4MCTL60)	CAN4 Message Control Register 61 (C4MCTL61)	CAN4 Message Control Register 62 (C4MCTL62)	CAN4 Message Control Register 63 (C4MCTL63)	8/16/32
H'FFFF A840		trol Register	CAN4 Stat (C4	us Register STR)	8/16/32
H'FFFF A844		CAN4 Bit Configuration Register (C4BCR)		CAN4 Clock Select Register (C4CLKR)	8/16/32
H'FFFF A848	CAN4 Receive FIFO Control Register (C4RFCR)	CAN4 Receive FIFO Pointer Control Register (C4RFPCR)	CAN4 Transmit FIFO Control Register (C4TFCR)	CAN4 Transmit FIFO Pointer Control Register (C4TFPCR)	8/16/32
H'FFFF A84C	CAN4 Error Interrupt Enable Register (C4EIER)	CAN4Error Interrupt Factor Judge Register(C4EIFR)	CAN4 Receive Error Count Register (C4RECR)	CAN4 Transmit Error Count Register (C4TECR)	8/16/32
H'FFFF A850	CAN4 Error Code Store Register (C4ECSR)	CAN4 Channel Search Support Register (C4CSSR)	CAN4 Mailbox Search Status Register (C4MSSR)	CAN4 Mailbox Search Mode Register (C4MSMR)	8/16/32
H'FFFF A854		Stamp Register		I ilter Support Register FSR)	8/16/32



	+0 Address	+1 Address	+2 Address	+3 Address				
Address	Bit 31 Bit 24			Bit 7 Bit 0	Access Size			
H'FFFF A858	CAN4 Test Control Register (C4TCR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -			
:		(Reserved)						
H'FFFF A860	CAN4 Interrupt Enable Register (C4IER)	CAN4 Interrupt Status Register (C4ISR)	(Reserved)	CAN4 Mailbox Search Mask Register (C4MBSMR)	8/16, 8/16, -, 8			
:		(Rese	erved)		-			
H'FFFF B000	RSPI0 Control Register (SP0CR)	RSPI0 Slave Select Polarity Register (SP0SSLP)	RSPI0 Pin Control Register (SP0PCR)	RSPI0 Status Register (SP0SR)	8/16			
H'FFFF B004			ta Register DDR)		16/32			
H'FFFF B008	RSPI0 Sequence Control Register (SP0SCR)	RSPI0 Sequence Status Register (SP0SSR)	RSPI0 Bit Rate Register (SP0BR)	RSPI0 Data Control Register (SP0DCR)	8/16			
H'FFFF B00C	RSPI0 Clock Delay Register (SP0CKD)	RSPI0 Slave Select Negation Delay Register (SP0SSLND)	RSPI0 Next-Access Delay Register (SP0ND)	(Reserved)	8/16, 8/16, 8, -			
H'FFFF B010		nand Register 0 CMD0)		and Register 1 CMD1)	16			
H'FFFF B014		nand Register 2		and Register 3	16			
:		(Rese	erved)		-			
H'FFFF B100	RSPI1 Control Register (SP1CR)	RSPI1 Slave Select Polarity Register (SP1SSLP)	RSPI1 Pin Control Register (SP1PCR)	RSPI1 Status Register (SP1SR)	8/16			
H'FFFF B104			ta Register		16/32			
H'FFFF B108	RSPI1 Sequence Control Register (SP1SCR)	RSPI1 Sequence Status Register (SP1SSR)	RSPI1 Bit Rate Register (SP1BR)	RSPI1 Data Control Register (SP1DCR)	8/16			
H'FFFF B10C	RSPI1 Clock Delay Register (SP1CKD)	RSPI1 Slave Select Negation Delay Register (SP1SSLND)	RSPI1 Next-Access Delay Register (SP1ND)	(Reserved)	8/16, 8/16, 8, -			
H'FFFF B110		nand Register 0 CMD0)		and Register 1	16			
H'FFFF B114		nand Register 2 CMD2)		and Register 3	16			
:		(Rese	erved)		-			
H'FFFF B200	RSPI2 Control Register (SP2CR)	RSPI2 Slave Select Polarity Register (SP2SSLP)	RSPI2 Pin Control Register (SP2PCR)	RSPI2 Status Register (SP2SR)	8/16			
H'FFFF B204			ta Register 2DR)		16/32			
H'FFFF B208	RSPI2 Sequence Control Register (SP2SCR)	RSPI2 Sequence Status Register (SP2SSR)	RSPI2 Bit Rate Register (SP2BR)	RSPI2 Data Control Register (SP2DCR)	8/16			
H'FFFF B20C	RSPI2 Clock Delay Register (SP2CKD)	RSPI2 Slave Select Negation Delay Register (SP2SSLND)	RSPI2 Next-Access Delay Register (SP2ND)	(Reserved)	8/16, 8/16, 8, -			
H'FFFF B210		nand Register 0	RSPI2 Comm. (SP20	and Register 1	16			
H'FFFF B214		nand Register 2		and Register 3	16			
:		(Rese	erved)		-			
H'FFFF C000		Mode Register	(Reserved)	(Reserved)	16, -, -			
H'FFFF C004	SC0 Bit Rate Register (SC0BRR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -			
H'FFFF C008		ontrol Register	(Reserved)	(Reserved)	16, -, -			



	.0 &		.0 &		
	+0 Address	+1 Address	+2 Address	+3 Address	
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit 8	Bit 7 Bit 0	Access Size
H'FFFF COOC	SC0 Transmit FIFO Data Register (SC0FTDR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -
H'FFFF C010		tatus Register PFSR)	(Reserved)	(Reserved)	16, -, -
H'FFFF C014	SC0 Receive FIFO Data Register (SC0FRDR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -
H'FFFF C018		introl Register	(Reserved)	(Reserved)	16, -, -
H'FFFF C01C		count Set Register	(Reserved)	(Reserved)	16, -, -
H'FFFF C020		Port Register SPTR)	(Reserved)	(Reserved)	16, -, -
H'FFFF C024		atus Register	(Reserved)	(Reserved)	16, -, -
H'FFFF C028		sion Mode Register	(Reserved)	(Reserved)	16, -, -
:		(Res	erved)		-
H'FFFF C100		flode Register	(Reserved)	(Reserved)	16, -, -
H'FFFF C104	SC1 Bit Rate Register (SC1BRR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -
H'FFFF C108		ontrol Register	(Reserved)	(Reserved)	16, -, -
H'FFFF C10C	SC1 Transmit FIFO Data Register (SC1FTDR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -
H'FFFF C110		tatus Register FSR)	(Reserved)	(Reserved)	16, -, -
H'FFFF C114	SC1 Receive FIFO Data Register (SC1FRDR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -
H'FFFF C118		introl Register	(Reserved)	(Reserved)	16, -, -
H'FFFF C11C		count Set Register	(Reserved)	(Reserved)	16, -, -
H'FFFF C120		Port Register SPTR)	(Reserved)	(Reserved)	16, -, -
H'FFFF C124		atus Register LSR)	(Reserved)	(Reserved)	16, -, -
H'FFFF C128		sion Mode Register	(Reserved)	(Reserved)	16, -, -
:		(Res	erved)		-
H'FFFF C200		Mode Register	(Reserved)	(Reserved)	16, -, -
H'FFFF C204	SC2 Bit Rate Register (SC2BRR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -
H'FFFF C208		ontrol Register	(Reserved)	(Reserved)	16, -, -
H'FFFF C20C	SC2 Transmit FIFO Data Register (SC2FTDR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -
H'FFFF C210		tatus Register PFSR)	(Reserved)	(Reserved)	16, -, -
H'FFFF C214	SC2 Receive FIFO Data Register (SC2FRDR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -



	+0 Address	+1 Address	+2 Address	+3 Address	
Address		+1 Address Bit 23 Bit 16		+3 Address Bit 7 Bit 0	Access Size
H'FFFF C218		ontrol Register PFCR)	(Reserved)	(Reserved)	16, -, -
H'FFFF C21C		Count Set Register 2FDR)	(Reserved)	(Reserved)	16, -, -
H'FFFF C220		Port Register SPTR)	(Reserved)	(Reserved)	16, -, -
H'FFFF C224	SC2 Line St	atus Register	(Reserved)	(Reserved)	16, -, -
H'FFFF C228	SC2 Serial Extens	SLSR) sion Mode Register	(Reserved)	(Reserved)	16, -, -
	(SC2	PEMR)	erved)		
	0000 : 11			(D)	-
H'FFFF C300		Mode Register	(Reserved)	(Reserved)	16, -, -
H'FFFF C304	SC3 Bit Rate Register (SC3BRR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -
H'FFFF C308		ontrol Register SSCR)	(Reserved)	(Reserved)	16, -, -
H'FFFF C30C	SC3 Transmit FIFO Data Register (SC3FTDR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -
H'FFFF C310		status Register BFSR)	(Reserved)	(Reserved)	16, -, -
H'FFFF C314	SC3 Receive FIFO Data Register (SC3FRDR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -
H'FFFF C318	SC3FIFO Control Register (SC3FCR)		(Reserved)	(Reserved)	16, -, -
H'FFFF C31C	SC3FIFO Data Count Set Register (SC3FDR)		(Reserved)	(Reserved)	16, -, -
H'FFFF C320		Port Register SPTR)	(Reserved)	(Reserved)	16, -, -
H'FFFF C324		atus Register SLSR)	(Reserved)	(Reserved)	16, -, -
H'FFFF C328		sion Mode Register BEMR)	(Reserved)	(Reserved)	16, -, -
:		(Rese	erved)		-
H'FFFF D004	TM Start Register (TMSTR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -
H'FFFF D008	,		L ant Register COR)		32
H'FFFF D00C		тмо с	Counter		32
H'FFFF D010		rol Register	(Reserved)	(Reserved)	16, -, -
H'FFFF D014	(TM	0CR) TM1 Const	ant Register		32
		(TM1	COR)		
H'FFFF D018			Counter CNT)		32
H'FFFF D01C		rol Register 1CR)	(Reserved)	(Reserved)	16, -, -
H'FFFF D020			ant Register COR)		32
H'FFFF D024			Counter CONT)		32
	1	· · · · · · · · · · · · · · · · · · ·			



	+0 Address	+1 Address	+2 Address	+3 Address		
Address	Bit 31 Bit 24			Bit 7 Bit 0	Access Size	
H'FFFF D028						
HTFFF D028		rol Register 2CR)	(Reserved)	(Reserved)	16, -, -	
:			erved)		-	
H'FFFF E000	ATU-IIIS Master	Enable Register	ATU-IIIS Clock Bus Control Register	ATU-IIIS Noise Cancellation Mode	16, 8, 8	
		ENR)	(ATCBCNT)	Register (ATNCMR)		
:		(Rese	erved)		-	
H'FFFF E010	ATU-IIIS Interrupt Select Register A0	ATU-IIIS Interrupt Select Register A1	(Reserved)	(Reserved)	8, 8, -, -	
	(ATISRA0)	(ATISRA1)				
H'FFFF E014	ATU-IIIS Interrupt Select Register F (ATISRF)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -	
H'FFFF E018	ATU-IIIS Interrupt Select Register G	(Reserved)	(Reserved)	(Reserved)	8, -, -, -	
	(ATISRG)					
:		(Rese	erved)		-	
H'FFFF E020	ATU-IIIS Interrupt Select Register	ATU-IIIS Interrupt Select Register	ATU-IIIS Interrupt Select Register	ATU-IIIS Interrupt Select Register	8	
	TOU0 (ATISRT0)	TOU1 (ATISRT1)	TOU2 (ATISRT2)	TOU3 (ATISRT3)		
H'FFFF E024	ATU-IIIS Interrupt Select Register TOU4 (ATISRT4)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -	
:		(Rese	erved)		-	
H'FFFF E100	ATU-IIIS ATU-IIIS	Prescaler Register 0	ATU-IIIS ATU-IIIS F	Prescaler Register 1	16	
	(ATP	SCR0)	(ATPS	SCR1)		
H'FFFF E104	ATU-IIIS ATU-IIIS	Prescaler Register 2	ATU-IIIS ATU-IIIS F	Prescaler Register 3	16	
	(ATP	SCR2)	(ATPS	SCR3)		
:		(Rese	erved)		-	
H'FFFF E200	(Reserved)	(Reserved)	TA0 Control Register (TA0CR)	(Reserved)	-, -, 8, -	
H'FFFF E204	TA0I/O Cont	TA0I/O Control Register 1 TA0I/O Control Register 2		TA0I/O Control Register 2		
	(TAC	DIO1)	(TA0IO2)			
H'FFFF E208	TA0 Status Register (TA0SR)	TA0 Interrupt Enable Register (TA0IER)	(Reserved)	(Reserved)	8, 8, -, -	
:		(Rese	erved)		-	
H'FFFF E210	TA00 Noise Canceler Counter (TA00NCNT)	TA00 Noise Canceler Register (TA00NCR)	TA01 Noise Canceler Counter (TA01NCNT)	TA01 Noise Canceler Register (TA01NCR)	8	
H'FFFF E214	TA02 Noise Canceler Counter	TA02 Noise Canceler Register	TA03 Noise Canceler Counter	TA03 Noise Canceler Register	8	
	(TA02NCNT)	(TA02NCR)	(TA03NCNT)	(TA03NCR)		
H'FFFF E218	TA04 Noise Canceler Counter (TA04NCNT)	TA04 Noise Canceler Register (TA04NCR)	TA05 Noise Canceler Counter (TA05NCNT)	TA05 Noise Canceler Register (TA05NCR)	8	
:		(Rese	erved)		-	
H'FFFF E220		TA0 Free-Ru	nning Counter		32	
		(TAOT)	TCNT)			
:		(Rese	erved)		-	
H'FFFF E228			apture Register DICR)		32	
H'FFFF E22C	TA01 Input Capture Register (TA01ICR)					
H'FFFF E230			upture Register 2ICR)		32	
H'FFFF E234			upture Register 3ICR)		32	
H'FFFF E238		TA04 Input Ca	apture Register		32	



	+0 Address	+1 Address	+2 Address	+3 Address		
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit 8	Bit 7 Bit 0	Access Size	
H'FFFF E23C		TA05 Input Ca			32	
	(TA05ICR)					
:		(Rese	,		-	
H'FFFF E300	(Reserved)	(Reserved)	TA1 Control Register (TA1CR)	(Reserved)	-, -, 8, -	
H'FFFF E304		trol Register 1 1IO1)		rol Register 2 IO2)	16	
H'FFFF E308	TA1 Status Register (TA1SR)	TA1 Interrupt Enable Register (TA1IER)	(Reserved)	(Reserved)	8, 8, -, -	
:	(IXIOII)	(Rese	erved)			
H'FFFF E310	TA10 Noise Canceler Counter	TA10 Noise Canceler Register	TA11 Noise Canceler Counter	TA11 Noise Canceler Register	8	
111111 2010	(TA10NCNT)	(TA10NCR)	(TA11NCNT)	(TA11NCR)	0	
H'FFFF E314	TA12 Noise Canceler Counter (TA12NCNT)	TA12 Noise Canceler Register (TA12NCR)	TA13 Noise Canceler Counter (TA13NCNT)	TA13 Noise Canceler Register (TA13NCR)	8	
H'FFFF E318	TA14 Noise Canceler Counter (TA14NCNT)	TA14 Noise Canceler Register (TA14NCR)	TA15 Noise Canceler Counter (TA15NCNT)	TA15 Noise Canceler Register (TA15NCR)	8	
:		(Rese	erved)		-	
H'FFFF E320		TA1 Free-Rur	nning Counter		32	
		(TA17				
:		(Rese	erved)		-	
H'FFFF E328		TA10 Input Capture Register (TA10ICR)				
H'FFFF E32C	TA11 Input Capture Register					
H'FFFF E330		(TA11ICR) TA12 Input Capture Register				
LUEFFF F00.4		(TA12			00	
H'FFFF E334		TA13 Input Ca (TA1;			32	
H'FFFF E338		TA14 Input Ca			32	
		(TA14	•			
H'FFFF E33C		TA15 Input Ca	pture Register		32	
		(TA1	5ICR)			
H'FFFF E400		TF Start (TFS	Register STR)		32	
H'FFFF E404		TF Noise Cancelle	er Control Register		32	
		(TFN	CCR)			
:		(Rese	erved)		-	
H'FFFF E410	TF0 Noise Canceler Counter A	TF0 Noise Canceler Register A	TF1 Noise Canceler Counter A	TF1 Noise Canceler Register A	8	
	(TF0NCNTA)	(TF0NCRA)	(TF1NCNTA)	(TF1NCRA)		
H'FFFF E414	TF2 Noise Canceler Counter A (TF2NCNTA)	TF2 Noise Canceler Register A (TF2NCRA)	TF3 Noise Canceler Counter A (TF3NCNTA)	TF3 Noise Canceler Register A (TF3NCRA)	8	
	(II ZHONIA)	(Rese		(11 GNOTIA)	_	
H'FFFF E450	TF0 Noise Canceler Counter B	TF0 Noise Canceler Register B	TF1 Noise Canceler Counter B	TF1 Noise Canceler Register B	8	
111111 E490	(TF0NCNTB)	(TF0NCRB)	(TF1NCNTB)	(TF1NCRB)		
H'FFFF E454	TF2 Noise Canceler Counter B (TF2NCNTB)	TF2 Noise Canceler Register B (TF2NCRB)	TF3 Noise Canceler Counter B (TF3NCNTB)	TF3 Noise Canceler Register B (TF3NCRB)	8	
:		(Rese	·		-	
H'FFFF E480	TF0 Control Register	TF0 Interrupt Enable Register	(Reserved)	TF0 Status Register	8, 8, -, 8	
	(TF0CR)			(TF0SR)		
H'FFFF E484		TF0 Timer (TF0E			32	
H'FFFF E484	(TF0CR)			(TF0SR)	32	



	+0 Address	+1 Address	+2 Address	+3 Address			
Address		Bit 23 Bit 16			Access Size		
H'FFFF E488		nt Counter		ıl Register B	16		
	(TF0ECNTB) (TF0GRB)						
H'FFFF E48C		TF0 Timer Counter C					
		(TF0ECNTC)					
H'FFFF E490			al Register A GRA)		32		
H'FFFF E494			Output Register		32		
		·	CDR)				
H'FFFF E498		TF0 Genera	al Register C		32		
			GRC)				
H'FFFF E49C			al Register D GRD)		32		
H'FFFF E4A0	TF1 Control Register	TF1 Interrupt Enable Register	(Reserved)	TF1 Status Register	8, 8, -, 8		
HIFFF E4A0	(TF1CR)	(TF1IER)	(neserveu)	(TF1SR)	0, 0, -, 0		
H'FFFF E4A4		TF1 Timer	r Counter A		32		
		(TF1E	CNTA)				
H'FFFF E4A8		nt Counter		ıl Register B	16		
	(TF1E	ECNTB)		GRB)			
H'FFFF E4AC			Counter C CNTC)		32		
H'FFFF E4B0			al Register A		32		
			GRA)		02		
H'FFFF E4B4		TF1 Capture Output Register					
	(TF1CDR)						
H'FFFF E4B8	TF1 General Register C						
LUEFFE F 4D0		(TF1GRC)					
H'FFFF E4BC	TF1 General Register D (TF1GRD)						
H'FFFF E4C0	TF2 Control Register	TF2 Interrupt Enable Register	(Reserved)	TF2 Status Register	8, 8, -, 8		
	(TF2CR)	(TF2IER)		(TF2SR)			
H'FFFF E4C4			Counter A		32		
			CNTA)				
H'FFFF E4C8		nt Counter ECNTB)		ll Register B GRB)	16		
H'FFFF E4CC	(IFZE		Counter C		32		
			CNTC)				
H'FFFF E4D0		TF2 Genera	al Register A		32		
		(TF2	GRA)				
H'FFFF E4D4			Output Register		32		
U'EEEE EADO			CDR)		22		
H'FFFF E4D8			al Register C GRC)		32		
H'FFFF E4DC			al Register D		32		
		(TF2	GRD)				
H'FFFF E4E0	TF3 Control Register (TF3CR)	TF3 Interrupt Enable Register (TF3IER)	(Reserved)	TF3 Status Register (TF3SR)	8, 8, -, 8		
H'FFFF E4E4			Counter A		32		
H'FFFF E4E8	TF3 Eve	nt Counter	TF3 Genera	ıl Register B	16		
	(TF3E	ECNTB)	(TF3	GRB)			
H'FFFF E4EC			Counter C		32		
		(TF3E	CNTC)				



	+0 Address	+1 Address	+2 Address	+3 Address		
Address	Bit 31 Bit 24		Bit 15 Bit 8		Access Size	
H'FFFF E4F0	5.1 Bit 24	TF3 Genera		DILU	32	
	(TF3GRA)					
H'FFFF E4F4		TF3 Capture C	Output Register		32	
		(TF3	CDR)			
H'FFFF E4F8		TF3 General Register C				
LUFEFE E 4F0		(TF30	•		00	
H'FFFF E4FC		TF3 Genera (TF3)	-		32	
H'FFFF E500	(Reserved)	TG Start Register	(Reserved)	(Reserved)	-, 8, -, -	
		(TGSTR)				
:		(Rese	erved)		-	
H'FFFF E580	TG0 Control Register	TG0 Status Register	(Reserved)	(Reserved)	8, 8, -, -	
	(TG0CR)	(TG0SR)				
H'FFFF E584		Counter CONT)	TG0 Compare (TG0		16	
:	(100	(Rese				
H'FFFF E590	TG1 Control Register	TG1 Status Register	(Reserved)	(Reserved)	8, 8, -, -	
	(TG1CR)	(TG1SR)	,,	,,		
H'FFFF E594	TG1 (Counter	TG1 Compare	Match Register	16	
	(TG:	CNT)	(TG1	OCR)		
:		(Rese	erved)		-	
H'FFFF E5A0	TG2 Control Register	TG2 Status Register	(Reserved)	(Reserved)	8, 8, -, -	
H'FFFF E5A4	(TG2CR)	(TG2SR)	7000		16	
HIFFF ESA4	TG2 Counter TG2 Compare Match Register (TG2CNT) (TG2CCR)				10	
:		(Rese	erved)		-	
H'FFFF E5B0	TG3 Control Register	TG3 Status Register	(Reserved)	(Reserved)	8, 8, -, -	
	(TG3CR)	(TG3SR)				
H'FFFF E5B4	TG3 Counter TG3 Compare Match Register			16		
	(IGS	CR	(TG3	OCR)		
H'FFFF E5C0	TG4 Control Register	TG4 Status Register	(Reserved)	(Reserved)	8, 8, -, -	
HIFFF ESCO	(TG4CR)	(TG4SR)	(neserveu)	(neserveu)	0, 0, -, -	
H'FFFF E5C4	TG4 (Counter	TG4 Compare	Match Register	16	
	(TG-	CNT)	(TG4	OCR)		
:		(Rese	erved)		-	
H'FFFF E5D0	TG5 Control Register	TG5 Status Register	(Reserved)	(Reserved)	8, 8, -, -	
	(TG5CR)	(TG5SR)	705.0	M. I. D	10	
H'FFFF E5D4		Counter SCNT)	TG5 Compare (TG5		16	
:	(130	(Rese			-	
H'FFFF E600	TOU0 Control Register	TOU0 Interrupt Enable Register	TOU0 Output Control Register	TOU0 Status Register	8	
	(TO0CR)	(TO0IER)	(TO0OUCR)	(TO0SR)		
H'FFFF E604	TOU0 Counter Enable Protect	Flip-Flop Output Protect Register for	TOU0 Flip-Flop Output Protect	(Reserved)	8, 8, 8, -	
	Register (TO0CEPR)	TOU0 Short-Circuit Prevention	Register (TO0FFPR)			
H'FFFF E608	TOU0 Counter Enable Register	Function (TO0SHFFPR) Flip-Flop Output Data Register for	TOU0 Flip-Flop Output Data Register	(Reserved)	8, 8, 8, -	
HIFFF E000	(TOOCENR)	TOU0 Short-Circuit Prevention	(TOOFFDR)	(neserveu)	0, 0, 0, -	
		Function (TO0SHFFDR)	· 			
H'FFFF E60C	TOU0 Noise Canceler Control	(Reserved)	TOU0 Noise Canceler Counter	TOU0 Noise Canceler Register	8, -, 8, 8	
	Register (TO0NCCR)		(TOONCNT)	(TOONCR)		



	+0 Address	+1 Address	+2 Address	+3 Address			
Address		Bit 23 Bit 16	Bit 15 Bit 8	Bit 7 Bit 0	Access Size		
H'FFFF E610	TOU0PWMOFF Inpu	ut Processing Register	(Reserved)	TOU0PWMOFF Function Enable Register (TO0POER)	16, -, 8		
H'FFFF E614	•	rohibit Control Register	(Reserved)	TOU0PWM Output-Prohibit Level Control Register (TO0POLVCR)	16, -, 8		
:		(Rese	erved)		-		
H'FFFF E620	TOU00 Mode Control Register (TO00MCR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -		
H'FFFF E624			Counter DCNT)		32		
H'FFFF E628			oad Register ORLD)		32		
:		(Rese	erved)		-		
H'FFFF E630	TOU01 Mode Control Register (TO01MCR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -		
H'FFFF E634			Counter 1CNT)		32		
H'FFFF E638			oad Register 1RLD)		32		
:		(Rese	erved)		-		
H'FFFF E640	TOU02 Mode Control Register (TO02MCR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -		
H'FFFF E644	TOU02 Counter (TO02CNT)						
H'FFFF E648		TOU02 Reload Register (TO02RLD)					
:		(Rese	erved)		-		
H'FFFF E650	TOU03 Mode Control Register (TO03MCR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -		
H'FFFF E654			Counter 3CNT)		32		
H'FFFF E658			pad Register 3RLD)		32		
:		(Rese	erved)		-		
H'FFFF E660	TOU04 Mode Control Register (TO04MCR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -		
H'FFFF E664			Counter 4CNT)		32		
H'FFFF E668			oad Register 4RLD)		32		
:		(Reso	erved)		-		
H'FFFF E670	TOU05 Mode Control Register (TO05MCR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -		
H'FFFF E674			Counter 5CNT)		32		
H'FFFF E678			pad Register 5RLD)		32		
:	(Reserved)						
H'FFFF E680	TOU06 Mode Control Register (TO06MCR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -		
H'FFFF E684			Counter 6CNT)		32		



	+0 Address	+1 Address	+2 Address	+3 Address		
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit 8	Bit 7 Bit 0	Access Size	
H'FFFF E688		TOU06 Relo (TO06			32	
:	(Reserved) -					
H'FFFF E690	TOU07 Mode Control Register (TO07MCR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -	
H'FFFF E694		TOU07 (TO07			32	
H'FFFF E698		TOU07 Relo	pad Register		32	
:		(Rese			-	
H'FFFF E700	TOU1 Control Register (TO1CR)	TOU1 Interrupt Enable Register (TO1IER)	TOU1 Output Control Register (TO10UCR)	TOU1 Status Register (TO1SR)	8	
H'FFFF E704	TOU1 Counter Enable Protect Register (TO1CEPR)	Flip-Flop Output Protect Register for TOU1 Short-Circuit Prevention Function (TO1SHFFPR)	TOU1 Flip-Flop Output Protect Register (TO1FFPR)	(Reserved)	8, 8, 8, -	
H'FFFF E708	TOU1 Counter Enable Register (TO1CENR)	Flip-Flop Output Data Register for TOU1 Short-Circuit Prevention Function (TO1SHFFDR)	TOU1 Flip-Flop Output Data Register (TO1FFDR)	(Reserved)	8, 8, 8, -	
H'FFFF E70C	TOU1 Noise Canceler Control Register (TO1NCCR)	(Reserved)	TOU1 Noise Canceler Counter (TO1NCNT)	TOU1 Noise Canceler Register (TO1NCR)	8, -, 8, 8	
H'FFFF E710		t Processing Register	(Reserved)	TOU1PWMOFF Function Enable Register (TO1POER)	16, -, 8	
H'FFFF E714	TOU1PWM Output-Prohibit Control Register (Reserved) TOU1PWM Output-Prohibit Level (TO1PODISCR) Control Register (TO1POLVCR)					
:		(Rese	erved)		-	
H'FFFF E720	TOU10 Mode Control Register (TO10MCR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -	
H'FFFF E724		TOU10 (TO10			32	
H'FFFF E728		TOU10 Relo (TO10			32	
:		(Rese	erved)		-	
H'FFFF E730	TOU11 Mode Control Register (TO11MCR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -	
H'FFFF E734		TOU11 (TO11			32	
H'FFFF E738		TOU11 Relo (TO11			32	
:		(Rese	erved)		-	
H'FFFF E740	TOU12 Mode Control Register (TO12MCR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -	
H'FFFF E744		TOU12 (TO12			32	
H'FFFF E748		TOU12 Relo (TO12			32	
:		(Rese	erved)		-	
H'FFFF E750	TOU13 Mode Control Register (TO13MCR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -	
H'FFFF E754		TOU13 (TO13			32	
H'FFFF E758		TOU13 Relo (TO13			32	



	+0 Address	+1 Address	+2 Address	+3 Address				
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit 8	Bit 7 Bit 0	Access Size			
:		(Rese	erved)		-			
H'FFFF E760	TOU14 Mode Control Register (TO14MCR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -			
H'FFFF E764		TOU14 Counter						
		(TO14	4CNT)					
H'FFFF E768		TOU14 Relo	oad Register 4RLD)		32			
:		(Rese			-			
H'FFFF E770	TOU15 Mode Control Register (TO15MCR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -			
H'FFFF E774		TOU15 (TO15			32			
H'FFFF E778		TOU15 Relo (TO15	•		32			
		(Rese	erved)		-			
H'FFFF E780	TOU16 Mode Control Register (TO16MCR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -			
H'FFFF E784		TOU16 (TO16			32			
H'FFFF E788		TOU16 Relo (TO16	-		32			
:		(Rese			-			
H'FFFF E790	TOU17 Mode Control Register (TO17MCR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -			
H'FFFF E794		TOU17 Counter (TO17CNT)						
H'FFFF E798		TOU17 Relo (TO17			32			
:		(Rese			-			
H'FFFF E800	TOU2 Control Register (TO2CR)	TOU2 Interrupt Enable Register (TO2IER)	TOU2 Output Control Register (TO2OUCR)	TOU2 Status Register (TO2SR)	8			
H'FFFF E804	TOU2 Counter Enable Protect Register (TO2CEPR)	Flip-Flop Output Protect Register for TOU2 Short-Circuit Prevention Function (TO2SHFFPR)	TOU2 Flip-Flop Output Protect Register (TO2FFPR)	(Reserved)	8, 8, 8, -			
H'FFFF E808	TOU2 Counter Enable Register (TO2CENR)	Flip-Flop Output Data Register for TOU2 Short-Circuit Prevention Function (TO2SHFFDR)	TOU2 Flip-Flop Output Data Register (TO2FFDR)	(Reserved)	8, 8, 8, -			
H'FFFF E80C	TOU2 Noise Canceler Control Register (TO2NCCR)	(Reserved)	TOU2 Noise Canceler Counter (TO2NCNT)	TOU2 Noise Canceler Register (TO2NCR)	8, -, 8, 8			
H'FFFF E810	-	ut Processing Register	(Reserved)	TOU2PWMOFF Function Enable Register (TO2POER)	16, -, 8			
H'FFFF E814		rohibit Control Register	(Reserved)	TOU2PWM Output-Prohibit Level Control Register (TO2POLVCR)	16, -, 8			
:		(Rese	erved)		-			
H'FFFF E820	TOU20 Mode Control Register (TO20MCR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -			
H'FFFF E824		TOU20 (TO20	Counter DCNT)		32			
H'FFFF E828		TOU20 Reio	pad Register		32			
:			·		-			
	(Reserved) -							



	+0 Address	+1 Address	+2 Address	+3 Address	
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15	Bit 8 Bit 7 Bit	Access Size
H'FFFF E830	TOU21 Mode Control Register (TO21MCR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -
H'FFFF E834		TOU21 (TO2:			32
H'FFFF E838		TOU21 Relo	oad Register		32
:			erved)		-
H'FFFF E840	TOU22 Mode Control Register (TO22MCR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -
H'FFFF E844		TOU22 (TO22			32
H'FFFF E848		TOU22 Relo	oad Register		32
			PRLD)		
:		(Rese			-
H'FFFF E850	TOU23 Mode Control Register (TO23MCR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -
H'FFFF E854		TOU23 (TO23			32
H'FFFF E858		TOU23 Relo (TO23	oad Register BRLD)		32
:		(Rese	erved)		-
H'FFFF E860	TOU24 Mode Control Register (TO24MCR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -
H'FFFF E864		TOU24 (TO24	Counter 4CNT)		32
H'FFFF E868		TOU24 Relo	pad Register 4RLD)		32
:		(Rese			
H'FFFF E870	TOU25 Mode Control Register (TO25MCR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -
H'FFFF E874		TOU25 (TO25			32
H'FFFF E878		TOU25 Relo (TO25	oad Register 5RLD)		32
:		(Rese	erved)		-
H'FFFF E880	TOU26 Mode Control Register (TO26MCR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -
H'FFFF E884		TOU26 (TO26	Counter GCNT)		32
H'FFFF E888			oad Register 6RLD)		32
:		(Rese	erved)		-
H'FFFF E890	TOU27 Mode Control Register (TO27MCR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -
H'FFFF E894		TOU27 (TO27	Counter 7CNT)		32
H'FFFF E898			pad Register 7RLD)		32
:			erved)		-
H'FFFF E900	TOU3 Control Register (TO3CR)	TOU3 Interrupt Enable Register (TO3IER)	TOU3 Output Control Registe	TOU3 Status Register (TO3SR)	8



	+0 Address	+1 Address	+2 Address	+3 Address			
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit 8	Bit 7 Bit 0	Access Size		
H'FFFF E904	TOU3 Counter Enable Protect	Flip-Flop Output Protect Register for	TOU3 Flip-Flop Output Protect	(Reserved)	8, 8, 8, -		
	Register (TO3CEPR)	TOU3 Short-Circuit Prevention	Register (TO3FFPR)				
		Function (TO3SHFFPR)					
H'FFFF E908	TOU3 Counter Enable Register	Flip-Flop Output Data Register for	TOU3 Flip-Flop Output Data Register	(Reserved)	8, 8, 8, -		
	(TO3CENR)	TOU3 Short-Circuit Prevention	(TO3FFDR)				
		Function (TO3SHFFDR)					
H'FFFF E90C	TOU3 Noise Canceler Control Register (TO3NCCR)	(Reserved)	TOU3 Noise Canceler Counter (TO3NCNT)	TOU3 Noise Canceler Register (TO3NCR)	8, -, 8, 8		
H'FFFF E910		at Processing Register	(Reserved)	TOU3PWMOFF Function Enable Register (TO3POER)	16, -, 8		
H'FFFF E914	<u> </u>	rohibit Control Register	(Reserved)	TOU3PWM Output-Prohibit Level	16, -, 8		
2011		DDISCR)	(1.1000.1700)	Control Register (TO3POLVCR)	, .		
:		(Res	erved)		-		
H'FFFF E920	TOU30 Mode Control Register	(Reserved)	(Reserved)	(Reserved)	8, -, -, -		
	(TO30MCR)						
H'FFFF E924		TOU30	Counter		32		
		(TO3	OCNT)				
H'FFFF E928			oad Register		32		
			ORLD)				
:		(Res	erved)		-		
H'FFFF E930	TOU31 Mode Control Register	(Reserved)	(Reserved)	(Reserved)	8, -, -, -		
	(TO31MCR)						
H'FFFF E934		TOU31 Counter					
LUFFEF FOOD			1CNT)		32		
H'FFFF E938	TOU31 Reload Register (TO31RLD)						
			erved)		-		
H'FFFF E940	TOU32 Mode Control Register	(Reserved)	(Reserved)	(Reserved)	8, -, -, -		
2010	(TO32MCR)	(18881784)	(1.000.1700)	(1.000.1700)	0, , ,		
H'FFFF E944		TOU32	Counter		32		
		(TO3.	2CNT)				
H'FFFF E948		TOU32 Rel	oad Register		32		
		(TO3.	2RLD)				
:		(Res	erved)		-		
H'FFFF E950	TOU33 Mode Control Register	(Reserved)	(Reserved)	(Reserved)	8, -, -, -		
	(TO33MCR)						
H'FFFF E954			Counter		32		
			3CNT)				
H'FFFF E958			oad Register 3RLD)		32		
					_		
H'FFFF E960	TOUGA Made Control Desists		(Reserved)	/Paganiash	0		
11 FFFF ⊑900	TOU34 Mode Control Register (TO34MCR)	(Reserved)	(neserved)	(Reserved)	8, -, -, -		
H'FFFF E964	, -2	TOU34	Counter		32		
			4CNT)				
H'FFFF E968		TOU34 Rel	oad Register		32		
		(TO3	4RLD)		<u></u>		
:		(Res	erved)		-		
H'FFFF E970	TOU35 Mode Control Register (TO35MCR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -		
U'EEEE EOZ4	(TOJSWICH)	TOUGE	Counter		32		
H'FFFF E974		10035	Counter		3Z		



+0 ∆ddress	+1 Address	+2 Address	+3 Address	
				Access Size
Site! Bit 24	TOU35 Relo	pad Register	Bit Bit	32
TOUGE Made Central Desister		•	(Decemined)	-
(TO36MCR)	(Heservea)	(Heservea)	(Heservea)	8, -, -, -
				32
				32
				-
TOU37 Mode Control Register (TO37MCR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -
				32
				32
				-
TOU4 Control Register (TO4CR)	TOU4 Interrupt Enable Register (TO4IER)	TOU4 Output Control Register (TO4OUCR)	TOU4 Status Register (TO4SR)	8
TOU4 Counter Enable Protect Register (TO4CEPR)	Flip-Flop Output Protect Register for TOU4 Short-Circuit Prevention Function (TO4SHFFPR)	TOU4 Flip-Flop Output Protect Register (TO4FFPR)	(Reserved)	8, 8, 8, -
TOU4 Counter Enable Register (TO4CENR)	Flip-Flop Output Data Register for TOU4 Short-Circuit Prevention Function (TO4SHFFDR)	TOU4 Flip-Flop Output Data Register (TO4FFDR)	(Reserved)	8, 8, 8, -
TOU4 Noise Canceler Control Register (TO4NCCR)	(Reserved)	TOU4 Noise Canceler Counter (TO4NCNT)	TOU4 Noise Canceler Register (TO4NCR)	8, -, 8, 8
		(Reserved)	TOU4PWMOFF Function Enable Register (TO4POER)	16, -, 8
		(Reserved)	TOU4PWM Output-Prohibit Level Control Register (TO4POLVCR)	16, -, 8
	(Rese	erved)		-
TOU40 Mode Control Register (TO40MCR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -
				32
				32
	(Rese	erved)		-
TOU41 Mode Control Register (TO41MCR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -
				32
				32
				-
TOU42 Mode Control Register (TO42MCR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -
				32
		pad Register		32
	TOU36 Mode Control Register (TO36MCR) TOU37 Mode Control Register (TO37MCR) TOU4 Control Register (TO4CR) TOU4 Counter Enable Protect Register (TO4CEPR) TOU4 Counter Enable Register (TO4CENR) TOU4 Noise Canceler Control Register (TO4NCCR) TOU4PWMOFF Inpu (TO4P TOU4PWM Output-Pr (TO4PC) TOU40 Mode Control Register (TO40MCR) TOU41 Mode Control Register (TO40MCR)	Bit 31	Bit 31	Bit 31 Bit 24 Bit 22 Bit 16 Bit 13 Bit 8 Bit 7 Bit 0



Address		+1 Address	+2 Address	+3 Address				
	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit 8	Bit 7 Bit 0	Access Size			
:		(Rese	erved)		-			
H'FFFF EA50	TOU43 Mode Control Register (TO43MCR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -			
H'FFFF EA54		TOU43 Counter 3						
		(TO43	BCNT)					
H'FFFF EA58		TOU43 Relo (TO43			32			
:		(Rese	erved)		-			
H'FFFF EA60	TOU44 Mode Control Register (TO44MCR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -			
H'FFFF EA64		TOU44 (TO4	Counter 4CNT)		32			
H'FFFF EA68		TOU44 Relo (TO44			32			
:		(Rese	erved)		-			
H'FFFF EA70	TOU45 Mode Control Register (TO45MCR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -			
H'FFFF EA74		TOU45 (TO45			32			
H'FFFF EA78		TOU45 Relo (TO45	pad Register 5RLD)		32			
:		(Rese	erved)		-			
H'FFFF EA80	TOU46 Mode Control Register (TO46MCR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -			
H'FFFF EA84		TOU46 (TO46	Counter SCNT)		32			
H'FFFF EA88		TOU46 Relo	oad Register		32			
		(TO46	SRLD)					
:		(Rese	erved)		-			
H'FFFF EA90	TOU47 Mode Control Register (TO47MCR)	(Reserved)	(Reserved)	(Reserved)	8, -, -, -			
H'FFFF EA94		TOU47 (TO47			32			
H'FFFF EA98		TOU47 Relo (TO47			32			
:		(Rese	erved)		-			
H'FFFF F000		Interrupt Cont (IC			32			
:		(Rese	erved)		-			
H'FFFF F010		Interrupt Pric			32			
:		(Rese	erved)		-			
H'FFFF F01C	Interrupt Control Register 1 (ICR1)							
:		(Rese	erved)		-			
H'FFFF F024		Interrupt Sou (INT	rce Register		32			
:		(Rese	erved)		-			
H'FFFF F044		Interrupt Ma (INTI			32			
		(Rese			-			



	+0 Address	+1 Address	+2 Address	+3 Address		
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit 8	Bit 7 Bit 0	Access Size	
H'FFFF F064	Interrupt Mask Clear Register (INTMSKCLR)					
:	(Reserved)					
H'FFFF F0C0	NMI Flag Control Register (NMIFCR)					
:		(Rese			-	
H'FFFF F300			isk Level Register		32	
			erved)		_	
H'FFFF F400		Interrupt Priority 9 (INT2	Setting Register 0		32	
H'FFFF F404		Interrupt Priority S	Setting Register 1		32	
H'FFFF F408		(INT2PRI1) Interrupt Priority Setting Register 2				
H'FFFF F40C		(INT2PRI2) Interrupt Priority Setting Register 3				
H'FFFF F410		(INT2 Interrupt Priority \$	PRI3) Setting Register 4		32	
LUEEEE E444		(INT2			32	
H'FFFF F414	Interrupt Priority Setting Register 5 (INT2PRI5)					
H'FFFF F418	Interrupt Priority Setting Register 6 (INT2PRI6)					
H'FFFF F41C	Interrupt Priority Setting Register 7 (INT2PRI7)					
:		(Rese	erved)		-	
H'FFFF F430	Interrupt Source Register 00 (Mask State is not affected) (INT2A00)					
H'FFFF F434	Interrupt Source Register 10 (Mask State is affected) (INT2A10)					
H'FFFF F438	Interrupt Mask Register 0 (INT2MSKR)					
H'FFFF F43C	Interrupt Mask Clear Register 0 (INT2MSKCR)					
H'FFFF F440	Per-Module Interrupt Source Register 0 (INT2B0)					
H'FFFF F444	Per-Module Interrupt Source Register 1 (INT2B1)					
H'FFFF F448	Per-Module Interrupt Source Register 2 (INT2B2)					
H'FFFF F44C	Per-Module Interrupt Source Register 3 (INT2B3)				32	
H'FFFF F450	Per-Module Interrupt Source Register 4					
H'FFFF F454		(INT2B4) Per-Module Interrupt Source Register 5				
H'FFFF F458	(INT2B5) Per-Module Interrupt Source Register 6					
H'FFFF F45C	(INT2B6) Per-Module Interrupt Source Register 7				32	
H'FFFF F460	(INT2B7) Per-Module Interrupt Source Register 8 (INT2B8)					



	+0 Address	+1 Address	+2 Address	+3 Address		
Address	Bit 31 Bit 24	Bit 23 Bit 16	Bit 15 Bit 8	Bit 7 Bit 0	Access Size	
H'FFFF F464	Per-Module Interrupt Source Register 9					
	(INT2B9)					
H'FFFF F468	Per-Module Interrupt Source Register 10					
		•	2B10)			
H'FFFF F46C	Per-Module Interrupt Source Register 11 (INT2B11)					
: 		(Rese	•		-	
H'FFFF F494	Per-Module Interrupt Source Register 12 (INT2B12)					
:		(Rese			-	
H'FFFF F4A0						
	Interrupt Priority Setting Register 8 (INT2PRI8)					
H'FFFF F4A4		Interrupt Priority	Setting Register 9		32	
	(INT2PRI9)					
H'FFFF F4A8	Interrupt Priority Setting Register 10					
		(INT2I				
H'FFFF F4AC	Interrupt Priority Setting Register 11					
H'FFFF F4B0	(INT2PRI11)					
H FFFF F4B0	Interrupt Priority Setting Register 12 (INT2PRI12)					
:	(Reserved)					
H'FFFF F4C0	Interrupt Source Register 01(Mask State is not affected)					
		(INT2	2A01)			
H'FFFF F4C4	Interrupt Source Register 11(Mask State is affected)				32	
	(INT2A11)					
:	(Reserved)					
H'FFFF F4D0	Interrupt Mask Register 1				32	
	(INT2MSKR1)					
H'FFFF F4D4	Interrupt Mask Clear Register 1 (INT2MSKCR1)					
: H'FFFF FFFF	(Reserved)					
IIII FF FFFF						



Appendix H Processing of Unused Pins

Table H.1 lists examples of the processing of unused pins.

Table H.1 Examples of Processing of Unused Pins

Pin Name Pins with port input disable function (pins other than PG0 to PG3, PG6, PG7, PJ1, PJ3 to PJ5, PM0 to PM15, and PN0 to PN7)		Processing		
		 Set the port input disabled state (port n input level setting bits). Set to input mode and pull each pin low to V_{ss} or pull high to V_{cc} v a 1 to 10 kΩ resistor. Set to output mode and leave the pin open. 		
Pins with no port input disable function* ¹ PG0 to PG3, PG6, PG7, PJ1, PJ3 to PJ5		 Set to input mode and pull each pin low to V_{ss} or pull high to V_{cc} via a 1 to 10 kΩ resistor. Set to output mode and leave the pin open. 		
NMI		Pull low to V_{ss} via a 0 to 10 k Ω resistor.		
XTAL, WDTOVF#		Leave open.		
PM0/AD0IN0 to PM15/AD0IN15	When selected as analog input pin	Leave open or pull each pin low to V_{ss} or pull high to V_{cc} via a 0 to 10 $k\Omega$ resistor.		
	When selected as general port input	Pull each pin low to V_{ss} or pull high to V_{cc} via a 0 to 10 k Ω resistor. Set PM0 to PM15 as either all analog input pins or all general ports. Setting and using them as a mixture of the two is not supported.		
PN0/AD1IN0 to PN7/AD1IN7	When selected as analog input pin	Leave open or pull each pin low to V_{ss} or pull high to V_{cc} via a 0 to 10 $k\Omega$ resistor.		
	When selected as general port input	Pull each pin low to V_{ss} or pull high to V_{cc} via a 0 to 10 k Ω resistor. Se PN0 to PN7 as either all analog input pins or all general ports. Setting and using them as a mixture of the two is not supported.		
AV _{cc} , AVREFH		$AV_{cc} = V_{cc}$, $AVREFH \le AV_{cc}$		
AV _{ss} , AVREFL		Connect to V _{ss} .		
H-UDI	TCK, TMS, TDI, MPMD	Pull each pin high to V_{cc} via a 0 to 100 k Ω resistor. (MPMD is pull high or leave open)		
	ASEBRK#/BRKACK, TDO	Pull each pin high to $V_{\rm cc}$ via a 1 to 100 k Ω resistor. (TDO is pull high or leave open)		
	TRST#	Pull each pin low to V_{ss} via a 0 to 100 k Ω resistor or connect to RESET#.		

Note: *1 When unused pins with no port input disable function are processed by leaving them in the output-open state, there is a possibility of current flow in the period between power supply rise and when the pins are set to output because the pins are in the input-open state during that period.

• For processing unused pins, use wiring that extends as short a length as possible (within 20 mm) from the pins of the MCU.





SH7450 Group, SH7451 Group User's Manual: Hardware

Publication Date: Rev.1.10 Sep 27, 2011

Published by: Renesas Electronics Corporation



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information.

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-2886-9318, Fax: +852 2886-9022/9044

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.
1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +65-6213-0200, Fax: +65-6278-8001

Renesas Electronics Malaysia Sdn.Bhd.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd.
11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141

SH7450 Group, SH7451 Group

