RENESAS

Contents

1.	Overview	2
2.	How to Set Up Clock Matrix for PWM_PPS Framing – Transmitter	3
3.	How to Set Up Clock Matrix for PWM_PPS Framing – Receiver	8
4.	Lab Setup and Results	13
5.	Input Output Alignment	14
6.	Revision History	14

List of Figures

Figure 1.	ClockMatrix PWM Feature Overview	2
Figure 2.	Timing Commander: System APLL Box	3
Figure 3.	Timing Commander: CLK3 and CLK4 Fields	3
Figure 4.	Timing Commander: Switch to the Bit Sets Tab	4
Figure 5.	Timing Commander: Reference Monitors Location	4
Figure 6.	Timing Commander: Channel in DPLL Mode for Channel 1	5
Figure 7.	Timing Commander: Configure Outputs 2 and 3	6
Figure 8.	Timing Commander: Configure Encoder 1	7
Figure 9.	Timing Commander: System APLL	8
Figure 10.	Timing Commander: CLK3 Field	8
Figure 11.	Timing Commander: Reference Monitors Update	9
Figure 12.	Timing Commander: Channel in DPLL Mode for Channel 1	10
Figure 13.	Timing Commander: Configure the Outputs 2 and 3	11
Figure 14.	Timing Commander: Configure Decoder 3	11
Figure 15.	Lab Setup	13
Figure 16.	PWM Frame	14

1. Overview

This document explains how to configure ClockMatrix for the transmission of Time of Day (ToD) frames using the Pulse Width Modulation (PWM) feature of the device. It discusses how to encode and decode a signal using the PWM feature. Two separate Clock Matrix boards are used in this configuration example: one to encode the ToD frame on a carrier signal, and the other to decode the ToD frame from the carrier signal. By going through this example, a user can use the PWM feature of the device to encode and decode any type of bit pattern (i.e., signature, user defined frame, or ToD frame) on a carrier clock or have working knowledge to do so.

The PWM encoder encodes PPS_frames that are transmitted on the output clock. It has a PWM demodulator that oversamples the clock and determines the value of the bits that were encoded. The decoder then takes the bits as detected by the demodulator and combines to identify the PWM_PPS frames. The frames are inserted into the PWM_FIFO. As a result, the goal is to write on the encoder side and read it on the decoder side as shown in the following diagram.

Figure 1. ClockMatrix PWM Feature Overview



All the GUI bits in this document are needed for the PWM_PPS to work. The write_data for the decoder and encoder are mandatory and should be configured exactly as discussed, while the write_data for the inputs, the reference monitors, DPLLs, and outputs are for illustration purposes only, but can be used to get started.

Timing Commander images are also shown in this document for use with the GUI, instead of register access. Some registers need to be accessed via Bit Sets of the GUI.

The words transmitter/encoder and receiver/decoder are used interchangeably in this document.

2. How to Set Up Clock Matrix for PWM_PPS Framing – Transmitter

1. Configure the SYS_APLL.

Figure 2. Timing Commander: System APLL Box



Click on the "System APLL" box and update the settings.

2. Configure the input for the input clock.

Connect the input clock to the configured input on the board. CLK3 is selected as the clock and CLK4 is selected as the corresponding sync pulse.

Figure 3. Timing Commander: CLK3 and CLK4 Fields

🖸 🛛 🗾 25 🖸 сікз —	25MHz	Sync pulse: CLK4 CLK4 Enabled: CLK4
С.К11		Divider: 1 🔂 bypassed
3kHz ☐ CLK4 —		Phase Offset (ps): Ops Input Protocol: CMOS
		Predefined DPLL config to use when this clock is the input to a DPLL with Predefined Configurations enabled:

Enter 25 into CLK3 field and enter 8k into CLK4 field on the main menu. Click on the "Buffer" for CLK3 and select "CLK4" as the Sync Pulse. Also, click on the Enable bit.





Switch to the Bit Sets Tab and search for "IN3_FRAME_SYNC_RESAMPLE", then enable the two bits.

3. Configure the reference monitors.

The reference monitor should have the same number as the input being used (e.g., for Input 3, REF_MON_3 should be configured). Input 3 is used in the example.

x = Reference Monitor number.





Reference Monitors are in the CLK Config by clicking the "buffer".

4. Configure the DPLL (e.g., DPLL 1).

Any DPLL can be configured. DPLL1 is used in the example.

RENESAS

-

x = DPLL number

			L1
	Profile (pone)	Channel 1	Global Sync Enable
d labels 🔳 🔂	Mode of Operation: DPLL Mode		d 🔲 h
	Jitter Attenuator (loop filter low 100Hz > 10Hz)		Length Le
	Decreated Prase Control		SYS APLL 13.4676GHz
	Error A		\square \square \square
			10004/42
		Filter Filtered Phase Error	
	Loop Filter Config for DPLL1	Divider V (To Other Day	DCO Config for Channel 1
Loop Bandwidt	100Hz	Combo Mode - Slave	Goal DCD Frequency:
Damping Facto Phase slope lim	c. 1.015, 0.13 dB, < 2% • • •	Enable primary combo source	Fractional Divider
Max Frequency	Offset. OPPM		Denominator (N):
Decimator Fact	or: 4 5 400Hz		Actual DCO Frequency: 1000MHz
update rate.	2/// MH2 0	Input Reference Mode manual	Martar Dadder 125000
	Error: 1 🖸 🚹 Ins 🦛 🕤	Hitless: 🔳 🎦 PLL Feedback Src 🛛 🔳 🗂	
	Duration (sec): 2 1 Inst over 2 seconds	Int CIK2 - V	Write Timer Mode
	External Feedback		simple holdover mode 🍸 🛅
	Enabled:	Phase Offset	
	Reference: Input 0 Y	Goak Ops 🚰 Actual: Ops	

Figure 6. Timing Commander: Channel in DPLL Mode for Channel 1

5. Configure the output to be used to send out the PPS_frames.

The outputs of the DPLL used must be configured (e.g., if DPLL 1 is used, outputs 2 and 3 must be configured). These outputs need to be connected to the input of the decoder on the other board. Differential (P and N) should be used at the output when sending PPS_frames. The PPS trigger signal must be delayed by -5ns to give the encoder enough setup time.

- a. Output 2 (Q2) to transmit frames. Connect the P of this output to the P of the input configured in the decoder, and the N of this output to the N of the input configured in the decoder.
- b. Output 3 (Q3) used as the PPS trigger



Figure 7. Timing Commander: Configure Outputs 2 and 3

6. Configure the PWM encoder.

The encoder number must correspond to the DPLL number (e.g., encoder 1 is connected to DPLL1). Encoders[0:3] are dual-channel encoders. Encoders[4:7] are single-channel encoders. This example uses a dual-channel encoder.

The source of the PPS (i.e., what the framing data is timed off of) can be triggered either from the divided down output of the same DPLL as the carrier (i.e., synchronous source), or from the ToD accumulators (i.e., asynchronous source). The example in this document uses a synchronous source and does not use the ToD accumulators. The user enters the ToD data directly via a hardware register as described in the next section. In addition, Signature mode is not used because ToD data requires PWM_PPS.

1		(49.1 []	52MHZ	gure CPIOs) er Estimate	Scratch Regist Configure Output Configure PM		Configure T	005 1002 1003					Cererale El
	1	Ē	<u> </u>			Γ							~
	PWM Encoders DUAL-CHANNEL Encoder 0	Enabled	Signature Mode		Signal Configur	tion	primary output	~	TODO		Cernier 	Irigger	10
54112	Encoder 1	• × 8		- 28	alternate PPS	2	primary output	~	3		Q2	¢3	0
	Encoder 2 Encoder 3				ToD PPS		primary output	2 2	TOD0	× 🕤	-	-	0
	SINGLE-CHANNEL Encoder 4				ToD PPS		primary output	~	TODO	-			0 😭
SMHz	Encoder 5				ToD PPS		primary output	~	TODO	-		-	0
	Encoder 6 Encoder 7				ToD PPS		primary output	v l	TOD0	~	-	-	0

Figure 8. Timing Commander: Configure Encoder 1

Configure Encoder 1 with DPLL1 as the source. Q2 is the carrier and Q3 is the trigger (PPS source)

7. Write directly to the PWM_TOD hardware register.

Write directly to this hardware register after the configuration and setup to transmit the ToD information.

x = Encoder number

The module address for the PWM_TOD hardware registers is not in the Programming Guide, so will be written here. Encoder 1 is used in the example.

Module address of:

PWM_ENC_0 = 0x9780 PWM_ENC_1 = 0x9800 PWM_ENC_2 = 0x9880 PWM_ENC_3 = 0x9900 PWM_ENC_4 = 0x9980 PWM_ENC_5 = 0x9A00 PWM_ENC_6 = 0x9A80 PWM_ENC_7 = 0x9B00

Offset address of PWM_TOD_0 = 0x10. There are 88 bits (11 bytes) to write.

Write to the PWM_TOD hardware	:reg_write(PWM_ENC_x + PWM_TOD0, 88,
register	0xAABBCCDDEEFF1234567890);

There is no GUI control for the hardware registers.

Set up the transmitter and ensure it is working properly. This happens when the DPLL is in a locked state.

3. How to Set Up Clock Matrix for PWM_PPS Framing – Receiver

The SYS_APLL, Inputs, Reference Monitors, DPLL, and Outputs of the receiver are configured similarly to the transmitter in the previous section.

1. Configure the SYS_APLL.

Figure 9. Timing Commander: System APLL

		× System APLL
49.152MHz	Input XTAL:	49.152
d h	Goal APLL Frequency:	13.467648GHz
	Enable XTAL doubler:	
	APLL Feedback Divider.	137
System APLL 13.4676GHz	Overdrive:	
	Actual APLL Frequency:	13.4676GHz (49.152MHz * 137 * 2)

Click on the "System APLL" box and update the settings

2. Configure the input to be used to receive the PWM_PPS frames.

Connect the output transmitting the PWM_PPS frames from the transmitter of the first board to the configured input of the receiver on the second board. CLK3 is selected as the receiver input. Decoder 3 is while as the Sync Pulse Input. The decoder and clock index must match.

Figure 10. Timing Commander: CLK3 Field

	CLK1 -		Frequency Goal Frequency:	25 🦳 Actual Frequency: 25MHz
	CLK9 –		Frequency Repre	esentation M/N
	CLK2 -		Denominator:	0
	CLK10 -		Sync pulse:	PPS from PWM Decoder 3 Y 🞦 Enabled: 🔽 🎦
25	CLK3 –	25MHz PWM	Divider:	1 C bypassed
	CLK11 -		Phase Offset (ps): Input Protocol:	Ops 🕜
	CLK4 –		Predefined DPLL cor to a DPLL with Prede	nfig to use when this clock is the input efined Configurations enabled:

Enter 25 into CLK3 field on the main menu. Click on the "Buffer" for CLK3 and select "PPS from PWM Decoder 3" as the Sync Pulse and the Enable bit. Choose "LVDS" for Input Protocol.



3. Configure the reference monitors.

x = Reference Monitor number.

Figure 11. Timing Commander: Reference Monitors Update

CLK3 Config						
Input label:						
Sync pulse: PPS from PWM Decoder 3						
Inverse:						
Divider: 1 😭 bypassed						
Phase Offset (ps): 0ps						
Input Protocol: LVDS Y						
Reference Monitoring 🛛 🚰 stabled						
Masks						
🖉 🖸 式 s of signal 🖉 🖸 non-activity						
frequency offset						
Loss-of-Signal Config						
LOS gap: LOS gap disabled 💙 🛅						
LOS tolerance (ms):						
LOS margin						
Non-Activity Config						
Disqualification timer: 50 ms Y						
Qualification timer: 4x Y 😭 * 50 ms = 200ms						
Activity limit (%): 1000 ppm Y						
Frequency Offset Config						
Disqualification interval (seconds):						
Disqualification Interval (milliseconds):						
Frequency offset limit: 9.2 ppm(A), 12 ppm(R)						
Research and Cardina						

The Reference Monitors Update are in the CLK Config by clicking the "buffer".

4. Configure the DPLL (e.g., DPLL 1).

Any DPLL can be configured. DPLL1 is used in the example.

x = DPLL number

		Channel 1	🔲 🛅 Global Sync Enable
Profile:	(none) 🗡 🛅		
Mode of Operation:	DPLL Mode		d 🗖 h
Jitter Attenuator (lo	op filter bw 300Hz > 10Hz)		
			<u> </u>
	Decimated Phase Phase Control Error Word		combo mode disabled
	Decimator	Digita Loop Filter	1000MHz
		Phase Error	DCO Config for Channel 1
Loop	Filter Config for DPLL1	Madulur	Goal DCO Frequency:
Loop Bandwidth:	300Hz	vider	Fractional Divider
Damping Factor:	1.012, 0.10 dB, < 0.1 dB; 🔺	<to ot<="" td=""><td>Numerator (M): 1000000000</td></to>	Numerator (M): 1000000000
Phase slope limiting:	Ons/s 📑 (no limit)	<u>ie - Slave</u>	Denominator (N):
Max Frequency Offset:	OPPM	ble primary combo source	
Decimator Factor:	4 🛅 1.2kHz		Actual DCO Frequency: 1000MHz
Update rate:	2.777 MHz 🝸 🛅		Master Divider: 125000
proportional and inte	egrator of the Master.	Input Reference	Alignment Mode
Lock Criteria		Reference Mode: manual	frame pulse mode
Error:	1 🖸 * 1ns 🔷 🕐 🔯	Hitless: 🔲 📑 PLL Feedback Src: 📗	
Duration (sec):	2 1ns over 2 seconds		Write Timer Mode
External Feedbac	k	Input: CLK3	simple holdover mode 🝸 🎦
Enabled			
Reference: Josevit (× 🗖	Phase Offset	
input (Goal: Ops 🚰 Actual:	Ops

Figure 12. Timing Commander: Channel in DPLL Mode for Channel 1

Note: When the receiver DPLL is different than the transmitter DPLL, "Alignment Mode" is selected to be "frame pulse mode". This selection will lock the embedded PPS source at the input of the receiver to the 8kHz output at the output of the receiver.

5. Configure the receiver output.

The outputs of the DPLL must be configured (e.g., DPLL 1 has outputs 2 and 3).

Output 2 shows the clock signal on which the ToD information was sent. Output 2 is not mandatory.

Output 3 is the frame pulse and is output when PWM information is received at the input of the receiver. Phase adjustments can be done to the 8kHz output frame pulse to align with the incoming frames at 8kHz at the input of the receiver on an oscilloscope. This is done to indicate when the PWM information is sent.

RENESAS





6. Configure the PWM decoder.

The decoder number must correspond to the input number (e.g., decoder 3 is connected to input 3). Decoder 3 is used to match the CLK3 input.



Figure 14. Timing Commander: Configure Decoder 3

Configure Decoder 3 to be used with CLK3 input. Switch to the Bit Sets tab and search for "PWM3_TOD", then enable the bit.



7. Read from the PWM_FIFO hardware register.

Read from this hardware register after the configuration and setup to get the ToD information that was transmitted. This is where the transmitted PPS-frames are stored (i.e., in the PWM_FIFO). The value in the PWM_FIFO hardware registers should match the value in the PWM_TOD hardware registers.

Clock Matrix supports a procedure to read the ToD information from the FIFO. The pseudocode is as follows:

```
while True:
    while reg_read(PWM_FIFO + PWM_FIFO_STS + EMPTY, 1) & 0x01 == 0:
        reg_write(PWM_FIFO + PWM_FIFO_CTRL_0 + ENABLE_POP, 3, 0x05)
        data = reg_read(PWM_FIFO + PWM_RDATA_0_0 + RDATA, 88)
        tod_data = data & ((2 ** 88) - 1)
        print address and data(PWM_FIFO + PWM_RDATA_0_0 + RDATA, tod data))
```

The module addresses for the PWM_FIFO hardware registers are not in the Programming Guide; therefore, they are listed below for reference purposes.

Module address PWM_FIFO: 0xA380

Offset address of PWM_FIFO_CTRL_0 = 0x00

Offset address of PWM_FIFO_STS = 0x02

Offset address of PWM_RDATA_0_0 = 0x10

Once the FIFO is enabled and popped, the user has up to 1 second to retrieve the data from the FIFO.

There is no GUI control for the hardware registers.

4. Lab Setup and Results

A picture of the encoder and decoder is shown below. The encoder is on the left and the decoder on the right. Scope plots are also shown in the figure. PWM ToD data is sent when the 8kHz signal is triggered on the encoder. When the decoder receives the PWM data, the data is sent to the FIFO while the DPLL can recover and lock to the 25MHz carrier and the 8kHz frame individually. Only the 8kHz frame is shown below. The same PWM data is sent every 1/(8kHz).

Figure 15. Lab Setup





5. Input Output Alignment

Sometimes it is useful to align the recovered 8kHz frame output of the decoder to the 8kHz frame input of the encoder. To align the edges, all of the delay cycles must be accounted for as follows:

- Encoder input to output delay = 3 cycles
- Frame pulse sampling delay = 1 cycles
- Decoder input to output delay = 2 cycles
- PWM frame length = 112 cycles
- Total delay = 118 cycles

Therefore, to align the 8kHz frame output at the output of the decoder to the 8kHz frame input at the input of the encoder, the 8kHz frame output requires negative 118 cycles of delay.

The 8kHz output frame pulse is only high after all of the PWM frame is sent. The PWM frame information is shown below and is also in the 8A3x datasheet.

Figure 16. PWM Frame



The PWM frame header is comprised of the following:

- Command Code (3 bits)
- Source Encoder ID (8 bits), defined in register SCSR_PWM_ENCODER_ID
- Broadcast (1 bit)
- Destination Decoder ID (8 bits), defined in register SCSR_PWM_DECODER_ID

6. Revision History

Revision Date	Description of Change			
August 23, 2022	Eliminated pseudo-code.			
December 17, 2021	Completed minor, non-technical changes.			
August 14, 2018	Initial release.			

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.